
---------- Begin Simulation Statistics ----------
final_tick                                 8119563000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40364                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812476                       # Number of bytes of host memory used
host_op_rate                                    76583                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   247.75                       # Real time elapsed on the host
host_tick_rate                               32773699                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008120                       # Number of seconds simulated
sim_ticks                                  8119563000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11638783                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7037721                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.623913                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.623913                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    479244                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   259923                       # number of floating regfile writes
system.cpu.idleCycles                         1529025                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               236409                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2432771                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.436705                       # Inst execution rate
system.cpu.iew.exec_refs                      4745695                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1751750                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  970344                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3261899                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1270                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21265                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1947561                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25370310                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2993945                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            348280                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23330839                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6118                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                427857                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 202795                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                436637                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4060                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       176099                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          60310                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26016323                       # num instructions consuming a value
system.cpu.iew.wb_count                      23100297                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635306                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16528330                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.422509                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23215571                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33308225                       # number of integer regfile reads
system.cpu.int_regfile_writes                18420308                       # number of integer regfile writes
system.cpu.ipc                               0.615797                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.615797                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            404652      1.71%      1.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18252609     77.08%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14139      0.06%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6525      0.03%     78.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17063      0.07%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3620      0.02%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36516      0.15%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   46      0.00%     79.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22653      0.10%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60692      0.26%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3128      0.01%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              86      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             12      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2947954     12.45%     91.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1594968      6.74%     98.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          119713      0.51%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         194627      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23679119                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  508565                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              987579                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       461035                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             739596                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      321392                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013573                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  254229     79.10%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    776      0.24%     79.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    326      0.10%     79.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   160      0.05%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   44      0.01%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16940      5.27%     84.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18961      5.90%     90.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22086      6.87%     97.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7866      2.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23087294                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61432779                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22639262                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          31031739                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25365282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23679119                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5028                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6397196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30626                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3034                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7138876                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14710102                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.609718                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.220886                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8075173     54.90%     54.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1226472      8.34%     63.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1165218      7.92%     71.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1132710      7.70%     78.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              973722      6.62%     85.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              798129      5.43%     90.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              722556      4.91%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              425764      2.89%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              190358      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14710102                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.458152                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            158717                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           215215                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3261899                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1947561                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10280538                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16239127                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          128187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       390520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       782432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3137254                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2354336                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            234654                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1331467                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1146305                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.093384                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  178059                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          192763                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55869                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           136894                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        31133                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6304583                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            195278                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13775336                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.377325                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.346945                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8482597     61.58%     61.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1473489     10.70%     72.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          758783      5.51%     77.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1100422      7.99%     85.77% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          444211      3.22%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          245835      1.78%     90.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170703      1.24%     92.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          143812      1.04%     93.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          955484      6.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13775336                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        955484                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4011641                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4011641                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4029834                       # number of overall hits
system.cpu.dcache.overall_hits::total         4029834                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       144815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         144815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       145855                       # number of overall misses
system.cpu.dcache.overall_misses::total        145855                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3786650994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3786650994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3786650994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3786650994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4156456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4156456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4175689                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4175689                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034841                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034841                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034930                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034930                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26148.195933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26148.195933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25961.749642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25961.749642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        49888                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          905                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1190                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              10                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.922689                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64941                       # number of writebacks
system.cpu.dcache.writebacks::total             64941                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54955                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54955                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90462                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2193751494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2193751494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2219618494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2219618494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021619                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021619                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24412.992366                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24412.992366                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24536.473812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24536.473812                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89747                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2625071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2625071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2828079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2828079500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2747285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2747285                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23140.388990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23140.388990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        68104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        68104                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1269367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1269367500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18638.662927                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18638.662927                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386570                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    958571494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    958571494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42412.791204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42412.791204                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21756                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924383994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924383994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42488.692499                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42488.692499                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18193                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1040                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1040                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19233                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19233                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054074                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          602                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          602                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25867000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25867000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031300                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42968.438538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42968.438538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.971924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4120501                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90259                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.651968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.971924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8441637                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8441637                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7549476                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2719310                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4021231                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                217290                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 202795                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1141709                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 41589                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               27005642                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                179395                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2992717                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1752146                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14267                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1922                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7960705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14824416                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3137254                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1380233                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6489389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  487342                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          3                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1897                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         14214                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2347522                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                131205                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14710102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.918594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.142902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10154775     69.03%     69.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   228575      1.55%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   277836      1.89%     72.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   289666      1.97%     74.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   400330      2.72%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   353794      2.41%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   277072      1.88%     81.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   287682      1.96%     83.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2440372     16.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14710102                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.193191                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.912883                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2024101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2024101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2024101                       # number of overall hits
system.cpu.icache.overall_hits::total         2024101                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       323418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         323418                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       323418                       # number of overall misses
system.cpu.icache.overall_misses::total        323418                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5040176995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5040176995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5040176995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5040176995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2347519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2347519                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2347519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2347519                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137770                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137770                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137770                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137770                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15584.095489                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15584.095489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15584.095489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15584.095489                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4812                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               173                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.815029                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       300758                       # number of writebacks
system.cpu.icache.writebacks::total            300758                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        21953                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        21953                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        21953                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        21953                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       301465                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       301465                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       301465                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       301465                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4444364997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4444364997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4444364997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4444364997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128419                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128419                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128419                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128419                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14742.557169                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14742.557169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14742.557169                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14742.557169                       # average overall mshr miss latency
system.cpu.icache.replacements                 300758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2024101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2024101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       323418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        323418                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5040176995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5040176995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2347519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2347519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137770                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15584.095489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15584.095489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        21953                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        21953                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       301465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       301465                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4444364997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4444364997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128419                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14742.557169                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14742.557169                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.441147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2325565                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            301464                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.714238                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.441147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4996502                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4996502                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2350378                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         33924                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      212088                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  909330                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1539                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4060                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 538495                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6018                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8119563000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 202795                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7702084                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1615981                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5357                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4066533                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1117352                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26429466                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14559                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 160377                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15881                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 911414                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            29362432                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    65060926                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 38787014                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    549753                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7902950                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     105                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  93                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    700267                       # count of insts added to the skid buffer
system.cpu.rob.reads                         38043885                       # The number of ROB reads
system.cpu.rob.writes                        51495307                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               288523                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71776                       # number of demand (read+write) hits
system.l2.demand_hits::total                   360299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              288523                       # number of overall hits
system.l2.overall_hits::.cpu.data               71776                       # number of overall hits
system.l2.overall_hits::total                  360299                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12721                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18483                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31204                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12721                       # number of overall misses
system.l2.overall_misses::.cpu.data             18483                       # number of overall misses
system.l2.overall_misses::total                 31204                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    934862500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1315671000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2250533500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    934862500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1315671000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2250533500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           301244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               391503                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          301244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              391503                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.042228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204777                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.042228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204777                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73489.702067                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71182.762539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72123.237405                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73489.702067                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71182.762539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72123.237405                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10071                       # number of writebacks
system.l2.writebacks::total                     10071                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31204                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31204                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    805111500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1126996000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1932107500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    805111500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1126996000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1932107500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.042228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.042228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63289.953620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60974.733539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61918.584156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63289.953620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60974.733539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61918.584156                       # average overall mshr miss latency
system.l2.replacements                          23115                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64941                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64941                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64941                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       300673                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           300673                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       300673                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       300673                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  203                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              203                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10295                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11282                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11282                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    779988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     779988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.522872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69135.614253                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69135.614253                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11282                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    664669250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    664669250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.522872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.522872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58914.133132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58914.133132                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         288523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             288523                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12721                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    934862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    934862500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       301244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         301244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.042228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73489.702067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73489.702067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    805111500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    805111500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.042228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63289.953620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63289.953620                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         61481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    535683000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    535683000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68682                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104846                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74390.084710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74390.084710                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7201                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    462326750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    462326750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104846                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64203.131510                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64203.131510                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7927.290233                       # Cycle average of tags in use
system.l2.tags.total_refs                      782071                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.980707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.662729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3663.645180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4242.982324                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.447222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967687                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5450                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6288099                       # Number of tag accesses
system.l2.tags.data_accesses                  6288099                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10071.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18432.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001056713500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          605                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          605                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31204                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10071                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31204                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10071                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31204                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10071                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.459504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.626610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.692347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           602     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           605                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.603306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.576549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              430     71.07%     71.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.17%     71.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159     26.28%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      2.31%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           605                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1997056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               644544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    245.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8118840000                       # Total gap between requests
system.mem_ctrls.avgGap                     196701.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       814144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1179648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       642880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 100269435.682683914900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 145284666.182157844305                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79176674.902331575751                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12721                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18483                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10071                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    385314750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    517552500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 189858934250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30289.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28001.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18852043.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       814144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1182912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1997056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       814144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       814144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       644544                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       644544                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12721                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18483                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31204                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10071                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10071                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    100269436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    145686658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        245956094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    100269436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    100269436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79381612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79381612                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79381612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    100269436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    145686658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       325337706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31153                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10045                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1935                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1627                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          588                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          742                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               318748500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             155765000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          902867250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10231.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28981.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23073                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6127                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.00                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   219.779223                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.809635                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.134523                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5368     44.76%     44.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3359     28.01%     72.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1199     10.00%     82.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          594      4.95%     87.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          373      3.11%     90.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          211      1.76%     92.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          164      1.37%     93.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          111      0.93%     94.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          615      5.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11994                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1993792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             642880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              245.554102                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.176675                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42568680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22614405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115496640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25029900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2217545100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1250506080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4314215685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.335946                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3228567500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    270920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4620075500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43097040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22902825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106935780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27405000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 640454880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2325749910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1159386240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4325931675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.778879                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2991368000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    270920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4857275000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19922                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10071                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12941                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11282                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11282                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19922                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2641600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2641600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2641600                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31204                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31204    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31204                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23625000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39005000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            370146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75012                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       300758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             203                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        301465                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68682                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       903466                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270671                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1174137                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     38528064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9932800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48460864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23336                       # Total snoops (count)
system.tol2bus.snoopTraffic                    658688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           415042                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002915                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053915                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 413832     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1210      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             415042                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8119563000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          756915000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         452287317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135560359                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
