architecture:
  # ============================================================
  # Architecture Description
  # ============================================================
  version: 0.3
  subtree:
    - name: system
      local:
        - name: DRAM
          class: DRAM
          attributes:
            type: LPDDR4
            width: 4096
            block-size: 256
            word-bits: 16
            read_bandwidth: 2
            write_bandwidth: 2
            num_ports: 1
      subtree:
        - name: os
          attributes:
            technology: 45nm
          local:
            - name: global_buffer
              class: smartbuffer_SRAM
              attributes:
                memory_depth: 8192
                memory_width: 4096
                n_banks: 16
                block-size: 256
                word-bits: 16
                read_bandwidth: 64
                write_bandwidth: 64
          subtree:
          - name: PE[0..255]
            local:
              - name: mac
                class: intmac
                attributes:
                  datawidth: 16
                  meshX : 16
              # input and output registers for the mac unit
              - name: output_activation_reg
                class: reg_storage
                attributes:
                  depth: 1
                  width: 16           # width in bits
                  meshX: 16
              - name: weight_reg
                class: reg_storage
                attributes:
                  depth: 1
                  width: 16           # width in bits
                  meshX: 16
              - name: input_activation_reg
                class: reg_storage
                attributes:
                  depth: 1
                  width: 16           # width in bits
                  meshX: 16
              
