// Seed: 1611687708
module module_0 (
    input id_0,
    output id_1,
    output reg id_2,
    input id_3,
    output id_4,
    input id_5,
    input id_6
);
  reg id_7 = 1'b0;
  reg id_8 = id_7;
  reg id_9;
  assign id_2 = id_7;
  logic id_10;
  assign id_9 = 1;
  assign id_7 = 1;
  reg id_11;
  initial begin
    id_9 = id_7;
  end
  type_19(
      1 + 1, id_9
  );
  reg id_12, id_13;
  always @(posedge 1 or posedge 1)
    if (1) id_2 <= 1;
    else begin
      id_7 = id_9;
      id_1 = 1 << {1{1'h0}};
      id_12 <= {1'b0{1 >= 1}};
      SystemTFIdentifier(!id_11);
    end
  assign id_11 = id_6 ? id_3 : id_8;
  logic id_14;
endmodule
