Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun 16 15:23:18 2020
| Host         : DESKTOP-NE0V45F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.317        0.000                      0                27761        0.022        0.000                      0                27761        7.000        0.000                       0                 17106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                 ------------       ----------      --------------
clk_fpga_0                                                                            {0.000 10.000}     20.000          50.000          
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                  {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_0                                                                  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                  1.317        0.000                      0                27508        0.022        0.000                      0                27508        8.750        0.000                       0                 17088  
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                       17.350        0.000                      0                   11        0.186        0.000                      0                   11        9.020        0.000                       0                    14  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0                5.032        0.000                      0                   64        9.631        0.000                      0                   64  
clk_fpga_0          clk_out1_clk_wiz_0        4.107        0.000                      0                  144        9.517        0.000                      0                  144  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.317        0.000                      0                   34        0.650        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.416ns  (logic 3.821ns (45.403%)  route 4.595ns (54.597%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.252 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=4, routed)           0.847    10.099    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw__0[5]
    SLICE_X92Y24         LUT6 (Prop_lut6_I0_O)        0.302    10.401 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0__0/O
                         net (fo=2, routed)           0.851    11.251    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/globalram_reg[0]
    SLICE_X92Y25         LUT3 (Prop_lut3_I0_O)        0.152    11.403 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.403    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0_n_0
    SLICE_X92Y25         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X92Y25         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X92Y25         FDRE (Setup_fdre_C_D)        0.123    12.720    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 3.612ns (44.173%)  route 4.565ns (55.827%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[12]
                         net (fo=64, routed)          2.854     8.295    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/s_axis_a_tdata[28]
    SLICE_X79Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.419 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.419    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0_i_4_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.999 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=4, routed)           0.853     9.852    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw__0[5]
    SLICE_X78Y22         LUT6 (Prop_lut6_I0_O)        0.302    10.154 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0__0/O
                         net (fo=2, routed)           0.858    11.012    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/globalram_reg[0]
    SLICE_X78Y22         LUT3 (Prop_lut3_I0_O)        0.152    11.164 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.164    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0_n_0
    SLICE_X78Y22         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.547    12.726    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X78Y22         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.841    
                         clock uncertainty           -0.302    12.539    
    SLICE_X78Y22         FDRE (Setup_fdre_C_D)        0.078    12.617    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[7].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.181ns  (logic 3.648ns (44.589%)  route 4.533ns (55.411%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.103 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/O[3]
                         net (fo=9, routed)           1.002    10.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/mul_exp_no_inc_raw__0[2]
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.306    10.411 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_3/O
                         net (fo=4, routed)           0.634    11.045    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/globalram_reg
    SLICE_X93Y24         LUT3 (Prop_lut3_I0_O)        0.124    11.169 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[7]_i_1__0__0/O
                         net (fo=1, routed)           0.000    11.169    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/minusOp[7]
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)        0.032    12.629    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -11.169    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 3.648ns (44.600%)  route 4.531ns (55.400%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.103 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/O[3]
                         net (fo=9, routed)           1.002    10.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/mul_exp_no_inc_raw__0[2]
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.306    10.411 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_3/O
                         net (fo=4, routed)           0.632    11.043    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]_0
    SLICE_X93Y24         LUT4 (Prop_lut4_I0_O)        0.124    11.167 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    11.167    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[7]_i_1__0_n_0
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)        0.034    12.631    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -11.167    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.454ns (38.893%)  route 3.856ns (61.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 12.884 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOADO[1]
                         net (fo=32, routed)          3.856     9.297    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/A[1]
    DSP48_X3Y6           DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.705    12.884    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/lopt
    DSP48_X3Y6           DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK  (IS_INVERTED)
                         clock pessimism              0.115    12.999    
                         clock uncertainty           -0.302    12.697    
    DSP48_X3Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -1.928    10.769    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         10.769    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 3.674ns (44.764%)  route 4.533ns (55.236%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.103 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/O[3]
                         net (fo=9, routed)           1.002    10.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/mul_exp_no_inc_raw__0[2]
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.306    10.411 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_3/O
                         net (fo=4, routed)           0.634    11.045    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/globalram_reg
    SLICE_X93Y24         LUT4 (Prop_lut4_I2_O)        0.150    11.195 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_1__0__0/O
                         net (fo=1, routed)           0.000    11.195    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/minusOp[8]
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)        0.078    12.675    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 3.674ns (44.775%)  route 4.531ns (55.225%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.103 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/O[3]
                         net (fo=9, routed)           1.002    10.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/mul_exp_no_inc_raw__0[2]
    SLICE_X92Y24         LUT6 (Prop_lut6_I1_O)        0.306    10.411 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_3/O
                         net (fo=4, routed)           0.632    11.043    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]_0
    SLICE_X93Y24         LUT5 (Prop_lut5_I1_O)        0.150    11.193 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.193    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[8]_i_1__0_n_0
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X93Y24         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X93Y24         FDRE (Setup_fdre_C_D)        0.078    12.675    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 3.669ns (46.019%)  route 4.304ns (53.981%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[8]
                         net (fo=64, routed)          2.898     8.339    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[1]
    SLICE_X91Y23         LUT2 (Prop_lut2_I0_O)        0.124     8.463 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_3/O
                         net (fo=1, routed)           0.000     8.463    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_3
    SLICE_X91Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/CO[3]
                         net (fo=1, routed)           0.000     9.013    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry_n_0
    SLICE_X91Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.252 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=4, routed)           0.847    10.099    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw__0[5]
    SLICE_X92Y24         LUT6 (Prop_lut6_I0_O)        0.302    10.401 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0__0/O
                         net (fo=2, routed)           0.560    10.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/D[1]
    SLICE_X93Y25         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.605    12.785    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X93Y25         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.899    
                         clock uncertainty           -0.302    12.597    
    SLICE_X93Y25         FDRE (Setup_fdre_C_D)       -0.064    12.533    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.533    
                         arrival time                         -10.960    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.052ns  (logic 3.803ns (47.229%)  route 4.249ns (52.771%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[7]
                         net (fo=64, routed)          2.575     8.016    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[0]
    SLICE_X87Y50         LUT2 (Prop_lut2_I0_O)        0.124     8.140 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_4/O
                         net (fo=1, routed)           0.000     8.140    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_4
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.672 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/CO[3]
                         net (fo=1, routed)           0.000     8.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.911 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=4, routed)           0.857     9.768    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw__0[5]
    SLICE_X86Y51         LUT6 (Prop_lut6_I0_O)        0.302    10.070 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0__0/O
                         net (fo=2, routed)           0.817    10.888    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/globalram_reg[0]
    SLICE_X87Y53         LUT3 (Prop_lut3_I0_O)        0.152    11.040 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.040    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0_n_0
    SLICE_X87Y53         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.546    12.725    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X87Y53         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.129    12.854    
                         clock uncertainty           -0.302    12.552    
    SLICE_X87Y53         FDRE (Setup_fdre_C_D)        0.078    12.630    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.590    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.036ns  (logic 3.667ns (45.630%)  route 4.369ns (54.370%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.693     2.987    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.441 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DOBDO[9]
                         net (fo=64, routed)          2.664     8.106    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/s_axis_a_tdata[2]
    SLICE_X71Y32         LUT2 (Prop_lut2_I0_O)        0.124     8.230 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw_carry_i_2/O
                         net (fo=1, routed)           0.000     8.230    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay_n_2
    SLICE_X71Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.628 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry/CO[3]
                         net (fo=1, routed)           0.000     8.628    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry_n_0
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.867 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_raw_carry__0/O[2]
                         net (fo=4, routed)           0.838     9.704    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/mul_exp_no_inc_raw__0[5]
    SLICE_X70Y33         LUT6 (Prop_lut6_I0_O)        0.302    10.006 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0__0/O
                         net (fo=2, routed)           0.867    10.874    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/globalram_reg[0]
    SLICE_X70Y33         LUT3 (Prop_lut3_I0_O)        0.150    11.024 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0/O
                         net (fo=1, routed)           0.000    11.024    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q[6]_i_1__0_n_0
    SLICE_X70Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.551    12.731    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/aclk
    SLICE_X70Y33         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115    12.845    
                         clock uncertainty           -0.302    12.543    
    SLICE_X70Y33         FDRE (Setup_fdre_C_D)        0.078    12.621    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul_exp_no_inc_delay/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                  1.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.146ns (40.748%)  route 0.212ns (59.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 11.190 - 10.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 10.895 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.560    10.896    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X48Y42         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.146    11.042 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.212    11.254    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/add_mant[47]
    SLICE_X53Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824    11.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X53Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[47]/C  (IS_INVERTED)
                         clock pessimism             -0.035    11.155    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.077    11.232    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[47]
  -------------------------------------------------------------------
                         required time                        -11.232    
                         arrival time                          11.254    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.395ns  (logic 0.256ns (64.766%)  route 0.139ns (35.235%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 11.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 10.926 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.591    10.927    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X29Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.146    11.073 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=2, routed)           0.139    11.212    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[17]_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I1_O)        0.045    11.257 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.257    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/xor_rnd1[17]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    11.322 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000    11.322    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/p_5_out
    SLICE_X31Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.845    11.211    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.030    11.181    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.112    11.293    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                        -11.293    
                         arrival time                          11.322    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/local_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/SP/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.320%)  route 0.395ns (70.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y58         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/local_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/local_addr_reg[2]/Q
                         net (fo=140, routed)         0.395     1.452    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/A2
    SLICE_X32Y44         RAMS32                                       r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/SP/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.830     1.196    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/WCLK
    SLICE_X32Y44         RAMS32                                       r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/SP/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X32Y44         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.420    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/peram_reg_0_15_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.401ns  (logic 0.275ns (68.567%)  route 0.126ns (31.433%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 11.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.926ns = ( 10.926 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.591    10.927    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X30Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.167    11.094 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=2, routed)           0.126    11.220    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/opt_has_pipe.first_q_reg[19]_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I1_O)        0.045    11.265 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[21].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    11.265    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/xor_rnd1[19]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    11.328 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/O[3]
                         net (fo=1, routed)           0.000    11.328    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/p_3_out
    SLICE_X31Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.845    11.211    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X31Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.030    11.181    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.112    11.293    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[21]
  -------------------------------------------------------------------
                         required time                        -11.293    
                         arrival time                          11.328    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[40]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.377ns  (logic 0.146ns (38.746%)  route 0.231ns (61.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 11.189 - 10.000 ) 
    Source Clock Delay      (SCD):    0.895ns = ( 10.895 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.560    10.896    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X48Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y40         FDRE (Prop_fdre_C_Q)         0.146    11.042 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.231    11.272    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/add_mant[40]
    SLICE_X53Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823    11.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X53Y39         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[40]/C  (IS_INVERTED)
                         clock pessimism             -0.035    11.154    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.079    11.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[40]
  -------------------------------------------------------------------
                         required time                        -11.233    
                         arrival time                          11.272    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.311ns  (logic 0.133ns (42.740%)  route 0.178ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    0.893ns = ( 10.893 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.558    10.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/aclk
    SLICE_X51Y44         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDRE (Prop_fdre_C_Q)         0.133    11.027 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.178    11.205    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/first_q[2]
    SLICE_X46Y44         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.829    11.195    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/aclk
    SLICE_X46Y44         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C  (IS_INVERTED)
                         clock pessimism             -0.035    11.160    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.004    11.164    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]
  -------------------------------------------------------------------
                         required time                        -11.164    
                         arrival time                          11.205    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.146ns (38.916%)  route 0.229ns (61.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 11.190 - 10.000 ) 
    Source Clock Delay      (SCD):    0.894ns = ( 10.894 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.559    10.895    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X48Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.146    11.041 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.229    11.270    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/add_mant[32]
    SLICE_X53Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824    11.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X53Y40         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[32]/C  (IS_INVERTED)
                         clock pessimism             -0.035    11.155    
    SLICE_X53Y40         FDRE (Hold_fdre_C_D)         0.073    11.228    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                        -11.228    
                         arrival time                          11.270    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.146ns (40.603%)  route 0.214ns (59.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 11.211 - 10.000 ) 
    Source Clock Delay      (SCD):    0.927ns = ( 10.927 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.592    10.928    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.146    11.074 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=1, routed)           0.214    11.287    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[6]
    SLICE_X30Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.845    11.211    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C  (IS_INVERTED)
                         clock pessimism             -0.030    11.181    
    SLICE_X30Y52         FDRE (Hold_fdre_C_D)         0.064    11.245    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]
  -------------------------------------------------------------------
                         required time                        -11.245    
                         arrival time                          11.287    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.422ns  (logic 0.292ns (69.271%)  route 0.130ns (30.729%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 11.193 - 10.000 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 10.891 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.556    10.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X51Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.146    11.038 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]/Q
                         net (fo=2, routed)           0.130    11.167    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/B[6]
    SLICE_X48Y38         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    11.313 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[5].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000    11.313    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/Q[7]
    SLICE_X48Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.827    11.193    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X48Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.035    11.158    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.112    11.270    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.270    
                         arrival time                          11.313    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 fall@10.000ns)
  Data Path Delay:        0.416ns  (logic 0.191ns (45.858%)  route 0.225ns (54.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 11.249 - 10.000 ) 
    Source Clock Delay      (SCD):    0.944ns = ( 10.944 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    10.336 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.608    10.944    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y50         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y50         FDRE (Prop_fdre_C_Q)         0.146    11.090 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.225    11.315    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK_n_88
    SLICE_X97Y45         LUT6 (Prop_lut6_I5_O)        0.045    11.360 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/i___3/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000    11.360    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]_1
    SLICE_X97Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    10.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.883    11.249    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X97Y45         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.030    11.219    
    SLICE_X97Y45         FDRE (Hold_fdre_C_D)         0.098    11.317    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.317    
                         arrival time                          11.360    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y14   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[14].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[5].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[13].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y12   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[4].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y19   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[12].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y29   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[3].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y15   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[9].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y19   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[11].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y31   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[2].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y23   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[8].pe/fp/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y33  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[14].pe/peram_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y33  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[14].pe/peram_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y33  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[14].pe/peram_reg_0_15_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y33  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[14].pe/peram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X92Y19  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/peram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X92Y19  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/peram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X92Y19  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[15].pe/peram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_14_14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X36Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[0].pe/peram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[6].pe/peram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[6].pe/peram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X46Y20  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe[6].pe/peram_reg_0_15_11_11/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
  To Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.350ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.350ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.169ns  (logic 0.456ns (21.028%)  route 1.713ns (78.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 31.518 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.713    13.812    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    31.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.104    31.622    
                         clock uncertainty           -0.102    31.520    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.161    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.161    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                 17.350    

Slack (MET) :             17.407ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.107ns  (logic 0.456ns (21.643%)  route 1.651ns (78.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 31.514 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.651    13.750    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    31.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.104    31.618    
                         clock uncertainty           -0.102    31.516    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.157    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.157    
                         arrival time                         -13.750    
  -------------------------------------------------------------------
                         slack                                 17.407    

Slack (MET) :             17.537ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        2.018ns  (logic 0.456ns (22.593%)  route 1.562ns (77.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 31.521 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.562    13.661    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    31.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.138    31.659    
                         clock uncertainty           -0.102    31.557    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.198    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.198    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                 17.537    

Slack (MET) :             17.617ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.892ns  (logic 0.456ns (24.105%)  route 1.436ns (75.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 31.509 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.436    13.535    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.509    31.509    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.104    31.613    
                         clock uncertainty           -0.102    31.511    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.152    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.152    
                         arrival time                         -13.535    
  -------------------------------------------------------------------
                         slack                                 17.617    

Slack (MET) :             17.811ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.743ns  (logic 0.456ns (26.156%)  route 1.287ns (73.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 31.520 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.287    13.386    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/POR_B
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.520    31.520    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.138    31.658    
                         clock uncertainty           -0.102    31.556    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.197    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.197    
                         arrival time                         -13.386    
  -------------------------------------------------------------------
                         slack                                 17.811    

Slack (MET) :             17.937ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.603ns  (logic 0.456ns (28.451%)  route 1.147ns (71.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 31.506 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.147    13.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.506    31.506    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.138    31.644    
                         clock uncertainty           -0.102    31.542    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.183    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.183    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                 17.937    

Slack (MET) :             18.075ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.475ns  (logic 0.456ns (30.915%)  route 1.019ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 31.516 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           1.019    13.118    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.516    31.516    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.138    31.654    
                         clock uncertainty           -0.102    31.552    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.193    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.193    
                         arrival time                         -13.118    
  -------------------------------------------------------------------
                         slack                                 18.075    

Slack (MET) :             18.148ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.743ns  (logic 0.773ns (44.343%)  route 0.970ns (55.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 31.471 - 30.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.644    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.478    12.122 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           0.970    13.092    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X33Y82         LUT2 (Prop_lut2_I1_O)        0.295    13.387 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    13.387    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.471    31.471    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.138    31.609    
                         clock uncertainty           -0.102    31.507    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.029    31.536    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         31.536    
                         arrival time                         -13.387    
  -------------------------------------------------------------------
                         slack                                 18.148    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.190ns  (logic 0.456ns (38.327%)  route 0.734ns (61.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 31.511 - 30.000 ) 
    Source Clock Delay      (SCD):    1.643ns = ( 11.643 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.643    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456    12.099 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.734    12.833    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.511    31.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.138    31.649    
                         clock uncertainty           -0.102    31.547    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.188    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.188    
                         arrival time                         -12.833    
  -------------------------------------------------------------------
                         slack                                 18.355    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 31.472 - 30.000 ) 
    Source Clock Delay      (SCD):    1.644ns = ( 11.644 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.644    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    13.261 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    13.261    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X32Y83         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.472    31.472    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism              0.162    31.634    
                         clock uncertainty           -0.102    31.532    
    SLICE_X32Y83         FDRE (Setup_fdre_C_D)        0.118    31.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         31.650    
                         arrival time                         -13.261    
  -------------------------------------------------------------------
                         slack                                 18.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.732%)  route 0.290ns (67.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns = ( 10.858 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.290    10.982    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.858    10.858    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251    10.607    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.796    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.796    
                         arrival time                          10.982    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 10.817 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    10.680 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    10.750    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X33Y82         LUT2 (Prop_lut2_I0_O)        0.099    10.849 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    10.849    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.817    10.817    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.265    10.552    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091    10.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                        -10.643    
                         arrival time                          10.849    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.469%)  route 0.188ns (59.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.128    10.680 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.188    10.868    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X32Y83         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.818    10.818    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.251    10.567    
    SLICE_X32Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    10.630    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -10.630    
                         arrival time                          10.868    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.683%)  route 0.408ns (74.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 10.862 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.408    11.101    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.862    10.862    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251    10.611    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.800    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.800    
                         arrival time                          11.101    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 10.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.553    10.553    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    11.041 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    11.041    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X32Y83         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.818    10.818    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X32Y83         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism             -0.265    10.553    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.131    10.684    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.684    
                         arrival time                          11.041    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.536%)  route 0.581ns (80.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 10.852 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.581    11.273    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.852    10.852    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251    10.601    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.790    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.790    
                         arrival time                          11.273    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.839%)  route 0.649ns (82.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.649    11.342    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/POR_B
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251    10.615    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.804    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.804    
                         arrival time                          11.342    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.046%)  route 0.738ns (83.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.738    11.430    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    10.855    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.234    10.621    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.810    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.810    
                         arrival time                          11.430    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.574%)  route 0.764ns (84.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns = ( 10.867 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.764    11.457    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.867    10.867    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.251    10.616    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.805    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.805    
                         arrival time                          11.457    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.507%)  route 0.831ns (85.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 10.860 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.552    10.552    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X33Y82         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=8, routed)           0.831    11.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.860    10.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.234    10.626    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    10.815    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -10.815    
                         arrival time                          11.524    
  -------------------------------------------------------------------
                         slack                                  0.708    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y19     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y12     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y82     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y83     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.631ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.251ns  (logic 2.454ns (46.737%)  route 2.797ns (53.263%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 11.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.694    11.694    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    14.148 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=2, routed)           2.797    16.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[15]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[15])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.945    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.249ns  (logic 2.454ns (46.755%)  route 2.795ns (53.245%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 11.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.694    11.694    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    14.148 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=2, routed)           2.795    16.943    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[13]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[13])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.908ns  (logic 2.454ns (49.995%)  route 2.454ns (50.005%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=2, routed)           2.454    16.602    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[29]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.798ns  (logic 2.454ns (51.141%)  route 2.344ns (48.859%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=2, routed)           2.344    16.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[28]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.492    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.596ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.687ns  (logic 2.454ns (52.362%)  route 2.233ns (47.638%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 11.694 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.694    11.694    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.148 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           2.233    16.381    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[14]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                  5.596    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.638ns  (logic 2.454ns (52.906%)  route 2.184ns (47.094%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           2.184    16.332    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[30]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[14])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.332    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.651ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.637ns  (logic 2.454ns (52.918%)  route 2.183ns (47.082%))
  Logic Levels:           0  
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.689    11.689    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454    14.143 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           2.183    16.327    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[26]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.327    
  -------------------------------------------------------------------
                         slack                                  5.651    

Slack (MET) :             5.696ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.605ns  (logic 2.454ns (53.295%)  route 2.151ns (46.705%))
  Logic Levels:           0  
  Clock Path Skew:        1.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.676ns = ( 11.676 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.676    11.676    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    14.130 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=2, routed)           2.151    16.281    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[20]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.281    
  -------------------------------------------------------------------
                         slack                                  5.696    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.576ns  (logic 2.454ns (53.627%)  route 2.122ns (46.373%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.693ns = ( 11.693 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.693    11.693    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    14.147 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=2, routed)           2.122    16.270    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[31]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.518ns  (logic 2.454ns (54.320%)  route 2.064ns (45.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 22.700 - 20.000 ) 
    Source Clock Delay      (SCD):    1.689ns = ( 11.689 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.689    11.689    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    14.143 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=2, routed)           2.064    16.207    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[27]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.521    22.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.482    22.218    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                     -0.241    21.977    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         21.977    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  5.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.631ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.780ns  (logic 0.585ns (75.041%)  route 0.195ns (24.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=2, routed)           0.195    11.378    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[16]
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[16]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.482     1.671    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.076     1.747    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                          11.378    
  -------------------------------------------------------------------
                         slack                                  9.631    

Slack (MET) :             9.666ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.939ns  (logic 0.585ns (62.326%)  route 0.354ns (37.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=2, routed)           0.354    11.537    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[17]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.537    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.683ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.955ns  (logic 0.585ns (61.240%)  route 0.370ns (38.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           0.370    11.553    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[18]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.553    
  -------------------------------------------------------------------
                         slack                                  9.683    

Slack (MET) :             9.696ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.971ns  (logic 0.585ns (60.243%)  route 0.386ns (39.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.595    10.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    11.180 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=2, routed)           0.386    11.566    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[8]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.566    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             9.709ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.835ns  (logic 0.585ns (70.098%)  route 0.250ns (29.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           0.250    11.433    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[18]
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[18]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.482     1.671    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.053     1.724    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                          11.433    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.716ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.988ns  (logic 0.585ns (59.206%)  route 0.403ns (40.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=2, routed)           0.403    11.586    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[19]
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.867     1.233    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg/CLKBWRCLK
                         clock pessimism              0.000     1.233    
                         clock uncertainty            0.482     1.715    
    RAMB18_X2Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.870    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/globalram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                          11.586    
  -------------------------------------------------------------------
                         slack                                  9.716    

Slack (MET) :             9.721ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.873ns  (logic 0.585ns (67.000%)  route 0.288ns (33.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.595    10.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.180 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           0.288    11.468    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[10]
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[10]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.482     1.671    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.076     1.747    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                          11.468    
  -------------------------------------------------------------------
                         slack                                  9.721    

Slack (MET) :             9.727ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.867ns  (logic 0.585ns (67.491%)  route 0.282ns (32.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.595ns = ( 10.595 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.595    10.595    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    11.180 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=2, routed)           0.282    11.462    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[9]
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[9]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.482     1.671    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.064     1.735    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                          11.462    
  -------------------------------------------------------------------
                         slack                                  9.727    

Slack (MET) :             9.743ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.895ns  (logic 0.585ns (65.389%)  route 0.310ns (34.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.588ns = ( 10.588 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.588    10.588    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.173 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=2, routed)           0.310    11.483    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[22]
    SLICE_X32Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.816     1.182    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[22]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            0.482     1.664    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.076     1.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                          11.483    
  -------------------------------------------------------------------
                         slack                                  9.743    

Slack (MET) :             9.764ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.896ns  (logic 0.585ns (65.260%)  route 0.311ns (34.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.598ns = ( 10.598 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.598    10.598    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    11.183 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=2, routed)           0.311    11.495    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/m00_bram_rddata[17]
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[17]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.482     1.671    
    SLICE_X32Y60         FDRE (Hold_fdre_C_D)         0.060     1.731    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/din_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                          11.495    
  -------------------------------------------------------------------
                         slack                                  9.764    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.107ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 0.580ns (16.947%)  route 2.842ns (83.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.116     4.513    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.637 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[6]_INST_0/O
                         net (fo=8, routed)           1.727     6.363    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    11.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.482    11.036    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.470    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  4.107    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.580ns (17.411%)  route 2.751ns (82.589%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.109     4.506    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y84         LUT3 (Prop_lut3_I1_O)        0.124     4.630 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[12]_INST_0/O
                         net (fo=8, routed)           1.643     6.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    10.466    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.466    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.580ns (17.414%)  route 2.751ns (82.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.168     4.565    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.689 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[13]_INST_0/O
                         net (fo=8, routed)           1.583     6.272    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    11.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.482    11.036    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    10.470    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.301ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.580ns (17.966%)  route 2.648ns (82.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.104     4.501    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.124     4.625 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[8]_INST_0/O
                         net (fo=8, routed)           1.545     6.169    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    11.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.482    11.036    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    10.470    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                  4.301    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.580ns (18.486%)  route 2.558ns (81.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.017     4.414    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y82         LUT3 (Prop_lut3_I1_O)        0.124     4.538 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[9]_INST_0/O
                         net (fo=8, routed)           1.540     6.079    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.521    11.521    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.482    11.039    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    10.473    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.473    
                         arrival time                          -6.079    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.398ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.580ns (18.566%)  route 2.544ns (81.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.116     4.513    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.637 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[6]_INST_0/O
                         net (fo=8, routed)           1.428     6.065    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.511    11.511    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.482    11.029    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.463    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.463    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  4.398    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 0.580ns (18.566%)  route 2.544ns (81.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.116     4.513    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.637 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[6]_INST_0/O
                         net (fo=8, routed)           1.428     6.065    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.520    11.520    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.520    
                         clock uncertainty           -0.482    11.038    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    10.472    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.580ns (18.624%)  route 2.534ns (81.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.015     4.412    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.536 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[10]_INST_0/O
                         net (fo=8, routed)           1.519     6.055    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    11.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.482    11.036    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    10.470    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.055    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.580ns (18.631%)  route 2.533ns (81.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          0.878     4.275    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.399 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[7]_INST_0/O
                         net (fo=8, routed)           1.655     6.054    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.518    11.518    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.482    11.036    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.470    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.470    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.103ns  (logic 0.580ns (18.691%)  route 2.523ns (81.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.647     2.941    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]/Q
                         net (fo=22, routed)          1.168     4.565    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/we_reg[3]_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.124     4.689 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/m00_bram_addr[13]_INST_0/O
                         net (fo=8, routed)           1.355     6.044    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          1.514    11.514    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.514    
                         clock uncertainty           -0.482    11.032    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    10.466    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.466    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  4.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.517ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.881ns = ( 20.881 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.545    20.881    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X32Y74         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.164    21.045 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[3]/Q
                         net (fo=1, routed)           0.106    21.151    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    10.855    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    11.633    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.633    
                         arrival time                          21.151    
  -------------------------------------------------------------------
                         slack                                  9.517    

Slack (MET) :             9.578ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.770%)  route 0.166ns (50.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 10.865 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    21.056 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[18]/Q
                         net (fo=1, routed)           0.166    21.221    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.865    10.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.865    
                         clock uncertainty            0.482    11.347    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.643    
                         arrival time                          21.221    
  -------------------------------------------------------------------
                         slack                                  9.578    

Slack (MET) :             9.581ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.252%)  route 0.169ns (50.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 10.865 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    21.056 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[19]/Q
                         net (fo=1, routed)           0.169    21.225    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.865    10.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.865    
                         clock uncertainty            0.482    11.347    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.643    
                         arrival time                          21.225    
  -------------------------------------------------------------------
                         slack                                  9.581    

Slack (MET) :             9.618ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.386%)  route 0.205ns (55.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 10.865 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    21.056 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[17]/Q
                         net (fo=1, routed)           0.205    21.261    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.865    10.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.865    
                         clock uncertainty            0.482    11.347    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.643    
                         arrival time                          21.261    
  -------------------------------------------------------------------
                         slack                                  9.618    

Slack (MET) :             9.638ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.110%)  route 0.225ns (57.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.882ns = ( 20.882 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.546    20.882    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    21.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[0]/Q
                         net (fo=1, routed)           0.225    21.271    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    10.855    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    11.633    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.633    
                         arrival time                          21.271    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.638ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.090%)  route 0.226ns (57.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 10.865 - 10.000 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 20.892 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.556    20.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164    21.056 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[16]/Q
                         net (fo=1, routed)           0.226    21.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.865    10.865    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.865    
                         clock uncertainty            0.482    11.347    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    11.643    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.643    
                         arrival time                          21.281    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.638ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.781%)  route 0.253ns (64.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 20.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.553    20.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    21.030 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[30]/Q
                         net (fo=1, routed)           0.253    21.283    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          21.283    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.668ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.261%)  route 0.283ns (66.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 20.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.553    20.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    21.030 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[29]/Q
                         net (fo=1, routed)           0.283    21.313    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          21.313    
  -------------------------------------------------------------------
                         slack                                  9.668    

Slack (MET) :             9.670ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.135%)  route 0.285ns (66.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 10.866 - 10.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 20.889 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.553    20.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141    21.030 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[28]/Q
                         net (fo=1, routed)           0.285    21.314    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.866    10.866    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.866    
                         clock uncertainty            0.482    11.348    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    11.644    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.644    
                         arrival time                          21.314    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.672ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.424ns  (logic 0.164ns (38.667%)  route 0.260ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 10.855 - 10.000 ) 
    Source Clock Delay      (SCD):    0.882ns = ( 20.882 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.546    20.882    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/s00_axi_aclk
    SLICE_X34Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.164    21.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/wrdata_reg[1]/Q
                         net (fo=1, routed)           0.260    21.306    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/u_clk_180/inst/clkout1_buf/O
                         net (fo=12, routed)          0.855    10.855    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.855    
                         clock uncertainty            0.482    11.337    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    11.633    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.633    
                         arrival time                          21.306    
  -------------------------------------------------------------------
                         slack                                  9.672    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.317ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__1/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.580ns (9.726%)  route 5.383ns (90.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          3.019     8.905    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X46Y58         FDPE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.477    22.656    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X46Y58         FDPE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__1/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X46Y58         FDPE (Recov_fdpe_C_PRE)     -0.361    22.222    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__1
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                 13.317    

Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.580ns (10.043%)  route 5.195ns (89.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          2.831     8.717    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X33Y58         FDPE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.478    22.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X33Y58         FDPE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X33Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    22.225    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 13.508    

Slack (MET) :             13.508ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.580ns (10.043%)  route 5.195ns (89.957%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          2.831     8.717    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X33Y58         FDPE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.478    22.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X33Y58         FDPE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X33Y58         FDPE (Recov_fdpe_C_PRE)     -0.359    22.225    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                 13.508    

Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.580ns (10.575%)  route 4.905ns (89.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          2.541     8.427    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X34Y59         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.478    22.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X34Y59         FDCE (Recov_fdce_C_CLR)     -0.319    22.265    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.580ns (10.575%)  route 4.905ns (89.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          2.541     8.427    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X34Y59         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.478    22.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X34Y59         FDCE (Recov_fdce_C_CLR)     -0.319    22.265    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__0/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 0.580ns (10.575%)  route 4.905ns (89.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.648     2.942    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y87         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=37, routed)          2.364     5.762    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aresetn
    SLICE_X46Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.886 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/axi_awready_i_1/O
                         net (fo=80, routed)          2.541     8.427    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/AR[0]
    SLICE_X34Y59         FDPE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.478    22.657    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDPE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__0/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X34Y59         FDPE (Recov_fdpe_C_PRE)     -0.319    22.265    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/pe_reset_reg_rep__0
  -------------------------------------------------------------------
                         required time                         22.265    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.642ns (16.262%)  route 3.306ns (83.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.650     2.944    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          2.746     6.208    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.332 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2/O
                         net (fo=7, routed)           0.560     6.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2_n_0
    SLICE_X52Y55         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.466    22.645    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X52Y55         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[0]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X52Y55         FDCE (Recov_fdce_C_CLR)     -0.405    22.067    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[0]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.642ns (16.262%)  route 3.306ns (83.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.650     2.944    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          2.746     6.208    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.332 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2/O
                         net (fo=7, routed)           0.560     6.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2_n_0
    SLICE_X52Y55         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.466    22.645    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X52Y55         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[1]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X52Y55         FDCE (Recov_fdce_C_CLR)     -0.405    22.067    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[1]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.642ns (16.262%)  route 3.306ns (83.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.650     2.944    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          2.746     6.208    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.332 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2/O
                         net (fo=7, routed)           0.560     6.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2_n_0
    SLICE_X52Y55         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.466    22.645    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X52Y55         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[2]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X52Y55         FDCE (Recov_fdce_C_CLR)     -0.405    22.067    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[2]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 15.175    

Slack (MET) :             15.175ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.642ns (16.262%)  route 3.306ns (83.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.650     2.944    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.518     3.462 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          2.746     6.208    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.124     6.332 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2/O
                         net (fo=7, routed)           0.560     6.892    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/done_i_2_n_0
    SLICE_X52Y55         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       1.466    22.645    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X52Y55         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[3]/C
                         clock pessimism              0.129    22.774    
                         clock uncertainty           -0.302    22.472    
    SLICE_X52Y55         FDCE (Recov_fdce_C_CLR)     -0.405    22.067    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counter5_reg[3]
  -------------------------------------------------------------------
                         required time                         22.067    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                 15.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[0]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[1]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[2]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[5]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y58         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X35Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X35Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[4]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X35Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X35Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X35Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[6]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X35Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.209ns (34.890%)  route 0.390ns (65.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.141     1.492    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X35Y58         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X35Y58         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[7]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X35Y58         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.079%)  route 0.443ns (67.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.193     1.544    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y57         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y57         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[3]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.209ns (32.079%)  route 0.443ns (67.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[1]/Q
                         net (fo=36, routed)          0.249     1.306    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[1]
    SLICE_X35Y58         LUT2 (Prop_lut2_I0_O)        0.045     1.351 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata[8]_i_2/O
                         net (fo=10, routed)          0.193     1.544    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetdata
    SLICE_X34Y57         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y57         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[8]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/counterdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.209ns (26.467%)  route 0.581ns (73.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.557     0.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X34Y59         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164     1.057 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg[0]/Q
                         net (fo=19, routed)          0.393     1.450    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/p_state_reg_n_0_[0]
    SLICE_X32Y56         LUT2 (Prop_lut2_I0_O)        0.045     1.495 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal[0]_i_2/O
                         net (fo=12, routed)          0.187     1.682    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/resetcal
    SLICE_X32Y57         FDCE                                         f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17105, routed)       0.824     1.190    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/s00_axi_aclk
    SLICE_X32Y57         FDCE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/nolabel_line434/PE/countercal_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.824    





