Simulator report for SPI_slave
Thu Jan 28 17:32:32 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 434 nodes    ;
; Simulation Coverage         ;      53.23 % ;
; Total Number of Transitions ; 2926         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; simulation_SPI.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport          ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport          ; Transport     ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      53.23 % ;
; Total nodes checked                                 ; 434          ;
; Total output ports checked                          ; 434          ;
; Total output ports with complete 1/0-value coverage ; 231          ;
; Total output ports with no 1/0-value coverage       ; 203          ;
; Total output ports with no 1-value coverage         ; 203          ;
; Total output ports with no 0-value coverage         ; 203          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; Node Name                                                                  ; Output Port Name                                                           ; Output Port Type ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+
; |Spi_slave|SCLK                                                            ; |Spi_slave|SCLK                                                            ; out              ;
; |Spi_slave|MOSI                                                            ; |Spi_slave|MOSI                                                            ; out              ;
; |Spi_slave|SS                                                              ; |Spi_slave|SS                                                              ; out              ;
; |Spi_slave|Data_in[1]                                                      ; |Spi_slave|Data_in[1]                                                      ; out              ;
; |Spi_slave|Data_in[3]                                                      ; |Spi_slave|Data_in[3]                                                      ; out              ;
; |Spi_slave|Data_in[4]                                                      ; |Spi_slave|Data_in[4]                                                      ; out              ;
; |Spi_slave|Data_in[7]                                                      ; |Spi_slave|Data_in[7]                                                      ; out              ;
; |Spi_slave|Data_valid_in                                                   ; |Spi_slave|Data_valid_in                                                   ; out              ;
; |Spi_slave|MISO                                                            ; |Spi_slave|MISO                                                            ; pin_out          ;
; |Spi_slave|Data_valid_out                                                  ; |Spi_slave|Data_valid_out                                                  ; pin_out          ;
; |Spi_slave|Data_out[0]                                                     ; |Spi_slave|Data_out[0]                                                     ; pin_out          ;
; |Spi_slave|Data_out[1]                                                     ; |Spi_slave|Data_out[1]                                                     ; pin_out          ;
; |Spi_slave|Data_out[2]                                                     ; |Spi_slave|Data_out[2]                                                     ; pin_out          ;
; |Spi_slave|Data_out[3]                                                     ; |Spi_slave|Data_out[3]                                                     ; pin_out          ;
; |Spi_slave|Data_out[4]                                                     ; |Spi_slave|Data_out[4]                                                     ; pin_out          ;
; |Spi_slave|Data_out[5]                                                     ; |Spi_slave|Data_out[5]                                                     ; pin_out          ;
; |Spi_slave|Data_out[6]                                                     ; |Spi_slave|Data_out[6]                                                     ; pin_out          ;
; |Spi_slave|Data_out[7]                                                     ; |Spi_slave|Data_out[7]                                                     ; pin_out          ;
; |Spi_slave|SS_out                                                          ; |Spi_slave|SS_out                                                          ; pin_out          ;
; |Spi_slave|SPI_out:C2|process_0~0                                          ; |Spi_slave|SPI_out:C2|process_0~0                                          ; out0             ;
; |Spi_slave|SPI_out:C2|output                                               ; |Spi_slave|SPI_out:C2|output                                               ; regout           ;
; |Spi_slave|SPI_out:C2|output~0                                             ; |Spi_slave|SPI_out:C2|output~0                                             ; out              ;
; |Spi_slave|SPI_out:C2|SS~0                                                 ; |Spi_slave|SPI_out:C2|SS~0                                                 ; out              ;
; |Spi_slave|SPI_out:C2|output~1                                             ; |Spi_slave|SPI_out:C2|output~1                                             ; out              ;
; |Spi_slave|SPI_out:C2|cpt~28                                               ; |Spi_slave|SPI_out:C2|cpt~28                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~29                                               ; |Spi_slave|SPI_out:C2|cpt~29                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~30                                               ; |Spi_slave|SPI_out:C2|cpt~30                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~31                                               ; |Spi_slave|SPI_out:C2|cpt~31                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~60                                               ; |Spi_slave|SPI_out:C2|cpt~60                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~61                                               ; |Spi_slave|SPI_out:C2|cpt~61                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~62                                               ; |Spi_slave|SPI_out:C2|cpt~62                                               ; out              ;
; |Spi_slave|SPI_out:C2|cpt~63                                               ; |Spi_slave|SPI_out:C2|cpt~63                                               ; out              ;
; |Spi_slave|SPI_out:C2|SS~1                                                 ; |Spi_slave|SPI_out:C2|SS~1                                                 ; out              ;
; |Spi_slave|SPI_out:C2|output~2                                             ; |Spi_slave|SPI_out:C2|output~2                                             ; out              ;
; |Spi_slave|SPI_out:C2|SS                                                   ; |Spi_slave|SPI_out:C2|SS                                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[0]                                               ; |Spi_slave|SPI_out:C2|cpt[0]                                               ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[1]                                               ; |Spi_slave|SPI_out:C2|cpt[1]                                               ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[2]                                               ; |Spi_slave|SPI_out:C2|cpt[2]                                               ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[3]                                               ; |Spi_slave|SPI_out:C2|cpt[3]                                               ; regout           ;
; |Spi_slave|SPI_in:C1|cpt~0                                                 ; |Spi_slave|SPI_in:C1|cpt~0                                                 ; out              ;
; |Spi_slave|SPI_in:C1|data_valid~0                                          ; |Spi_slave|SPI_in:C1|data_valid~0                                          ; out              ;
; |Spi_slave|SPI_in:C1|cpt~1                                                 ; |Spi_slave|SPI_in:C1|cpt~1                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~2                                                 ; |Spi_slave|SPI_in:C1|cpt~2                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~3                                                 ; |Spi_slave|SPI_in:C1|cpt~3                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~4                                                 ; |Spi_slave|SPI_in:C1|cpt~4                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~5                                                 ; |Spi_slave|SPI_in:C1|cpt~5                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~6                                                 ; |Spi_slave|SPI_in:C1|cpt~6                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~7                                                 ; |Spi_slave|SPI_in:C1|cpt~7                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~8                                                 ; |Spi_slave|SPI_in:C1|cpt~8                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~9                                                 ; |Spi_slave|SPI_in:C1|cpt~9                                                 ; out              ;
; |Spi_slave|SPI_in:C1|cpt~10                                                ; |Spi_slave|SPI_in:C1|cpt~10                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~11                                                ; |Spi_slave|SPI_in:C1|cpt~11                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~12                                                ; |Spi_slave|SPI_in:C1|cpt~12                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~13                                                ; |Spi_slave|SPI_in:C1|cpt~13                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~14                                                ; |Spi_slave|SPI_in:C1|cpt~14                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~15                                                ; |Spi_slave|SPI_in:C1|cpt~15                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~16                                                ; |Spi_slave|SPI_in:C1|cpt~16                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~17                                                ; |Spi_slave|SPI_in:C1|cpt~17                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~18                                                ; |Spi_slave|SPI_in:C1|cpt~18                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~19                                                ; |Spi_slave|SPI_in:C1|cpt~19                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~20                                                ; |Spi_slave|SPI_in:C1|cpt~20                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~21                                                ; |Spi_slave|SPI_in:C1|cpt~21                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~22                                                ; |Spi_slave|SPI_in:C1|cpt~22                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~23                                                ; |Spi_slave|SPI_in:C1|cpt~23                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~24                                                ; |Spi_slave|SPI_in:C1|cpt~24                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~25                                                ; |Spi_slave|SPI_in:C1|cpt~25                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~26                                                ; |Spi_slave|SPI_in:C1|cpt~26                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~27                                                ; |Spi_slave|SPI_in:C1|cpt~27                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~28                                                ; |Spi_slave|SPI_in:C1|cpt~28                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~29                                                ; |Spi_slave|SPI_in:C1|cpt~29                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~30                                                ; |Spi_slave|SPI_in:C1|cpt~30                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~31                                                ; |Spi_slave|SPI_in:C1|cpt~31                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~32                                                ; |Spi_slave|SPI_in:C1|cpt~32                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt[3]                                                ; |Spi_slave|SPI_in:C1|cpt[3]                                                ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[2]                                                ; |Spi_slave|SPI_in:C1|cpt[2]                                                ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[1]                                                ; |Spi_slave|SPI_in:C1|cpt[1]                                                ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[0]                                                ; |Spi_slave|SPI_in:C1|cpt[0]                                                ; regout           ;
; |Spi_slave|SPI_in:C1|data_valid                                            ; |Spi_slave|SPI_in:C1|data_valid                                            ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[7]                                              ; |Spi_slave|SPI_in:C1|dataq[7]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[6]                                              ; |Spi_slave|SPI_in:C1|dataq[6]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[5]                                              ; |Spi_slave|SPI_in:C1|dataq[5]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[4]                                              ; |Spi_slave|SPI_in:C1|dataq[4]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[3]                                              ; |Spi_slave|SPI_in:C1|dataq[3]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[2]                                              ; |Spi_slave|SPI_in:C1|dataq[2]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[1]                                              ; |Spi_slave|SPI_in:C1|dataq[1]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|dataq[0]                                              ; |Spi_slave|SPI_in:C1|dataq[0]                                              ; regout           ;
; |Spi_slave|SPI_in:C1|cpt~33                                                ; |Spi_slave|SPI_in:C1|cpt~33                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~34                                                ; |Spi_slave|SPI_in:C1|cpt~34                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~35                                                ; |Spi_slave|SPI_in:C1|cpt~35                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~36                                                ; |Spi_slave|SPI_in:C1|cpt~36                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~37                                                ; |Spi_slave|SPI_in:C1|cpt~37                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~38                                                ; |Spi_slave|SPI_in:C1|cpt~38                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~39                                                ; |Spi_slave|SPI_in:C1|cpt~39                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~40                                                ; |Spi_slave|SPI_in:C1|cpt~40                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~41                                                ; |Spi_slave|SPI_in:C1|cpt~41                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~42                                                ; |Spi_slave|SPI_in:C1|cpt~42                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~43                                                ; |Spi_slave|SPI_in:C1|cpt~43                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~44                                                ; |Spi_slave|SPI_in:C1|cpt~44                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~45                                                ; |Spi_slave|SPI_in:C1|cpt~45                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~46                                                ; |Spi_slave|SPI_in:C1|cpt~46                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~47                                                ; |Spi_slave|SPI_in:C1|cpt~47                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~48                                                ; |Spi_slave|SPI_in:C1|cpt~48                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~49                                                ; |Spi_slave|SPI_in:C1|cpt~49                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~50                                                ; |Spi_slave|SPI_in:C1|cpt~50                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~51                                                ; |Spi_slave|SPI_in:C1|cpt~51                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~52                                                ; |Spi_slave|SPI_in:C1|cpt~52                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~53                                                ; |Spi_slave|SPI_in:C1|cpt~53                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~54                                                ; |Spi_slave|SPI_in:C1|cpt~54                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~55                                                ; |Spi_slave|SPI_in:C1|cpt~55                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~56                                                ; |Spi_slave|SPI_in:C1|cpt~56                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~57                                                ; |Spi_slave|SPI_in:C1|cpt~57                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~58                                                ; |Spi_slave|SPI_in:C1|cpt~58                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~59                                                ; |Spi_slave|SPI_in:C1|cpt~59                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~60                                                ; |Spi_slave|SPI_in:C1|cpt~60                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~61                                                ; |Spi_slave|SPI_in:C1|cpt~61                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~62                                                ; |Spi_slave|SPI_in:C1|cpt~62                                                ; out              ;
; |Spi_slave|SPI_in:C1|cpt~63                                                ; |Spi_slave|SPI_in:C1|cpt~63                                                ; out              ;
; |Spi_slave|SPI_out:C2|Add0~0                                               ; |Spi_slave|SPI_out:C2|Add0~0                                               ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~1                                               ; |Spi_slave|SPI_out:C2|Add0~1                                               ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~2                                               ; |Spi_slave|SPI_out:C2|Add0~2                                               ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~3                                               ; |Spi_slave|SPI_out:C2|Add0~3                                               ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~4                                               ; |Spi_slave|SPI_out:C2|Add0~4                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~0                                                ; |Spi_slave|SPI_in:C1|Add0~0                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~1                                                ; |Spi_slave|SPI_in:C1|Add0~1                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~2                                                ; |Spi_slave|SPI_in:C1|Add0~2                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~3                                                ; |Spi_slave|SPI_in:C1|Add0~3                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~4                                                ; |Spi_slave|SPI_in:C1|Add0~4                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~5                                                ; |Spi_slave|SPI_in:C1|Add0~5                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~6                                                ; |Spi_slave|SPI_in:C1|Add0~6                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~7                                                ; |Spi_slave|SPI_in:C1|Add0~7                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~8                                                ; |Spi_slave|SPI_in:C1|Add0~8                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~9                                                ; |Spi_slave|SPI_in:C1|Add0~9                                                ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~10                                               ; |Spi_slave|SPI_in:C1|Add0~10                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~12                                               ; |Spi_slave|SPI_in:C1|Add0~12                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~13                                               ; |Spi_slave|SPI_in:C1|Add0~13                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~15                                               ; |Spi_slave|SPI_in:C1|Add0~15                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~16                                               ; |Spi_slave|SPI_in:C1|Add0~16                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~18                                               ; |Spi_slave|SPI_in:C1|Add0~18                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~19                                               ; |Spi_slave|SPI_in:C1|Add0~19                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~21                                               ; |Spi_slave|SPI_in:C1|Add0~21                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~22                                               ; |Spi_slave|SPI_in:C1|Add0~22                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~24                                               ; |Spi_slave|SPI_in:C1|Add0~24                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~25                                               ; |Spi_slave|SPI_in:C1|Add0~25                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~27                                               ; |Spi_slave|SPI_in:C1|Add0~27                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~28                                               ; |Spi_slave|SPI_in:C1|Add0~28                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~30                                               ; |Spi_slave|SPI_in:C1|Add0~30                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~31                                               ; |Spi_slave|SPI_in:C1|Add0~31                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~33                                               ; |Spi_slave|SPI_in:C1|Add0~33                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~34                                               ; |Spi_slave|SPI_in:C1|Add0~34                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~36                                               ; |Spi_slave|SPI_in:C1|Add0~36                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~37                                               ; |Spi_slave|SPI_in:C1|Add0~37                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~39                                               ; |Spi_slave|SPI_in:C1|Add0~39                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~40                                               ; |Spi_slave|SPI_in:C1|Add0~40                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~42                                               ; |Spi_slave|SPI_in:C1|Add0~42                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~43                                               ; |Spi_slave|SPI_in:C1|Add0~43                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~45                                               ; |Spi_slave|SPI_in:C1|Add0~45                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~46                                               ; |Spi_slave|SPI_in:C1|Add0~46                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~48                                               ; |Spi_slave|SPI_in:C1|Add0~48                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~49                                               ; |Spi_slave|SPI_in:C1|Add0~49                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~51                                               ; |Spi_slave|SPI_in:C1|Add0~51                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~52                                               ; |Spi_slave|SPI_in:C1|Add0~52                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~54                                               ; |Spi_slave|SPI_in:C1|Add0~54                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~55                                               ; |Spi_slave|SPI_in:C1|Add0~55                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~57                                               ; |Spi_slave|SPI_in:C1|Add0~57                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~58                                               ; |Spi_slave|SPI_in:C1|Add0~58                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~60                                               ; |Spi_slave|SPI_in:C1|Add0~60                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~61                                               ; |Spi_slave|SPI_in:C1|Add0~61                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~63                                               ; |Spi_slave|SPI_in:C1|Add0~63                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~64                                               ; |Spi_slave|SPI_in:C1|Add0~64                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~66                                               ; |Spi_slave|SPI_in:C1|Add0~66                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~67                                               ; |Spi_slave|SPI_in:C1|Add0~67                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~69                                               ; |Spi_slave|SPI_in:C1|Add0~69                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~70                                               ; |Spi_slave|SPI_in:C1|Add0~70                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~72                                               ; |Spi_slave|SPI_in:C1|Add0~72                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~73                                               ; |Spi_slave|SPI_in:C1|Add0~73                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~75                                               ; |Spi_slave|SPI_in:C1|Add0~75                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~76                                               ; |Spi_slave|SPI_in:C1|Add0~76                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~78                                               ; |Spi_slave|SPI_in:C1|Add0~78                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~79                                               ; |Spi_slave|SPI_in:C1|Add0~79                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~81                                               ; |Spi_slave|SPI_in:C1|Add0~81                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~82                                               ; |Spi_slave|SPI_in:C1|Add0~82                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~84                                               ; |Spi_slave|SPI_in:C1|Add0~84                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~85                                               ; |Spi_slave|SPI_in:C1|Add0~85                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~87                                               ; |Spi_slave|SPI_in:C1|Add0~87                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~88                                               ; |Spi_slave|SPI_in:C1|Add0~88                                               ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~90                                               ; |Spi_slave|SPI_in:C1|Add0~90                                               ; out0             ;
; |Spi_slave|SPI_out:C2|Equal0~0                                             ; |Spi_slave|SPI_out:C2|Equal0~0                                             ; out0             ;
; |Spi_slave|SPI_out:C2|Equal1~0                                             ; |Spi_slave|SPI_out:C2|Equal1~0                                             ; out0             ;
; |Spi_slave|SPI_in:C1|Equal0~0                                              ; |Spi_slave|SPI_in:C1|Equal0~0                                              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~0              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~1              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~2              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~3              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~4              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~6              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~7              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~8              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~9              ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~10             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~11             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~12             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~13             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~15             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~16             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~17             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~18             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~18             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~19             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~20             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~0 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~21             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~22             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~23             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~24             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~25             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~26             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~28             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~29             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~30             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~31             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~32             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~33             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~34             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~35             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~37             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~38             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~39             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~40             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~40             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~41             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~42             ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]~1 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|result_node[0]   ; out0             ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |Spi_slave|Data_in[0]                                          ; |Spi_slave|Data_in[0]                                          ; out              ;
; |Spi_slave|Data_in[2]                                          ; |Spi_slave|Data_in[2]                                          ; out              ;
; |Spi_slave|Data_in[5]                                          ; |Spi_slave|Data_in[5]                                          ; out              ;
; |Spi_slave|Data_in[6]                                          ; |Spi_slave|Data_in[6]                                          ; out              ;
; |Spi_slave|SPI_out:C2|cpt~0                                    ; |Spi_slave|SPI_out:C2|cpt~0                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~1                                    ; |Spi_slave|SPI_out:C2|cpt~1                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~2                                    ; |Spi_slave|SPI_out:C2|cpt~2                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~3                                    ; |Spi_slave|SPI_out:C2|cpt~3                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~4                                    ; |Spi_slave|SPI_out:C2|cpt~4                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~5                                    ; |Spi_slave|SPI_out:C2|cpt~5                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~6                                    ; |Spi_slave|SPI_out:C2|cpt~6                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~7                                    ; |Spi_slave|SPI_out:C2|cpt~7                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~8                                    ; |Spi_slave|SPI_out:C2|cpt~8                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~9                                    ; |Spi_slave|SPI_out:C2|cpt~9                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~10                                   ; |Spi_slave|SPI_out:C2|cpt~10                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~11                                   ; |Spi_slave|SPI_out:C2|cpt~11                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~12                                   ; |Spi_slave|SPI_out:C2|cpt~12                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~13                                   ; |Spi_slave|SPI_out:C2|cpt~13                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~14                                   ; |Spi_slave|SPI_out:C2|cpt~14                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~15                                   ; |Spi_slave|SPI_out:C2|cpt~15                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~16                                   ; |Spi_slave|SPI_out:C2|cpt~16                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~17                                   ; |Spi_slave|SPI_out:C2|cpt~17                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~18                                   ; |Spi_slave|SPI_out:C2|cpt~18                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~19                                   ; |Spi_slave|SPI_out:C2|cpt~19                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~20                                   ; |Spi_slave|SPI_out:C2|cpt~20                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~21                                   ; |Spi_slave|SPI_out:C2|cpt~21                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~22                                   ; |Spi_slave|SPI_out:C2|cpt~22                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~23                                   ; |Spi_slave|SPI_out:C2|cpt~23                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~24                                   ; |Spi_slave|SPI_out:C2|cpt~24                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~25                                   ; |Spi_slave|SPI_out:C2|cpt~25                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~26                                   ; |Spi_slave|SPI_out:C2|cpt~26                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~27                                   ; |Spi_slave|SPI_out:C2|cpt~27                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~32                                   ; |Spi_slave|SPI_out:C2|cpt~32                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~33                                   ; |Spi_slave|SPI_out:C2|cpt~33                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~34                                   ; |Spi_slave|SPI_out:C2|cpt~34                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~35                                   ; |Spi_slave|SPI_out:C2|cpt~35                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~36                                   ; |Spi_slave|SPI_out:C2|cpt~36                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~37                                   ; |Spi_slave|SPI_out:C2|cpt~37                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~38                                   ; |Spi_slave|SPI_out:C2|cpt~38                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~39                                   ; |Spi_slave|SPI_out:C2|cpt~39                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~40                                   ; |Spi_slave|SPI_out:C2|cpt~40                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~41                                   ; |Spi_slave|SPI_out:C2|cpt~41                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~42                                   ; |Spi_slave|SPI_out:C2|cpt~42                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~43                                   ; |Spi_slave|SPI_out:C2|cpt~43                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~44                                   ; |Spi_slave|SPI_out:C2|cpt~44                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~45                                   ; |Spi_slave|SPI_out:C2|cpt~45                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~46                                   ; |Spi_slave|SPI_out:C2|cpt~46                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~47                                   ; |Spi_slave|SPI_out:C2|cpt~47                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~48                                   ; |Spi_slave|SPI_out:C2|cpt~48                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~49                                   ; |Spi_slave|SPI_out:C2|cpt~49                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~50                                   ; |Spi_slave|SPI_out:C2|cpt~50                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~51                                   ; |Spi_slave|SPI_out:C2|cpt~51                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~52                                   ; |Spi_slave|SPI_out:C2|cpt~52                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~53                                   ; |Spi_slave|SPI_out:C2|cpt~53                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~54                                   ; |Spi_slave|SPI_out:C2|cpt~54                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~55                                   ; |Spi_slave|SPI_out:C2|cpt~55                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~56                                   ; |Spi_slave|SPI_out:C2|cpt~56                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~57                                   ; |Spi_slave|SPI_out:C2|cpt~57                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~58                                   ; |Spi_slave|SPI_out:C2|cpt~58                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~59                                   ; |Spi_slave|SPI_out:C2|cpt~59                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt[4]                                   ; |Spi_slave|SPI_out:C2|cpt[4]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[5]                                   ; |Spi_slave|SPI_out:C2|cpt[5]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[6]                                   ; |Spi_slave|SPI_out:C2|cpt[6]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[7]                                   ; |Spi_slave|SPI_out:C2|cpt[7]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[8]                                   ; |Spi_slave|SPI_out:C2|cpt[8]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[9]                                   ; |Spi_slave|SPI_out:C2|cpt[9]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[10]                                  ; |Spi_slave|SPI_out:C2|cpt[10]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[11]                                  ; |Spi_slave|SPI_out:C2|cpt[11]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[12]                                  ; |Spi_slave|SPI_out:C2|cpt[12]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[13]                                  ; |Spi_slave|SPI_out:C2|cpt[13]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[14]                                  ; |Spi_slave|SPI_out:C2|cpt[14]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[15]                                  ; |Spi_slave|SPI_out:C2|cpt[15]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[16]                                  ; |Spi_slave|SPI_out:C2|cpt[16]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[17]                                  ; |Spi_slave|SPI_out:C2|cpt[17]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[18]                                  ; |Spi_slave|SPI_out:C2|cpt[18]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[19]                                  ; |Spi_slave|SPI_out:C2|cpt[19]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[20]                                  ; |Spi_slave|SPI_out:C2|cpt[20]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[21]                                  ; |Spi_slave|SPI_out:C2|cpt[21]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[22]                                  ; |Spi_slave|SPI_out:C2|cpt[22]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[23]                                  ; |Spi_slave|SPI_out:C2|cpt[23]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[24]                                  ; |Spi_slave|SPI_out:C2|cpt[24]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[25]                                  ; |Spi_slave|SPI_out:C2|cpt[25]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[26]                                  ; |Spi_slave|SPI_out:C2|cpt[26]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[27]                                  ; |Spi_slave|SPI_out:C2|cpt[27]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[28]                                  ; |Spi_slave|SPI_out:C2|cpt[28]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[29]                                  ; |Spi_slave|SPI_out:C2|cpt[29]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[30]                                  ; |Spi_slave|SPI_out:C2|cpt[30]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[31]                                  ; |Spi_slave|SPI_out:C2|cpt[31]                                  ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[31]                                   ; |Spi_slave|SPI_in:C1|cpt[31]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[30]                                   ; |Spi_slave|SPI_in:C1|cpt[30]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[29]                                   ; |Spi_slave|SPI_in:C1|cpt[29]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[28]                                   ; |Spi_slave|SPI_in:C1|cpt[28]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[27]                                   ; |Spi_slave|SPI_in:C1|cpt[27]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[26]                                   ; |Spi_slave|SPI_in:C1|cpt[26]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[25]                                   ; |Spi_slave|SPI_in:C1|cpt[25]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[24]                                   ; |Spi_slave|SPI_in:C1|cpt[24]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[23]                                   ; |Spi_slave|SPI_in:C1|cpt[23]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[22]                                   ; |Spi_slave|SPI_in:C1|cpt[22]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[21]                                   ; |Spi_slave|SPI_in:C1|cpt[21]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[20]                                   ; |Spi_slave|SPI_in:C1|cpt[20]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[19]                                   ; |Spi_slave|SPI_in:C1|cpt[19]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[18]                                   ; |Spi_slave|SPI_in:C1|cpt[18]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[17]                                   ; |Spi_slave|SPI_in:C1|cpt[17]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[16]                                   ; |Spi_slave|SPI_in:C1|cpt[16]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[15]                                   ; |Spi_slave|SPI_in:C1|cpt[15]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[14]                                   ; |Spi_slave|SPI_in:C1|cpt[14]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[13]                                   ; |Spi_slave|SPI_in:C1|cpt[13]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[12]                                   ; |Spi_slave|SPI_in:C1|cpt[12]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[11]                                   ; |Spi_slave|SPI_in:C1|cpt[11]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[10]                                   ; |Spi_slave|SPI_in:C1|cpt[10]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[9]                                    ; |Spi_slave|SPI_in:C1|cpt[9]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[8]                                    ; |Spi_slave|SPI_in:C1|cpt[8]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[7]                                    ; |Spi_slave|SPI_in:C1|cpt[7]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[6]                                    ; |Spi_slave|SPI_in:C1|cpt[6]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[5]                                    ; |Spi_slave|SPI_in:C1|cpt[5]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[4]                                    ; |Spi_slave|SPI_in:C1|cpt[4]                                    ; regout           ;
; |Spi_slave|SPI_out:C2|Add0~5                                   ; |Spi_slave|SPI_out:C2|Add0~5                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~6                                   ; |Spi_slave|SPI_out:C2|Add0~6                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~7                                   ; |Spi_slave|SPI_out:C2|Add0~7                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~8                                   ; |Spi_slave|SPI_out:C2|Add0~8                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~9                                   ; |Spi_slave|SPI_out:C2|Add0~9                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~10                                  ; |Spi_slave|SPI_out:C2|Add0~10                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~11                                  ; |Spi_slave|SPI_out:C2|Add0~11                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~12                                  ; |Spi_slave|SPI_out:C2|Add0~12                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~13                                  ; |Spi_slave|SPI_out:C2|Add0~13                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~14                                  ; |Spi_slave|SPI_out:C2|Add0~14                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~15                                  ; |Spi_slave|SPI_out:C2|Add0~15                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~16                                  ; |Spi_slave|SPI_out:C2|Add0~16                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~17                                  ; |Spi_slave|SPI_out:C2|Add0~17                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~18                                  ; |Spi_slave|SPI_out:C2|Add0~18                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~19                                  ; |Spi_slave|SPI_out:C2|Add0~19                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~20                                  ; |Spi_slave|SPI_out:C2|Add0~20                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~21                                  ; |Spi_slave|SPI_out:C2|Add0~21                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~22                                  ; |Spi_slave|SPI_out:C2|Add0~22                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~23                                  ; |Spi_slave|SPI_out:C2|Add0~23                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~24                                  ; |Spi_slave|SPI_out:C2|Add0~24                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~25                                  ; |Spi_slave|SPI_out:C2|Add0~25                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~26                                  ; |Spi_slave|SPI_out:C2|Add0~26                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~27                                  ; |Spi_slave|SPI_out:C2|Add0~27                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~28                                  ; |Spi_slave|SPI_out:C2|Add0~28                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~29                                  ; |Spi_slave|SPI_out:C2|Add0~29                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~30                                  ; |Spi_slave|SPI_out:C2|Add0~30                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~31                                  ; |Spi_slave|SPI_out:C2|Add0~31                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~32                                  ; |Spi_slave|SPI_out:C2|Add0~32                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~33                                  ; |Spi_slave|SPI_out:C2|Add0~33                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~34                                  ; |Spi_slave|SPI_out:C2|Add0~34                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~35                                  ; |Spi_slave|SPI_out:C2|Add0~35                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~36                                  ; |Spi_slave|SPI_out:C2|Add0~36                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~37                                  ; |Spi_slave|SPI_out:C2|Add0~37                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~38                                  ; |Spi_slave|SPI_out:C2|Add0~38                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~39                                  ; |Spi_slave|SPI_out:C2|Add0~39                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~40                                  ; |Spi_slave|SPI_out:C2|Add0~40                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~41                                  ; |Spi_slave|SPI_out:C2|Add0~41                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~42                                  ; |Spi_slave|SPI_out:C2|Add0~42                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~43                                  ; |Spi_slave|SPI_out:C2|Add0~43                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~44                                  ; |Spi_slave|SPI_out:C2|Add0~44                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~45                                  ; |Spi_slave|SPI_out:C2|Add0~45                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~46                                  ; |Spi_slave|SPI_out:C2|Add0~46                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~47                                  ; |Spi_slave|SPI_out:C2|Add0~47                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~48                                  ; |Spi_slave|SPI_out:C2|Add0~48                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~49                                  ; |Spi_slave|SPI_out:C2|Add0~49                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~50                                  ; |Spi_slave|SPI_out:C2|Add0~50                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~51                                  ; |Spi_slave|SPI_out:C2|Add0~51                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~52                                  ; |Spi_slave|SPI_out:C2|Add0~52                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~53                                  ; |Spi_slave|SPI_out:C2|Add0~53                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~54                                  ; |Spi_slave|SPI_out:C2|Add0~54                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~55                                  ; |Spi_slave|SPI_out:C2|Add0~55                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~56                                  ; |Spi_slave|SPI_out:C2|Add0~56                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~57                                  ; |Spi_slave|SPI_out:C2|Add0~57                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~58                                  ; |Spi_slave|SPI_out:C2|Add0~58                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~59                                  ; |Spi_slave|SPI_out:C2|Add0~59                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~60                                  ; |Spi_slave|SPI_out:C2|Add0~60                                  ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~11                                   ; |Spi_slave|SPI_in:C1|Add0~11                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~14                                   ; |Spi_slave|SPI_in:C1|Add0~14                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~17                                   ; |Spi_slave|SPI_in:C1|Add0~17                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~20                                   ; |Spi_slave|SPI_in:C1|Add0~20                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~23                                   ; |Spi_slave|SPI_in:C1|Add0~23                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~26                                   ; |Spi_slave|SPI_in:C1|Add0~26                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~29                                   ; |Spi_slave|SPI_in:C1|Add0~29                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~32                                   ; |Spi_slave|SPI_in:C1|Add0~32                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~35                                   ; |Spi_slave|SPI_in:C1|Add0~35                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~38                                   ; |Spi_slave|SPI_in:C1|Add0~38                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~41                                   ; |Spi_slave|SPI_in:C1|Add0~41                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~44                                   ; |Spi_slave|SPI_in:C1|Add0~44                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~47                                   ; |Spi_slave|SPI_in:C1|Add0~47                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~50                                   ; |Spi_slave|SPI_in:C1|Add0~50                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~53                                   ; |Spi_slave|SPI_in:C1|Add0~53                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~56                                   ; |Spi_slave|SPI_in:C1|Add0~56                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~59                                   ; |Spi_slave|SPI_in:C1|Add0~59                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~62                                   ; |Spi_slave|SPI_in:C1|Add0~62                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~65                                   ; |Spi_slave|SPI_in:C1|Add0~65                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~68                                   ; |Spi_slave|SPI_in:C1|Add0~68                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~71                                   ; |Spi_slave|SPI_in:C1|Add0~71                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~74                                   ; |Spi_slave|SPI_in:C1|Add0~74                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~77                                   ; |Spi_slave|SPI_in:C1|Add0~77                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~80                                   ; |Spi_slave|SPI_in:C1|Add0~80                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~83                                   ; |Spi_slave|SPI_in:C1|Add0~83                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~86                                   ; |Spi_slave|SPI_in:C1|Add0~86                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~89                                   ; |Spi_slave|SPI_in:C1|Add0~89                                   ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~5  ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~5  ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~14 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~14 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |Spi_slave|Data_in[0]                                          ; |Spi_slave|Data_in[0]                                          ; out              ;
; |Spi_slave|Data_in[2]                                          ; |Spi_slave|Data_in[2]                                          ; out              ;
; |Spi_slave|Data_in[5]                                          ; |Spi_slave|Data_in[5]                                          ; out              ;
; |Spi_slave|Data_in[6]                                          ; |Spi_slave|Data_in[6]                                          ; out              ;
; |Spi_slave|SPI_out:C2|cpt~0                                    ; |Spi_slave|SPI_out:C2|cpt~0                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~1                                    ; |Spi_slave|SPI_out:C2|cpt~1                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~2                                    ; |Spi_slave|SPI_out:C2|cpt~2                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~3                                    ; |Spi_slave|SPI_out:C2|cpt~3                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~4                                    ; |Spi_slave|SPI_out:C2|cpt~4                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~5                                    ; |Spi_slave|SPI_out:C2|cpt~5                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~6                                    ; |Spi_slave|SPI_out:C2|cpt~6                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~7                                    ; |Spi_slave|SPI_out:C2|cpt~7                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~8                                    ; |Spi_slave|SPI_out:C2|cpt~8                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~9                                    ; |Spi_slave|SPI_out:C2|cpt~9                                    ; out              ;
; |Spi_slave|SPI_out:C2|cpt~10                                   ; |Spi_slave|SPI_out:C2|cpt~10                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~11                                   ; |Spi_slave|SPI_out:C2|cpt~11                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~12                                   ; |Spi_slave|SPI_out:C2|cpt~12                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~13                                   ; |Spi_slave|SPI_out:C2|cpt~13                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~14                                   ; |Spi_slave|SPI_out:C2|cpt~14                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~15                                   ; |Spi_slave|SPI_out:C2|cpt~15                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~16                                   ; |Spi_slave|SPI_out:C2|cpt~16                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~17                                   ; |Spi_slave|SPI_out:C2|cpt~17                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~18                                   ; |Spi_slave|SPI_out:C2|cpt~18                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~19                                   ; |Spi_slave|SPI_out:C2|cpt~19                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~20                                   ; |Spi_slave|SPI_out:C2|cpt~20                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~21                                   ; |Spi_slave|SPI_out:C2|cpt~21                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~22                                   ; |Spi_slave|SPI_out:C2|cpt~22                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~23                                   ; |Spi_slave|SPI_out:C2|cpt~23                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~24                                   ; |Spi_slave|SPI_out:C2|cpt~24                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~25                                   ; |Spi_slave|SPI_out:C2|cpt~25                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~26                                   ; |Spi_slave|SPI_out:C2|cpt~26                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~27                                   ; |Spi_slave|SPI_out:C2|cpt~27                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~32                                   ; |Spi_slave|SPI_out:C2|cpt~32                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~33                                   ; |Spi_slave|SPI_out:C2|cpt~33                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~34                                   ; |Spi_slave|SPI_out:C2|cpt~34                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~35                                   ; |Spi_slave|SPI_out:C2|cpt~35                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~36                                   ; |Spi_slave|SPI_out:C2|cpt~36                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~37                                   ; |Spi_slave|SPI_out:C2|cpt~37                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~38                                   ; |Spi_slave|SPI_out:C2|cpt~38                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~39                                   ; |Spi_slave|SPI_out:C2|cpt~39                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~40                                   ; |Spi_slave|SPI_out:C2|cpt~40                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~41                                   ; |Spi_slave|SPI_out:C2|cpt~41                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~42                                   ; |Spi_slave|SPI_out:C2|cpt~42                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~43                                   ; |Spi_slave|SPI_out:C2|cpt~43                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~44                                   ; |Spi_slave|SPI_out:C2|cpt~44                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~45                                   ; |Spi_slave|SPI_out:C2|cpt~45                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~46                                   ; |Spi_slave|SPI_out:C2|cpt~46                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~47                                   ; |Spi_slave|SPI_out:C2|cpt~47                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~48                                   ; |Spi_slave|SPI_out:C2|cpt~48                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~49                                   ; |Spi_slave|SPI_out:C2|cpt~49                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~50                                   ; |Spi_slave|SPI_out:C2|cpt~50                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~51                                   ; |Spi_slave|SPI_out:C2|cpt~51                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~52                                   ; |Spi_slave|SPI_out:C2|cpt~52                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~53                                   ; |Spi_slave|SPI_out:C2|cpt~53                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~54                                   ; |Spi_slave|SPI_out:C2|cpt~54                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~55                                   ; |Spi_slave|SPI_out:C2|cpt~55                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~56                                   ; |Spi_slave|SPI_out:C2|cpt~56                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~57                                   ; |Spi_slave|SPI_out:C2|cpt~57                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~58                                   ; |Spi_slave|SPI_out:C2|cpt~58                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt~59                                   ; |Spi_slave|SPI_out:C2|cpt~59                                   ; out              ;
; |Spi_slave|SPI_out:C2|cpt[4]                                   ; |Spi_slave|SPI_out:C2|cpt[4]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[5]                                   ; |Spi_slave|SPI_out:C2|cpt[5]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[6]                                   ; |Spi_slave|SPI_out:C2|cpt[6]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[7]                                   ; |Spi_slave|SPI_out:C2|cpt[7]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[8]                                   ; |Spi_slave|SPI_out:C2|cpt[8]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[9]                                   ; |Spi_slave|SPI_out:C2|cpt[9]                                   ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[10]                                  ; |Spi_slave|SPI_out:C2|cpt[10]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[11]                                  ; |Spi_slave|SPI_out:C2|cpt[11]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[12]                                  ; |Spi_slave|SPI_out:C2|cpt[12]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[13]                                  ; |Spi_slave|SPI_out:C2|cpt[13]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[14]                                  ; |Spi_slave|SPI_out:C2|cpt[14]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[15]                                  ; |Spi_slave|SPI_out:C2|cpt[15]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[16]                                  ; |Spi_slave|SPI_out:C2|cpt[16]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[17]                                  ; |Spi_slave|SPI_out:C2|cpt[17]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[18]                                  ; |Spi_slave|SPI_out:C2|cpt[18]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[19]                                  ; |Spi_slave|SPI_out:C2|cpt[19]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[20]                                  ; |Spi_slave|SPI_out:C2|cpt[20]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[21]                                  ; |Spi_slave|SPI_out:C2|cpt[21]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[22]                                  ; |Spi_slave|SPI_out:C2|cpt[22]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[23]                                  ; |Spi_slave|SPI_out:C2|cpt[23]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[24]                                  ; |Spi_slave|SPI_out:C2|cpt[24]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[25]                                  ; |Spi_slave|SPI_out:C2|cpt[25]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[26]                                  ; |Spi_slave|SPI_out:C2|cpt[26]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[27]                                  ; |Spi_slave|SPI_out:C2|cpt[27]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[28]                                  ; |Spi_slave|SPI_out:C2|cpt[28]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[29]                                  ; |Spi_slave|SPI_out:C2|cpt[29]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[30]                                  ; |Spi_slave|SPI_out:C2|cpt[30]                                  ; regout           ;
; |Spi_slave|SPI_out:C2|cpt[31]                                  ; |Spi_slave|SPI_out:C2|cpt[31]                                  ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[31]                                   ; |Spi_slave|SPI_in:C1|cpt[31]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[30]                                   ; |Spi_slave|SPI_in:C1|cpt[30]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[29]                                   ; |Spi_slave|SPI_in:C1|cpt[29]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[28]                                   ; |Spi_slave|SPI_in:C1|cpt[28]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[27]                                   ; |Spi_slave|SPI_in:C1|cpt[27]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[26]                                   ; |Spi_slave|SPI_in:C1|cpt[26]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[25]                                   ; |Spi_slave|SPI_in:C1|cpt[25]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[24]                                   ; |Spi_slave|SPI_in:C1|cpt[24]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[23]                                   ; |Spi_slave|SPI_in:C1|cpt[23]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[22]                                   ; |Spi_slave|SPI_in:C1|cpt[22]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[21]                                   ; |Spi_slave|SPI_in:C1|cpt[21]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[20]                                   ; |Spi_slave|SPI_in:C1|cpt[20]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[19]                                   ; |Spi_slave|SPI_in:C1|cpt[19]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[18]                                   ; |Spi_slave|SPI_in:C1|cpt[18]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[17]                                   ; |Spi_slave|SPI_in:C1|cpt[17]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[16]                                   ; |Spi_slave|SPI_in:C1|cpt[16]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[15]                                   ; |Spi_slave|SPI_in:C1|cpt[15]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[14]                                   ; |Spi_slave|SPI_in:C1|cpt[14]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[13]                                   ; |Spi_slave|SPI_in:C1|cpt[13]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[12]                                   ; |Spi_slave|SPI_in:C1|cpt[12]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[11]                                   ; |Spi_slave|SPI_in:C1|cpt[11]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[10]                                   ; |Spi_slave|SPI_in:C1|cpt[10]                                   ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[9]                                    ; |Spi_slave|SPI_in:C1|cpt[9]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[8]                                    ; |Spi_slave|SPI_in:C1|cpt[8]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[7]                                    ; |Spi_slave|SPI_in:C1|cpt[7]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[6]                                    ; |Spi_slave|SPI_in:C1|cpt[6]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[5]                                    ; |Spi_slave|SPI_in:C1|cpt[5]                                    ; regout           ;
; |Spi_slave|SPI_in:C1|cpt[4]                                    ; |Spi_slave|SPI_in:C1|cpt[4]                                    ; regout           ;
; |Spi_slave|SPI_out:C2|Add0~5                                   ; |Spi_slave|SPI_out:C2|Add0~5                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~6                                   ; |Spi_slave|SPI_out:C2|Add0~6                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~7                                   ; |Spi_slave|SPI_out:C2|Add0~7                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~8                                   ; |Spi_slave|SPI_out:C2|Add0~8                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~9                                   ; |Spi_slave|SPI_out:C2|Add0~9                                   ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~10                                  ; |Spi_slave|SPI_out:C2|Add0~10                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~11                                  ; |Spi_slave|SPI_out:C2|Add0~11                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~12                                  ; |Spi_slave|SPI_out:C2|Add0~12                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~13                                  ; |Spi_slave|SPI_out:C2|Add0~13                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~14                                  ; |Spi_slave|SPI_out:C2|Add0~14                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~15                                  ; |Spi_slave|SPI_out:C2|Add0~15                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~16                                  ; |Spi_slave|SPI_out:C2|Add0~16                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~17                                  ; |Spi_slave|SPI_out:C2|Add0~17                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~18                                  ; |Spi_slave|SPI_out:C2|Add0~18                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~19                                  ; |Spi_slave|SPI_out:C2|Add0~19                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~20                                  ; |Spi_slave|SPI_out:C2|Add0~20                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~21                                  ; |Spi_slave|SPI_out:C2|Add0~21                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~22                                  ; |Spi_slave|SPI_out:C2|Add0~22                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~23                                  ; |Spi_slave|SPI_out:C2|Add0~23                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~24                                  ; |Spi_slave|SPI_out:C2|Add0~24                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~25                                  ; |Spi_slave|SPI_out:C2|Add0~25                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~26                                  ; |Spi_slave|SPI_out:C2|Add0~26                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~27                                  ; |Spi_slave|SPI_out:C2|Add0~27                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~28                                  ; |Spi_slave|SPI_out:C2|Add0~28                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~29                                  ; |Spi_slave|SPI_out:C2|Add0~29                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~30                                  ; |Spi_slave|SPI_out:C2|Add0~30                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~31                                  ; |Spi_slave|SPI_out:C2|Add0~31                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~32                                  ; |Spi_slave|SPI_out:C2|Add0~32                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~33                                  ; |Spi_slave|SPI_out:C2|Add0~33                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~34                                  ; |Spi_slave|SPI_out:C2|Add0~34                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~35                                  ; |Spi_slave|SPI_out:C2|Add0~35                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~36                                  ; |Spi_slave|SPI_out:C2|Add0~36                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~37                                  ; |Spi_slave|SPI_out:C2|Add0~37                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~38                                  ; |Spi_slave|SPI_out:C2|Add0~38                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~39                                  ; |Spi_slave|SPI_out:C2|Add0~39                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~40                                  ; |Spi_slave|SPI_out:C2|Add0~40                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~41                                  ; |Spi_slave|SPI_out:C2|Add0~41                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~42                                  ; |Spi_slave|SPI_out:C2|Add0~42                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~43                                  ; |Spi_slave|SPI_out:C2|Add0~43                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~44                                  ; |Spi_slave|SPI_out:C2|Add0~44                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~45                                  ; |Spi_slave|SPI_out:C2|Add0~45                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~46                                  ; |Spi_slave|SPI_out:C2|Add0~46                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~47                                  ; |Spi_slave|SPI_out:C2|Add0~47                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~48                                  ; |Spi_slave|SPI_out:C2|Add0~48                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~49                                  ; |Spi_slave|SPI_out:C2|Add0~49                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~50                                  ; |Spi_slave|SPI_out:C2|Add0~50                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~51                                  ; |Spi_slave|SPI_out:C2|Add0~51                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~52                                  ; |Spi_slave|SPI_out:C2|Add0~52                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~53                                  ; |Spi_slave|SPI_out:C2|Add0~53                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~54                                  ; |Spi_slave|SPI_out:C2|Add0~54                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~55                                  ; |Spi_slave|SPI_out:C2|Add0~55                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~56                                  ; |Spi_slave|SPI_out:C2|Add0~56                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~57                                  ; |Spi_slave|SPI_out:C2|Add0~57                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~58                                  ; |Spi_slave|SPI_out:C2|Add0~58                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~59                                  ; |Spi_slave|SPI_out:C2|Add0~59                                  ; out0             ;
; |Spi_slave|SPI_out:C2|Add0~60                                  ; |Spi_slave|SPI_out:C2|Add0~60                                  ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~11                                   ; |Spi_slave|SPI_in:C1|Add0~11                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~14                                   ; |Spi_slave|SPI_in:C1|Add0~14                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~17                                   ; |Spi_slave|SPI_in:C1|Add0~17                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~20                                   ; |Spi_slave|SPI_in:C1|Add0~20                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~23                                   ; |Spi_slave|SPI_in:C1|Add0~23                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~26                                   ; |Spi_slave|SPI_in:C1|Add0~26                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~29                                   ; |Spi_slave|SPI_in:C1|Add0~29                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~32                                   ; |Spi_slave|SPI_in:C1|Add0~32                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~35                                   ; |Spi_slave|SPI_in:C1|Add0~35                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~38                                   ; |Spi_slave|SPI_in:C1|Add0~38                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~41                                   ; |Spi_slave|SPI_in:C1|Add0~41                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~44                                   ; |Spi_slave|SPI_in:C1|Add0~44                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~47                                   ; |Spi_slave|SPI_in:C1|Add0~47                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~50                                   ; |Spi_slave|SPI_in:C1|Add0~50                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~53                                   ; |Spi_slave|SPI_in:C1|Add0~53                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~56                                   ; |Spi_slave|SPI_in:C1|Add0~56                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~59                                   ; |Spi_slave|SPI_in:C1|Add0~59                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~62                                   ; |Spi_slave|SPI_in:C1|Add0~62                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~65                                   ; |Spi_slave|SPI_in:C1|Add0~65                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~68                                   ; |Spi_slave|SPI_in:C1|Add0~68                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~71                                   ; |Spi_slave|SPI_in:C1|Add0~71                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~74                                   ; |Spi_slave|SPI_in:C1|Add0~74                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~77                                   ; |Spi_slave|SPI_in:C1|Add0~77                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~80                                   ; |Spi_slave|SPI_in:C1|Add0~80                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~83                                   ; |Spi_slave|SPI_in:C1|Add0~83                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~86                                   ; |Spi_slave|SPI_in:C1|Add0~86                                   ; out0             ;
; |Spi_slave|SPI_in:C1|Add0~89                                   ; |Spi_slave|SPI_in:C1|Add0~89                                   ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~5  ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~5  ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~14 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~14 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~27 ; out0             ;
; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; |Spi_slave|SPI_out:C2|lpm_mux:Mux0|mux_cqc:auto_generated|_~36 ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jan 28 17:32:32 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off SPI_slave -c SPI_slave
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Using vector source file "C:/Users/chicken/Desktop/PGE_git_/09_COM_FPGA_uC/FPGA/simulation_SPI.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of simulation_SPI.vwf called SPI_slave.sim_ori.vwf has been created in the db folder
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning: Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning: Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      53.23 %
Info: Number of transitions in simulation is 2926
Info: Vector file simulation_SPI.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 142 megabytes
    Info: Processing ended: Thu Jan 28 17:32:32 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


