Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: circuito.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "circuito.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "circuito"
Output Format                      : NGC
Target Device                      : xc7a200t-3-ffg1156

---- Source Options
Top Module Name                    : circuito
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "S:\uRisc_1\WB.vhd" into library work
Parsing entity <WB>.
Parsing architecture <Behavioral> of entity <wb>.
Parsing VHDL file "S:\uRisc_1\registos.vhd" into library work
Parsing entity <registos>.
Parsing architecture <Behavioral> of entity <registos>.
Parsing VHDL file "S:\uRisc_1\IF.vhd" into library work
Parsing entity <InF>.
Parsing architecture <Behavioral> of entity <inf>.
Parsing VHDL file "S:\uRisc_1\IDeOF.vhd" into library work
Parsing entity <IDeOF>.
Parsing architecture <Behavioral> of entity <ideof>.
Parsing VHDL file "S:\uRisc_1\EXeMEM.vhd" into library work
Parsing entity <EXeMEM>.
Parsing architecture <Behavioral> of entity <exemem>.
Parsing VHDL file "S:\uRisc_1\circuito.vhd" into library work
Parsing entity <circuito>.
Parsing architecture <Behavioral> of entity <circuito>.
ERROR:HDLCompiler:1314 - "S:\uRisc_1\circuito.vhd" Line 121: Formal port/generic <instr> is not declared in <inf>
ERROR:HDLCompiler:432 - "S:\uRisc_1\circuito.vhd" Line 118: Formal <destino_jump> has no actual or default value.
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 20. destino_jump is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 21. destino_cond is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 22. flagtest_muxpc_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 23. jump_muxpc_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 24. reg_pc_in is declared here
ERROR:HDLCompiler:1314 - "S:\uRisc_1\circuito.vhd" Line 130: Formal port/generic <sw_value> is not declared in <ideof>
ERROR:HDLCompiler:432 - "S:\uRisc_1\circuito.vhd" Line 129: Formal <clk> has no actual or default value.
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 35. clk is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 35. rst is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 36. reg_if_out is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 37. inst_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 38. r0 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 39. r1 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 40. r2 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 41. r3 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 42. r4 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 43. r5 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 44. r6 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 45. r7 is declared here
ERROR:HDLCompiler:1314 - "S:\uRisc_1\circuito.vhd" Line 142: Formal port/generic <sw_value> is not declared in <exemem>
ERROR:HDLCompiler:432 - "S:\uRisc_1\circuito.vhd" Line 141: Formal <clk> has no actual or default value.
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 57. clk is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 57. rst is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 58. reg_idof_out is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 59. flags_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 60. trans_op is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 61. trans_fi_cond_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 62. flagtest_active_in is declared here
ERROR:HDLCompiler:1314 - "S:\uRisc_1\circuito.vhd" Line 154: Formal port/generic <sw_value> is not declared in <wb>
ERROR:HDLCompiler:432 - "S:\uRisc_1\circuito.vhd" Line 153: Formal <clk> has no actual or default value.
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 75. clk is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 75. rst is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 76. reg_exmem_out is declared here
ERROR:HDLCompiler:1314 - "S:\uRisc_1\circuito.vhd" Line 166: Formal port/generic <sw_value> is not declared in <registos>
ERROR:HDLCompiler:432 - "S:\uRisc_1\circuito.vhd" Line 165: Formal <clk> has no actual or default value.
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 93. clk is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 94. inst_in is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 95. en_r0 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 96. en_r1 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 97. en_r2 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 98. en_r3 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 99. en_r4 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 100. en_r5 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 101. en_r6 is declared here
INFO:HDLCompiler:1408 - "S:\uRisc_1\circuito.vhd" Line 102. en_r7 is declared here
ERROR:HDLCompiler:854 - "S:\uRisc_1\circuito.vhd" Line 14: Unit <behavioral> ignored due to previous errors.
VHDL file S:\uRisc_1\circuito.vhd ignored due to errors
--> 

Total memory usage is 232592 kilobytes

Number of errors   :   11 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

