Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Apr 11 12:26:46 2018
| Host         : r103pc04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ps2KeyboardReader/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.627        0.000                      0                 3390        0.071        0.000                      0                 3390        3.000        0.000                       0                  1745  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
clockManager/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0       {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                        0.627        0.000                      0                 2977        0.071        0.000                      0                 2977        4.500        0.000                       0                  1538  
clockManager/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0            15.700        0.000                      0                   24        0.198        0.000                      0                   24        9.500        0.000                       0                    16  
  clk_out2_clk_wiz_0            31.041        0.000                      0                  262        0.190        0.000                      0                  262       19.500        0.000                       0                   187  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  CLK100MHZ                 2.639        0.000                      0                   27        0.076        0.000                      0                   27  
CLK100MHZ           clk_out2_clk_wiz_0        4.523        0.000                      0                  127        0.623        0.000                      0                  127  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.951ns  (logic 6.258ns (69.914%)  route 2.693ns (30.086%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.848    13.588    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X77Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12/O
                         net (fo=2, routed)           0.563    14.276    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.890ns  (logic 6.258ns (70.393%)  route 2.632ns (29.607%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[4]
                         net (fo=1, routed)           0.793    13.533    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_101
    SLICE_X77Y51         LUT6 (Prop_lut6_I2_O)        0.124    13.657 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11/O
                         net (fo=2, routed)           0.558    14.215    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_11_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.215    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 6.258ns (69.092%)  route 2.800ns (30.908%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.848    13.588    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X77Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.712 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12/O
                         net (fo=2, routed)           0.670    14.382    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_12_n_0
    SLICE_X77Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.598    15.021    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X77Y50         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X77Y50         FDRE (Setup_fdre_C_D)       -0.081    15.163    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[20]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 6.258ns (71.481%)  route 2.497ns (28.519%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[8])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[8]
                         net (fo=1, routed)           0.649    13.389    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_97
    SLICE_X77Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.513 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7/O
                         net (fo=2, routed)           0.567    14.079    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_7_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.079    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 6.258ns (71.518%)  route 2.492ns (28.482%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[11]
                         net (fo=1, routed)           0.648    13.388    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_94
    SLICE_X77Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.512 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4/O
                         net (fo=2, routed)           0.563    14.075    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_4_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 6.258ns (71.649%)  route 2.476ns (28.351%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[1]
                         net (fo=1, routed)           0.782    13.522    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_104
    SLICE_X77Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.646 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14/O
                         net (fo=2, routed)           0.413    14.059    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_14_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 6.258ns (71.650%)  route 2.476ns (28.350%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[10]
                         net (fo=1, routed)           0.783    13.523    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_95
    SLICE_X77Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.647 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5/O
                         net (fo=2, routed)           0.412    14.059    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_5_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 6.258ns (71.668%)  route 2.474ns (28.332%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[14]
                         net (fo=1, routed)           0.668    13.408    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_91
    SLICE_X80Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.532 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1/O
                         net (fo=2, routed)           0.525    14.057    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_1_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.057    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 6.258ns (71.830%)  route 2.454ns (28.170%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[5]
                         net (fo=1, routed)           0.772    13.512    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_100
    SLICE_X79Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.636 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10/O
                         net (fo=2, routed)           0.401    14.037    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_10_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 6.258ns (72.603%)  route 2.362ns (27.397%))
  Logic Levels:           4  (DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 15.112 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.722     5.325    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    SLICE_X79Y51         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y51         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg[1]/Q
                         net (fo=35, routed)          0.529     6.310    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/equation_reg_n_0_[1]
    SLICE_X79Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.434 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/_i_22/O
                         net (fo=6, routed)           0.750     7.184    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_4
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    11.220 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.222    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    12.740 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[2]
                         net (fo=1, routed)           0.669    13.409    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_103
    SLICE_X77Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.533 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13/O
                         net (fo=2, routed)           0.411    13.944    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_i_13_n_0
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.690    15.112    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock
    DSP48_X2Y21          DSP48E1                                      r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/CLK
                         clock pessimism              0.276    15.388    
                         clock uncertainty           -0.035    15.353    
    DSP48_X2Y21          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    14.903    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -13.944    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.720%)  route 0.271ns (59.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.560     1.479    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X52Y85         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[1]/Q
                         net (fo=2, routed)           0.271     1.891    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/Q[1]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.936 r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.936    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[1]_i_1__2_n_0
    SLICE_X50Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/in_100MHzClock
    SLICE_X50Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     1.865    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.638%)  route 0.221ns (51.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.555     1.474    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X54Y79         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y79         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  reactionTimerProcessor/stateResultProcessor/resultLevelR_reg[1]/Q
                         net (fo=2, routed)           0.221     1.859    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/Q[1]
    SLICE_X49Y79         LUT3 (Prop_lut3_I0_O)        0.045     1.904 r  reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.904    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample[1]_i_1__4_n_0
    SLICE_X49Y79         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.826     1.991    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/in_100MHzClock
    SLICE_X49Y79         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample_reg[1]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.091     1.831    reactionTimerProcessor/stateResultProcessor/resultLevelRPwmModem/lastAudioSample_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.408%)  route 0.253ns (57.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X53Y82         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[6]/Q
                         net (fo=2, routed)           0.253     1.871    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[6]
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.916 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[6]_i_1__3/O
                         net (fo=1, routed)           0.000     1.916    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[6]_i_1__3_n_0
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.092     1.836    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/out_ssdOutput_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdDisplayOutput/displayDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.271ns (56.395%)  route 0.210ns (43.605%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.556     1.475    reactionTimerProcessor/in_100MHzClock
    SLICE_X54Y69         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  reactionTimerProcessor/out_ssdOutput_reg[0]/Q
                         net (fo=1, routed)           0.210     1.849    reactionTimerProcessor/ssdOutput[0]
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  reactionTimerProcessor/displayDigit[0]_i_2/O
                         net (fo=1, routed)           0.000     1.894    reactionTimerProcessor/displayDigit[0]_i_2_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     1.956 r  reactionTimerProcessor/displayDigit_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.956    ssdDisplayOutput/D[0]
    SLICE_X46Y70         FDRE                                         r  ssdDisplayOutput/displayDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.826     1.991    ssdDisplayOutput/in_100MHzClock
    SLICE_X46Y70         FDRE                                         r  ssdDisplayOutput/displayDigit_reg[0]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.134     1.874    ssdDisplayOutput/displayDigit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/startWaitingPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.876%)  route 0.269ns (59.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.552     1.471    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X52Y73         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/startWaitingPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  reactionTimerProcessor/stateResultProcessor/startWaitingPulse_reg/Q
                         net (fo=5, routed)           0.269     1.881    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/startWaitingPulse_reg
    SLICE_X51Y74         LUT3 (Prop_lut3_I0_O)        0.045     1.926 r  reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_i_1__3/O
                         net (fo=1, routed)           0.000     1.926    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_i_1__3_n_0
    SLICE_X51Y74         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.819     1.984    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/in_100MHzClock
    SLICE_X51Y74         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_reg/C
                         clock pessimism             -0.250     1.733    
    SLICE_X51Y74         FDRE (Hold_fdre_C_D)         0.091     1.824    reactionTimerProcessor/stateResultProcessor/idleCounter/signalInDetector/lastState_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.408%)  route 0.274ns (59.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X52Y82         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[0]/Q
                         net (fo=2, routed)           0.274     1.893    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[0]
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.045     1.938 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.938    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[0]_i_1__3_n_0
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.091     1.835    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.183ns (38.376%)  route 0.294ns (61.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.558     1.477    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X53Y82         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  reactionTimerProcessor/stateResultProcessor/resultLevelG_reg[7]/Q
                         net (fo=2, routed)           0.294     1.912    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/Q[7]
    SLICE_X49Y83         LUT3 (Prop_lut3_I0_O)        0.042     1.954 r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[7]_i_2__3/O
                         net (fo=1, routed)           0.000     1.954    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample[7]_i_2__3_n_0
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/in_100MHzClock
    SLICE_X49Y83         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[7]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X49Y83         FDRE (Hold_fdre_C_D)         0.107     1.851    reactionTimerProcessor/stateResultProcessor/resultLevelGPwmModem/lastAudioSample_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.225ns (45.298%)  route 0.272ns (54.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.560     1.479    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X53Y85         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[7]/Q
                         net (fo=2, routed)           0.272     1.879    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/Q[7]
    SLICE_X51Y86         LUT3 (Prop_lut3_I0_O)        0.097     1.976 r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[7]_i_2__2/O
                         net (fo=1, routed)           0.000     1.976    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[7]_i_2__2_n_0
    SLICE_X51Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/in_100MHzClock
    SLICE_X51Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[7]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.107     1.851    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/out_ssdOutput_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdDisplayOutput/displayDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.282ns (53.842%)  route 0.242ns (46.158%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.556     1.475    reactionTimerProcessor/in_100MHzClock
    SLICE_X54Y69         FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  reactionTimerProcessor/out_ssdOutput_reg[1]/Q
                         net (fo=1, routed)           0.242     1.881    reactionTimerProcessor/ssdOutput[1]
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.926 r  reactionTimerProcessor/displayDigit[1]_i_2/O
                         net (fo=1, routed)           0.000     1.926    reactionTimerProcessor/displayDigit[1]_i_2_n_0
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I0_O)      0.073     1.999 r  reactionTimerProcessor/displayDigit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.999    ssdDisplayOutput/D[1]
    SLICE_X46Y70         FDRE                                         r  ssdDisplayOutput/displayDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.826     1.991    ssdDisplayOutput/in_100MHzClock
    SLICE_X46Y70         FDRE                                         r  ssdDisplayOutput/displayDigit_reg[1]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X46Y70         FDRE (Hold_fdre_C_D)         0.134     1.874    ssdDisplayOutput/displayDigit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.186ns (35.632%)  route 0.336ns (64.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.560     1.479    reactionTimerProcessor/stateResultProcessor/in_100MHzClock
    SLICE_X52Y85         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  reactionTimerProcessor/stateResultProcessor/resultLevelB_reg[4]/Q
                         net (fo=2, routed)           0.336     1.956    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/Q[4]
    SLICE_X50Y86         LUT3 (Prop_lut3_I0_O)        0.045     2.001 r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[4]_i_1__2/O
                         net (fo=1, routed)           0.000     2.001    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample[4]_i_1__2_n_0
    SLICE_X50Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.830     1.995    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/in_100MHzClock
    SLICE_X50Y86         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[4]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.131     1.875    reactionTimerProcessor/stateResultProcessor/resultLevelBPwmModem/lastAudioSample_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11    reactionTimerProcessor/statePrepareProcessor/gapGeneratorMt19937/mtVector_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79    clearBestButtonDebouncer/pipeline_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79    clearBestButtonDebouncer/pipeline_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79    clearBestButtonDebouncer/pipeline_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79    clearBestButtonDebouncer/pipeline_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y79    clearBestButtonDebouncer/pipeline_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83    clock1kHz/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83    clock1kHz/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83    clock1kHz/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y83    clock1kHz/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y73    reactionTimerProcessor/stateResultProcessor/startWaitingPulse_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76    clock1kHz/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76    clock1kHz/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76    clock1kHz/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y76    clock1kHz/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77    clock1kHz/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77    clock1kHz/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77    clock1kHz/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y77    clock1kHz/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y50    globalTimer/out_time_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X76Y52    globalTimer/out_time_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clockManager/inst/clk_in1
  To Clock:  clockManager/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockManager/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.700ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.125%)  route 3.133ns (77.875%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 21.613 - 20.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.731     1.733    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     2.251 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.544     2.796    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X88Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.920 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.831     3.751    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           1.107     4.982    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X88Y98         LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.650     5.756    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.610    21.613    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism              0.095    21.708    
                         clock uncertainty           -0.084    21.625    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.169    21.456    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 15.700    

Slack (MET) :             15.700ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.125%)  route 3.133ns (77.875%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 21.613 - 20.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.731     1.733    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     2.251 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.544     2.796    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X88Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.920 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.831     3.751    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           1.107     4.982    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X88Y98         LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.650     5.756    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.610    21.613    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism              0.095    21.708    
                         clock uncertainty           -0.084    21.625    
    SLICE_X88Y97         FDRE (Setup_fdre_C_CE)      -0.169    21.456    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 15.700    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.904%)  route 2.684ns (75.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 21.613 - 20.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.731     1.733    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     2.251 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.544     2.796    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X88Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.920 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.831     3.751    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           1.107     4.982    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X88Y98         LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.202     5.307    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.610    21.613    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[0]/C
                         clock pessimism              0.095    21.708    
                         clock uncertainty           -0.084    21.625    
    SLICE_X88Y98         FDRE (Setup_fdre_C_CE)      -0.169    21.456    ps2KeyboardReader/clkDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.904%)  route 2.684ns (75.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 21.613 - 20.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.731     1.733    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     2.251 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.544     2.796    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X88Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.920 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.831     3.751    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           1.107     4.982    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X88Y98         LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.202     5.307    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.610    21.613    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
                         clock pessimism              0.095    21.708    
                         clock uncertainty           -0.084    21.625    
    SLICE_X88Y98         FDRE (Setup_fdre_C_CE)      -0.169    21.456    ps2KeyboardReader/clkDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             16.149ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/clkDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.904%)  route 2.684ns (75.096%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 21.613 - 20.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.731     1.733    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.518     2.251 r  ps2KeyboardReader/clkDeb/lastSignal_reg/Q
                         net (fo=6, routed)           0.544     2.796    ps2KeyboardReader/clkDeb/lastSignal
    SLICE_X88Y99         LUT3 (Prop_lut3_I1_O)        0.124     2.920 r  ps2KeyboardReader/clkDeb/counter[4]_i_4__0/O
                         net (fo=4, routed)           0.831     3.751    ps2KeyboardReader/clkDeb/counter[4]_i_4__0_n_0
    SLICE_X88Y97         LUT6 (Prop_lut6_I0_O)        0.124     3.875 r  ps2KeyboardReader/clkDeb/counter[4]_i_3/O
                         net (fo=1, routed)           1.107     4.982    ps2KeyboardReader/clkDeb/counter[4]_i_3_n_0
    SLICE_X88Y98         LUT4 (Prop_lut4_I3_O)        0.124     5.106 r  ps2KeyboardReader/clkDeb/counter[4]_i_1__1/O
                         net (fo=5, routed)           0.202     5.307    ps2KeyboardReader/clkDeb/counter[4]_i_1__1_n_0
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.610    21.613    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism              0.095    21.708    
                         clock uncertainty           -0.084    21.625    
    SLICE_X88Y98         FDRE (Setup_fdre_C_CE)      -0.169    21.456    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 16.149    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.828ns (33.025%)  route 1.679ns (66.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713     1.715    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     2.171 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.517     2.688    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT3 (Prop_lut3_I1_O)        0.124     2.812 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.583     3.396    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.520 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.161     3.681    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.124     3.805 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.417     4.222    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595    21.598    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism              0.093    21.691    
                         clock uncertainty           -0.084    21.607    
    SLICE_X87Y112        FDRE (Setup_fdre_C_CE)      -0.205    21.402    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.828ns (33.025%)  route 1.679ns (66.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713     1.715    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     2.171 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.517     2.688    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT3 (Prop_lut3_I1_O)        0.124     2.812 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.583     3.396    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.520 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.161     3.681    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.124     3.805 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.417     4.222    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595    21.598    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism              0.093    21.691    
                         clock uncertainty           -0.084    21.607    
    SLICE_X87Y112        FDRE (Setup_fdre_C_CE)      -0.205    21.402    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.180ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.828ns (33.025%)  route 1.679ns (66.975%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713     1.715    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     2.171 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.517     2.688    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT3 (Prop_lut3_I1_O)        0.124     2.812 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.583     3.396    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.520 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.161     3.681    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.124     3.805 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.417     4.222    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595    21.598    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism              0.093    21.691    
                         clock uncertainty           -0.084    21.607    
    SLICE_X87Y112        FDRE (Setup_fdre_C_CE)      -0.205    21.402    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 17.180    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.828ns (33.537%)  route 1.641ns (66.463%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713     1.715    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     2.171 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.517     2.688    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT3 (Prop_lut3_I1_O)        0.124     2.812 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.583     3.396    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.520 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.161     3.681    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.124     3.805 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.379     4.184    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595    21.598    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
                         clock pessimism              0.093    21.691    
                         clock uncertainty           -0.084    21.607    
    SLICE_X86Y112        FDRE (Setup_fdre_C_CE)      -0.205    21.402    ps2KeyboardReader/dataDeb/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 17.218    

Slack (MET) :             17.218ns  (required time - arrival time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.828ns (33.537%)  route 1.641ns (66.463%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 21.598 - 20.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.713     1.715    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.456     2.171 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.517     2.688    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT3 (Prop_lut3_I1_O)        0.124     2.812 r  ps2KeyboardReader/dataDeb/counter[3]_i_2/O
                         net (fo=3, routed)           0.583     3.396    ps2KeyboardReader/dataDeb/counter[3]_i_2_n_0
    SLICE_X86Y112        LUT6 (Prop_lut6_I0_O)        0.124     3.520 r  ps2KeyboardReader/dataDeb/counter[4]_i_3__0/O
                         net (fo=1, routed)           0.161     3.681    ps2KeyboardReader/dataDeb/counter[4]_i_3__0_n_0
    SLICE_X86Y112        LUT4 (Prop_lut4_I3_O)        0.124     3.805 r  ps2KeyboardReader/dataDeb/counter[4]_i_1__2/O
                         net (fo=5, routed)           0.379     4.184    ps2KeyboardReader/dataDeb/counter[4]_i_1__2_n_0
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    21.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          1.595    21.598    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism              0.093    21.691    
                         clock uncertainty           -0.084    21.607    
    SLICE_X86Y112        FDRE (Setup_fdre_C_CE)      -0.205    21.402    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         21.402    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 17.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.606     0.608    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.148     0.756 r  ps2KeyboardReader/clkDeb/counter_reg[1]/Q
                         net (fo=6, routed)           0.073     0.828    ps2KeyboardReader/clkDeb/counter[1]
    SLICE_X88Y98         LUT5 (Prop_lut5_I1_O)        0.098     0.926 r  ps2KeyboardReader/clkDeb/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.926    ps2KeyboardReader/clkDeb/counter[3]_i_1__1_n_0
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.878     0.880    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y98         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[3]/C
                         clock pessimism             -0.272     0.608    
    SLICE_X88Y98         FDRE (Hold_fdre_C_D)         0.121     0.729    ps2KeyboardReader/clkDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600     0.602    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  ps2KeyboardReader/dataDeb/counter_reg[0]/Q
                         net (fo=7, routed)           0.120     0.863    ps2KeyboardReader/dataDeb/counter[0]
    SLICE_X87Y112        LUT5 (Prop_lut5_I2_O)        0.045     0.908 r  ps2KeyboardReader/dataDeb/counter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.908    ps2KeyboardReader/dataDeb/counter[3]_i_1__2_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870     0.872    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
                         clock pessimism             -0.258     0.615    
    SLICE_X87Y112        FDRE (Hold_fdre_C_D)         0.091     0.706    ps2KeyboardReader/dataDeb/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.073%)  route 0.164ns (46.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599     0.601    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.164     0.906    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X85Y112        LUT6 (Prop_lut6_I4_O)        0.045     0.951 r  ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.951    ps2KeyboardReader/dataDeb/out_debouncedSignal_i_1__0_n_0
    SLICE_X85Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869     0.871    ps2KeyboardReader/dataDeb/CLK
    SLICE_X85Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.234     0.638    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.091     0.729    ps2KeyboardReader/dataDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.724%)  route 0.141ns (40.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.606     0.608    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y99         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/Q
                         net (fo=14, routed)          0.141     0.913    ps2KeyboardReader/clkDeb/ps2DebouncedClock
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.045     0.958 r  ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1/O
                         net (fo=1, routed)           0.000     0.958    ps2KeyboardReader/clkDeb/out_debouncedSignal_i_1_n_0
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.878     0.880    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y99         FDRE                                         r  ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
                         clock pessimism             -0.272     0.608    
    SLICE_X88Y99         FDRE (Hold_fdre_C_D)         0.121     0.729    ps2KeyboardReader/clkDeb/out_debouncedSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.625%)  route 0.160ns (43.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.606     0.608    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  ps2KeyboardReader/clkDeb/counter_reg[2]/Q
                         net (fo=5, routed)           0.160     0.932    ps2KeyboardReader/clkDeb/counter[2]
    SLICE_X88Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  ps2KeyboardReader/clkDeb/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.977    ps2KeyboardReader/clkDeb/counter[2]_i_1__1_n_0
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.878     0.880    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
                         clock pessimism             -0.272     0.608    
    SLICE_X88Y97         FDRE (Hold_fdre_C_D)         0.121     0.729    ps2KeyboardReader/clkDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.600     0.602    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y112        FDRE (Prop_fdre_C_Q)         0.141     0.743 r  ps2KeyboardReader/dataDeb/counter_reg[3]/Q
                         net (fo=5, routed)           0.154     0.897    ps2KeyboardReader/dataDeb/counter[3]
    SLICE_X87Y112        LUT6 (Prop_lut6_I1_O)        0.045     0.942 r  ps2KeyboardReader/dataDeb/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.942    ps2KeyboardReader/dataDeb/counter[2]_i_1__2_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870     0.872    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[2]/C
                         clock pessimism             -0.271     0.602    
    SLICE_X87Y112        FDRE (Hold_fdre_C_D)         0.092     0.694    ps2KeyboardReader/dataDeb/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/clkDeb/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/clkDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.320%)  route 0.162ns (43.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.606     0.608    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y97         FDRE (Prop_fdre_C_Q)         0.164     0.772 r  ps2KeyboardReader/clkDeb/counter_reg[2]/Q
                         net (fo=5, routed)           0.162     0.934    ps2KeyboardReader/clkDeb/counter[2]
    SLICE_X88Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.979 r  ps2KeyboardReader/clkDeb/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.979    ps2KeyboardReader/clkDeb/counter[4]_i_2__0_n_0
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.878     0.880    ps2KeyboardReader/clkDeb/CLK
    SLICE_X88Y97         FDRE                                         r  ps2KeyboardReader/clkDeb/counter_reg[4]/C
                         clock pessimism             -0.272     0.608    
    SLICE_X88Y97         FDRE (Hold_fdre_C_D)         0.120     0.728    ps2KeyboardReader/clkDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (51.022%)  route 0.179ns (48.978%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599     0.601    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.179     0.920    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y112        LUT6 (Prop_lut6_I4_O)        0.045     0.965 r  ps2KeyboardReader/dataDeb/counter[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.965    ps2KeyboardReader/dataDeb/counter[4]_i_2__1_n_0
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870     0.872    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[4]/C
                         clock pessimism             -0.256     0.617    
    SLICE_X87Y112        FDRE (Hold_fdre_C_D)         0.092     0.709    ps2KeyboardReader/dataDeb/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.189ns (49.566%)  route 0.192ns (50.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599     0.601    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.192     0.934    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X86Y112        LUT5 (Prop_lut5_I1_O)        0.048     0.982 r  ps2KeyboardReader/dataDeb/counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.982    ps2KeyboardReader/dataDeb/counter[1]_i_1__2_n_0
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870     0.872    ps2KeyboardReader/dataDeb/CLK
    SLICE_X86Y112        FDRE                                         r  ps2KeyboardReader/dataDeb/counter_reg[1]/C
                         clock pessimism             -0.256     0.617    
    SLICE_X86Y112        FDRE (Hold_fdre_C_D)         0.107     0.724    ps2KeyboardReader/dataDeb/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ps2KeyboardReader/dataDeb/lastSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2KeyboardReader/dataDeb/lastSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.599     0.601    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  ps2KeyboardReader/dataDeb/lastSignal_reg/Q
                         net (fo=7, routed)           0.180     0.922    ps2KeyboardReader/dataDeb/lastSignal_reg_n_0
    SLICE_X87Y113        LUT4 (Prop_lut4_I3_O)        0.042     0.964 r  ps2KeyboardReader/dataDeb/lastSignal_i_1__0/O
                         net (fo=1, routed)           0.000     0.964    ps2KeyboardReader/dataDeb/lastSignal_i_1__0_n_0
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869     0.871    ps2KeyboardReader/dataDeb/CLK
    SLICE_X87Y113        FDRE                                         r  ps2KeyboardReader/dataDeb/lastSignal_reg/C
                         clock pessimism             -0.271     0.601    
    SLICE_X87Y113        FDRE (Hold_fdre_C_D)         0.105     0.706    ps2KeyboardReader/dataDeb/lastSignal_reg
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y99     ps2KeyboardReader/clkDeb/lastSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X88Y99     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X86Y112    ps2KeyboardReader/dataDeb/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y99     ps2KeyboardReader/clkDeb/lastSignal_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y99     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y98     ps2KeyboardReader/clkDeb/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y97     ps2KeyboardReader/clkDeb/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y99     ps2KeyboardReader/clkDeb/lastSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X88Y99     ps2KeyboardReader/clkDeb/out_debouncedSignal_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y112    ps2KeyboardReader/dataDeb/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X86Y112    ps2KeyboardReader/dataDeb/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X87Y112    ps2KeyboardReader/dataDeb/counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.444ns (16.946%)  route 7.077ns (83.054%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.411    10.239    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[32]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[32]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.444ns (16.946%)  route 7.077ns (83.054%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.411    10.239    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[33]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[33]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.444ns (16.946%)  route 7.077ns (83.054%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.411    10.239    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[45]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.444ns (16.946%)  route 7.077ns (83.054%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.411    10.239    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[47]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[47]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.041ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.444ns (16.946%)  route 7.077ns (83.054%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.411    10.239    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[84]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[84]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                 31.041    

Slack (MET) :             31.184ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.444ns (17.235%)  route 6.934ns (82.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.268    10.096    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[18]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y102        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[18]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                 31.184    

Slack (MET) :             31.184ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.444ns (17.235%)  route 6.934ns (82.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.268    10.096    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[20]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y102        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[20]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                 31.184    

Slack (MET) :             31.184ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.378ns  (logic 1.444ns (17.235%)  route 6.934ns (82.765%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         3.268    10.096    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[28]/C
                         clock pessimism              0.077    41.580    
                         clock uncertainty           -0.095    41.485    
    SLICE_X65Y102        FDRE (Setup_fdre_C_CE)      -0.205    41.280    vgaPortDriver/currentCharPixel_reg[28]
  -------------------------------------------------------------------
                         required time                         41.280    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                 31.184    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.444ns (17.839%)  route 6.651ns (82.161%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.984     9.813    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X66Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X66Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[19]/C
                         clock pessimism              0.077    41.579    
                         clock uncertainty           -0.095    41.484    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169    41.315    vgaPortDriver/currentCharPixel_reg[19]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 31.503    

Slack (MET) :             31.503ns  (required time - arrival time)
  Source:                 vgaPortDriver/x_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.095ns  (logic 1.444ns (17.839%)  route 6.651ns (82.161%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.716     1.718    vgaPortDriver/clk_out2
    SLICE_X82Y103        FDRE                                         r  vgaPortDriver/x_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y103        FDRE (Prop_fdre_C_Q)         0.419     2.137 r  vgaPortDriver/x_counter_reg[3]/Q
                         net (fo=7, routed)           1.141     3.278    vgaPortDriver/x_counter_reg_n_0_[3]
    SLICE_X80Y103        LUT4 (Prop_lut4_I3_O)        0.325     3.603 f  vgaPortDriver/x_counter[0]_i_3/O
                         net (fo=4, routed)           0.795     4.398    vgaPortDriver/x_counter[0]_i_3_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I0_O)        0.328     4.726 f  vgaPortDriver/x_charPixelPos[6]_i_7/O
                         net (fo=1, routed)           0.282     5.008    vgaPortDriver/x_charPixelPos[6]_i_7_n_0
    SLICE_X80Y102        LUT6 (Prop_lut6_I4_O)        0.124     5.132 r  vgaPortDriver/x_charPixelPos[6]_i_4/O
                         net (fo=2, routed)           0.622     5.754    vgaPortDriver/x_charPixelPos[6]_i_4_n_0
    SLICE_X78Y101        LUT3 (Prop_lut3_I1_O)        0.124     5.878 r  vgaPortDriver/x_charPixelPos[6]_i_2/O
                         net (fo=11, routed)          0.826     6.704    vgaPortDriver/x_charPixelPos[6]_i_2_n_0
    SLICE_X78Y100        LUT6 (Prop_lut6_I1_O)        0.124     6.828 r  vgaPortDriver/currentCharPixel[0]_i_1/O
                         net (fo=127, routed)         2.984     9.813    vgaPortDriver/currentCharPixel[0]_i_1_n_0
    SLICE_X66Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X66Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[31]/C
                         clock pessimism              0.077    41.579    
                         clock uncertainty           -0.095    41.484    
    SLICE_X66Y103        FDRE (Setup_fdre_C_CE)      -0.169    41.315    vgaPortDriver/currentCharPixel_reg[31]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                 31.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.598     0.600    vgaPortDriver/clk_out2
    SLICE_X81Y104        FDRE                                         r  vgaPortDriver/x_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  vgaPortDriver/x_counter_reg[7]/Q
                         net (fo=9, routed)           0.138     0.878    vgaPortDriver/x_counter_reg_n_0_[7]
    SLICE_X80Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.923 r  vgaPortDriver/x_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.923    vgaPortDriver/x_counter[8]
    SLICE_X80Y104        FDRE                                         r  vgaPortDriver/x_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.869     0.871    vgaPortDriver/clk_out2
    SLICE_X80Y104        FDRE                                         r  vgaPortDriver/x_counter_reg[8]/C
                         clock pessimism             -0.259     0.613    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.121     0.734    vgaPortDriver/x_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.348%)  route 0.146ns (43.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.599     0.601    vgaPortDriver/clk_out2
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  vgaPortDriver/y_counter_reg[1]/Q
                         net (fo=9, routed)           0.146     0.888    vgaPortDriver/y_counter[1]
    SLICE_X80Y100        LUT5 (Prop_lut5_I2_O)        0.048     0.936 r  vgaPortDriver/y_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vgaPortDriver/y_counter_0[3]
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.870     0.872    vgaPortDriver/clk_out2
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[3]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.131     0.745    vgaPortDriver/y_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.599     0.601    vgaPortDriver/clk_out2
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y100        FDRE (Prop_fdre_C_Q)         0.141     0.742 r  vgaPortDriver/y_counter_reg[1]/Q
                         net (fo=9, routed)           0.146     0.888    vgaPortDriver/y_counter[1]
    SLICE_X80Y100        LUT4 (Prop_lut4_I1_O)        0.045     0.933 r  vgaPortDriver/y_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.933    vgaPortDriver/y_counter_0[2]
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.870     0.872    vgaPortDriver/clk_out2
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[2]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.121     0.735    vgaPortDriver/y_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/out_charXPos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.567%)  route 0.168ns (47.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.598     0.600    vgaPortDriver/clk_out2
    SLICE_X81Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  vgaPortDriver/out_charXPos_reg[2]_rep/Q
                         net (fo=121, routed)         0.168     0.908    vgaPortDriver/out_charXPos_reg[2]_rep_n_0
    SLICE_X80Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.953 r  vgaPortDriver/out_charXPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.953    vgaPortDriver/p_0_in__0[5]
    SLICE_X80Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.870     0.872    vgaPortDriver/clk_out2
    SLICE_X80Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
                         clock pessimism             -0.259     0.613    
    SLICE_X80Y89         FDRE (Hold_fdre_C_D)         0.121     0.734    vgaPortDriver/out_charXPos_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.212ns (61.693%)  route 0.132ns (38.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.594     0.596    vgaPortDriver/clk_out2
    SLICE_X74Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.164     0.760 r  vgaPortDriver/x_charPixelPos_reg[0]/Q
                         net (fo=38, routed)          0.132     0.891    vgaPortDriver/x_charPixelPos_reg_n_0_[0]
    SLICE_X75Y100        LUT4 (Prop_lut4_I2_O)        0.048     0.939 r  vgaPortDriver/x_charPixelPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.939    vgaPortDriver/x_charPixelPos[2]_i_1_n_0
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.867     0.868    vgaPortDriver/clk_out2
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/C
                         clock pessimism             -0.260     0.609    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.107     0.716    vgaPortDriver/x_charPixelPos_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charBasePos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charBasePos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.881%)  route 0.173ns (48.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.594     0.596    vgaPortDriver/clk_out2
    SLICE_X77Y100        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y100        FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vgaPortDriver/x_charBasePos_reg[8]/Q
                         net (fo=5, routed)           0.173     0.909    vgaPortDriver/x_charBasePos[8]
    SLICE_X76Y100        LUT5 (Prop_lut5_I0_O)        0.045     0.954 r  vgaPortDriver/x_charBasePos[7]_i_1/O
                         net (fo=1, routed)           0.000     0.954    vgaPortDriver/x_charBasePos_1[7]
    SLICE_X76Y100        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.867     0.868    vgaPortDriver/clk_out2
    SLICE_X76Y100        FDRE                                         r  vgaPortDriver/x_charBasePos_reg[7]/C
                         clock pessimism             -0.260     0.609    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.121     0.730    vgaPortDriver/x_charBasePos_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.458%)  route 0.139ns (39.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.599     0.601    vgaPortDriver/clk_out2
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.164     0.765 r  vgaPortDriver/y_counter_reg[0]/Q
                         net (fo=9, routed)           0.139     0.903    vgaPortDriver/y_counter[0]
    SLICE_X81Y100        LUT2 (Prop_lut2_I1_O)        0.048     0.951 r  vgaPortDriver/y_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.951    vgaPortDriver/y_counter_0[1]
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.870     0.872    vgaPortDriver/clk_out2
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[1]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.105     0.719    vgaPortDriver/y_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.622%)  route 0.099ns (30.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.594     0.596    vgaPortDriver/clk_out2
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.128     0.724 r  vgaPortDriver/x_charPixelPos_reg[2]/Q
                         net (fo=20, routed)          0.099     0.823    vgaPortDriver/x_charPixelPos_reg_n_0_[2]
    SLICE_X75Y100        LUT6 (Prop_lut6_I1_O)        0.099     0.922 r  vgaPortDriver/x_charPixelPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.922    vgaPortDriver/x_charPixelPos[3]_i_1_n_0
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.867     0.868    vgaPortDriver/clk_out2
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[3]/C
                         clock pessimism             -0.273     0.596    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.092     0.688    vgaPortDriver/x_charPixelPos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vgaPortDriver/x_charPixelPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/x_charPixelPos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.356%)  route 0.132ns (38.644%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.594     0.596    vgaPortDriver/clk_out2
    SLICE_X74Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.164     0.760 r  vgaPortDriver/x_charPixelPos_reg[0]/Q
                         net (fo=38, routed)          0.132     0.891    vgaPortDriver/x_charPixelPos_reg_n_0_[0]
    SLICE_X75Y100        LUT3 (Prop_lut3_I1_O)        0.045     0.936 r  vgaPortDriver/x_charPixelPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vgaPortDriver/x_charPixelPos[1]_i_1_n_0
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.867     0.868    vgaPortDriver/clk_out2
    SLICE_X75Y100        FDRE                                         r  vgaPortDriver/x_charPixelPos_reg[1]/C
                         clock pessimism             -0.260     0.609    
    SLICE_X75Y100        FDRE (Hold_fdre_C_D)         0.091     0.700    vgaPortDriver/x_charPixelPos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vgaPortDriver/y_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaPortDriver/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.624     0.624    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.599     0.601    vgaPortDriver/clk_out2
    SLICE_X80Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y100        FDRE (Prop_fdre_C_Q)         0.164     0.765 r  vgaPortDriver/y_counter_reg[0]/Q
                         net (fo=9, routed)           0.140     0.904    vgaPortDriver/y_counter[0]
    SLICE_X81Y100        LUT5 (Prop_lut5_I3_O)        0.045     0.949 r  vgaPortDriver/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.949    vgaPortDriver/y_counter_0[4]
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.870     0.872    vgaPortDriver/clk_out2
    SLICE_X81Y100        FDRE                                         r  vgaPortDriver/y_counter_reg[4]/C
                         clock pessimism             -0.259     0.614    
    SLICE_X81Y100        FDRE (Hold_fdre_C_D)         0.092     0.706    vgaPortDriver/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clockManager/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y104    vgaPortDriver/currentCharPixel_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y99     vgaPortDriver/currentCharPixel_reg[50]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y97     vgaPortDriver/currentCharPixel_reg[51]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y98     vgaPortDriver/currentCharPixel_reg[52]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X68Y99     vgaPortDriver/currentCharPixel_reg[53]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X65Y98     vgaPortDriver/currentCharPixel_reg[54]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X72Y99     vgaPortDriver/currentCharPixel_reg[55]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X69Y97     vgaPortDriver/currentCharPixel_reg[56]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y96     vgaPortDriver/currentCharPixel_reg[57]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y95     vgaPortDriver/currentCharPixel_reg[62]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y95     vgaPortDriver/currentCharPixel_reg[66]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    vgaPortDriver/currentCharPixel_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y96     vgaPortDriver/currentCharPixel_reg[70]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X63Y106    vgaPortDriver/currentCharPixel_reg[72]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y103    vgaPortDriver/currentCharPixel_reg[73]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X66Y95     vgaPortDriver/currentCharPixel_reg[74]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y106    vgaPortDriver/currentCharPixel_reg[75]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y96     vgaPortDriver/currentCharPixel_reg[78]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y104    vgaPortDriver/currentCharPixel_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y99     vgaPortDriver/currentCharPixel_reg[50]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y97     vgaPortDriver/currentCharPixel_reg[51]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y98     vgaPortDriver/currentCharPixel_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X68Y99     vgaPortDriver/currentCharPixel_reg[53]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y98     vgaPortDriver/currentCharPixel_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y99     vgaPortDriver/currentCharPixel_reg[55]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y97     vgaPortDriver/currentCharPixel_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y96     vgaPortDriver/currentCharPixel_reg[57]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X69Y99     vgaPortDriver/currentCharPixel_reg[58]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.215ns  (logic 1.850ns (18.111%)  route 8.365ns (81.889%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X78Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.518     2.237 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=137, routed)         3.103     5.340    vgaPortDriver/Q[3]
    SLICE_X76Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.490 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           0.984     6.474    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y86         LUT5 (Prop_lut5_I3_O)        0.328     6.802 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     6.802    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.019 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           1.128     8.147    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I3_O)        0.299     8.446 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.713     9.158    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.282 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.282    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     9.496 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.438    11.934    globalVideoRam/D[2]
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.598    15.021    globalVideoRam/in_100MHzClock
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep/C
                         clock pessimism              0.000    15.021    
                         clock uncertainty           -0.193    14.827    
    SLICE_X75Y97         FDRE (Setup_fdre_C_D)       -0.254    14.573    globalVideoRam/currentAscii_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.653ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.215ns  (logic 1.850ns (18.111%)  route 8.365ns (81.889%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X78Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.518     2.237 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=137, routed)         3.103     5.340    vgaPortDriver/Q[3]
    SLICE_X76Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.490 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           0.984     6.474    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y86         LUT5 (Prop_lut5_I3_O)        0.328     6.802 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     6.802    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.019 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           1.128     8.147    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I3_O)        0.299     8.446 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.713     9.158    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.282 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.282    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     9.496 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.438    11.934    globalVideoRam/D[2]
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.598    15.021    globalVideoRam/in_100MHzClock
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]/C
                         clock pessimism              0.000    15.021    
                         clock uncertainty           -0.193    14.827    
    SLICE_X75Y97         FDRE (Setup_fdre_C_D)       -0.240    14.587    globalVideoRam/currentAscii_reg[2]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.934    
  -------------------------------------------------------------------
                         slack                                  2.653    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.218ns  (logic 1.850ns (18.106%)  route 8.368ns (81.894%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X78Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.518     2.237 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=137, routed)         3.103     5.340    vgaPortDriver/Q[3]
    SLICE_X76Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.490 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           0.984     6.474    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y86         LUT5 (Prop_lut5_I3_O)        0.328     6.802 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     6.802    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.019 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           1.128     8.147    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I3_O)        0.299     8.446 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.713     9.158    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.282 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.282    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     9.496 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.441    11.937    globalVideoRam/D[2]
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.598    15.021    globalVideoRam/in_100MHzClock
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__1/C
                         clock pessimism              0.000    15.021    
                         clock uncertainty           -0.193    14.827    
    SLICE_X75Y97         FDRE (Setup_fdre_C_D)       -0.231    14.596    globalVideoRam/currentAscii_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.991ns  (logic 1.850ns (18.517%)  route 8.141ns (81.483%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.717     1.719    vgaPortDriver/clk_out2
    SLICE_X78Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.518     2.237 f  vgaPortDriver/out_charXPos_reg[6]/Q
                         net (fo=137, routed)         3.103     5.340    vgaPortDriver/Q[3]
    SLICE_X76Y87         LUT2 (Prop_lut2_I1_O)        0.150     5.490 r  vgaPortDriver/currentAscii[5]_i_60/O
                         net (fo=2, routed)           0.984     6.474    vgaPortDriver/currentAscii_reg[2]
    SLICE_X79Y86         LUT5 (Prop_lut5_I3_O)        0.328     6.802 r  vgaPortDriver/currentAscii[2]_i_52/O
                         net (fo=1, routed)           0.000     6.802    vgaPortDriver/currentAscii[2]_i_52_n_0
    SLICE_X79Y86         MUXF7 (Prop_muxf7_I1_O)      0.217     7.019 r  vgaPortDriver/currentAscii_reg[2]_i_24/O
                         net (fo=1, routed)           1.128     8.147    vgaPortDriver/currentAscii_reg[2]_i_24_n_0
    SLICE_X79Y87         LUT6 (Prop_lut6_I3_O)        0.299     8.446 f  vgaPortDriver/currentAscii[2]_i_9/O
                         net (fo=1, routed)           0.713     9.158    vgaPortDriver/currentAscii[2]_i_9_n_0
    SLICE_X78Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.282 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     9.282    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y89         MUXF7 (Prop_muxf7_I1_O)      0.214     9.496 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           2.214    11.710    globalVideoRam/D[2]
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.598    15.021    globalVideoRam/in_100MHzClock
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000    15.021    
                         clock uncertainty           -0.193    14.827    
    SLICE_X75Y97         FDRE (Setup_fdre_C_D)       -0.234    14.593    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.108ns  (logic 1.180ns (11.674%)  route 8.928ns (88.326%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.714     1.716    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.456     2.172 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.740     5.912    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X71Y92         LUT3 (Prop_lut3_I0_O)        0.150     6.062 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.324     8.386    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I0_O)        0.326     8.712 r  vgaPortDriver/currentAscii[4]_i_14/O
                         net (fo=1, routed)           1.291    10.003    vgaPortDriver/currentAscii[4]_i_14_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.127 r  vgaPortDriver/currentAscii[4]_i_4/O
                         net (fo=4, routed)           1.573    11.700    vgaPortDriver/currentAscii[4]_i_4_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I4_O)        0.124    11.824 r  vgaPortDriver/currentAscii[4]_i_1/O
                         net (fo=1, routed)           0.000    11.824    globalVideoRam/D[4]
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.029    14.853    globalVideoRam/currentAscii_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.940ns  (logic 1.180ns (11.871%)  route 8.760ns (88.129%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.714     1.716    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.456     2.172 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.740     5.912    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X71Y92         LUT3 (Prop_lut3_I0_O)        0.150     6.062 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.324     8.386    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I0_O)        0.326     8.712 r  vgaPortDriver/currentAscii[4]_i_14/O
                         net (fo=1, routed)           1.291    10.003    vgaPortDriver/currentAscii[4]_i_14_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.127 r  vgaPortDriver/currentAscii[4]_i_4/O
                         net (fo=4, routed)           1.405    11.532    vgaPortDriver/currentAscii[4]_i_4_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I4_O)        0.124    11.656 r  vgaPortDriver/currentAscii[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    11.656    globalVideoRam/out_charYPos_reg[3]_4
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep__0/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.031    14.855    globalVideoRam/currentAscii_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  3.199    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.853ns  (logic 1.180ns (11.976%)  route 8.673ns (88.024%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.714     1.716    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.456     2.172 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.740     5.912    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X71Y92         LUT3 (Prop_lut3_I0_O)        0.150     6.062 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.324     8.386    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I0_O)        0.326     8.712 r  vgaPortDriver/currentAscii[4]_i_14/O
                         net (fo=1, routed)           1.291    10.003    vgaPortDriver/currentAscii[4]_i_14_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.127 r  vgaPortDriver/currentAscii[4]_i_4/O
                         net (fo=4, routed)           1.318    11.446    vgaPortDriver/currentAscii[4]_i_4_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I4_O)        0.124    11.570 r  vgaPortDriver/currentAscii[4]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.570    globalVideoRam/out_charYPos_reg[3]_3
    SLICE_X73Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X73Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X73Y93         FDRE (Setup_fdre_C_D)        0.029    14.853    globalVideoRam/currentAscii_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -11.570    
  -------------------------------------------------------------------
                         slack                                  3.284    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charYPos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[4]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.824ns  (logic 1.180ns (12.011%)  route 8.644ns (87.989%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        3.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.714     1.716    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.456     2.172 r  vgaPortDriver/out_charYPos_reg[3]/Q
                         net (fo=39, routed)          3.740     5.912    vgaPortDriver/vgaDriverReqPosY[3]
    SLICE_X71Y92         LUT3 (Prop_lut3_I0_O)        0.150     6.062 r  vgaPortDriver/currentAscii[6]_i_30/O
                         net (fo=5, routed)           2.324     8.386    vgaPortDriver/currentAscii[6]_i_30_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I0_O)        0.326     8.712 r  vgaPortDriver/currentAscii[4]_i_14/O
                         net (fo=1, routed)           1.291    10.003    vgaPortDriver/currentAscii[4]_i_14_n_0
    SLICE_X69Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.127 r  vgaPortDriver/currentAscii[4]_i_4/O
                         net (fo=4, routed)           1.289    11.416    vgaPortDriver/currentAscii[4]_i_4_n_0
    SLICE_X73Y94         LUT6 (Prop_lut6_I4_O)        0.124    11.540 r  vgaPortDriver/currentAscii[4]_rep_i_1__1/O
                         net (fo=1, routed)           0.000    11.540    globalVideoRam/out_charYPos_reg[3]_5
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.595    15.018    globalVideoRam/in_100MHzClock
    SLICE_X73Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[4]_rep__1/C
                         clock pessimism              0.000    15.018    
                         clock uncertainty           -0.193    14.824    
    SLICE_X73Y94         FDRE (Setup_fdre_C_D)        0.031    14.855    globalVideoRam/currentAscii_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -11.540    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 1.785ns (18.423%)  route 7.904ns (81.577%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.720     1.722    vgaPortDriver/clk_out2
    SLICE_X80Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.518     2.240 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         2.548     4.788    vgaPortDriver/Q[2]
    SLICE_X74Y90         LUT3 (Prop_lut3_I0_O)        0.148     4.936 r  vgaPortDriver/currentAscii[4]_i_37/O
                         net (fo=10, routed)          1.832     6.768    vgaPortDriver/currentAscii[4]_i_37_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I1_O)        0.328     7.096 r  vgaPortDriver/currentAscii[3]_i_43/O
                         net (fo=1, routed)           0.000     7.096    vgaPortDriver/currentAscii[3]_i_43_n_0
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     7.341 r  vgaPortDriver/currentAscii_reg[3]_i_33/O
                         net (fo=1, routed)           1.251     8.593    vgaPortDriver/currentAscii_reg[3]_i_33_n_0
    SLICE_X70Y89         LUT6 (Prop_lut6_I1_O)        0.298     8.891 r  vgaPortDriver/currentAscii[3]_i_16/O
                         net (fo=1, routed)           1.248    10.139    vgaPortDriver/currentAscii[3]_i_16_n_0
    SLICE_X70Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.263 r  vgaPortDriver/currentAscii[3]_i_5/O
                         net (fo=4, routed)           1.024    11.287    vgaPortDriver/currentAscii[3]_i_5_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.411 r  vgaPortDriver/currentAscii[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    11.411    globalVideoRam/out_charYPos_reg[3]_6
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.512    14.935    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep/C
                         clock pessimism              0.000    14.935    
                         clock uncertainty           -0.193    14.741    
    SLICE_X71Y93         FDRE (Setup_fdre_C_D)        0.031    14.772    globalVideoRam/currentAscii_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.772    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 vgaPortDriver/out_charXPos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.685ns  (logic 1.785ns (18.431%)  route 7.900ns (81.569%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.809     1.809    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.720     1.722    vgaPortDriver/clk_out2
    SLICE_X80Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y89         FDRE (Prop_fdre_C_Q)         0.518     2.240 f  vgaPortDriver/out_charXPos_reg[5]/Q
                         net (fo=141, routed)         2.548     4.788    vgaPortDriver/Q[2]
    SLICE_X74Y90         LUT3 (Prop_lut3_I0_O)        0.148     4.936 r  vgaPortDriver/currentAscii[4]_i_37/O
                         net (fo=10, routed)          1.832     6.768    vgaPortDriver/currentAscii[4]_i_37_n_0
    SLICE_X71Y88         LUT6 (Prop_lut6_I1_O)        0.328     7.096 r  vgaPortDriver/currentAscii[3]_i_43/O
                         net (fo=1, routed)           0.000     7.096    vgaPortDriver/currentAscii[3]_i_43_n_0
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I1_O)      0.245     7.341 r  vgaPortDriver/currentAscii_reg[3]_i_33/O
                         net (fo=1, routed)           1.251     8.593    vgaPortDriver/currentAscii_reg[3]_i_33_n_0
    SLICE_X70Y89         LUT6 (Prop_lut6_I1_O)        0.298     8.891 r  vgaPortDriver/currentAscii[3]_i_16/O
                         net (fo=1, routed)           1.248    10.139    vgaPortDriver/currentAscii[3]_i_16_n_0
    SLICE_X70Y92         LUT4 (Prop_lut4_I3_O)        0.124    10.263 r  vgaPortDriver/currentAscii[3]_i_5/O
                         net (fo=4, routed)           1.020    11.283    vgaPortDriver/currentAscii[3]_i_5_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.407 r  vgaPortDriver/currentAscii[3]_i_1/O
                         net (fo=1, routed)           0.000    11.407    globalVideoRam/D[3]
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.512    14.935    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/C
                         clock pessimism              0.000    14.935    
                         clock uncertainty           -0.193    14.741    
    SLICE_X71Y93         FDRE (Setup_fdre_C_D)        0.029    14.770    globalVideoRam/currentAscii_reg[3]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  3.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.567ns (13.565%)  route 3.613ns (86.435%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.742     4.705    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X71Y92         LUT5 (Prop_lut5_I4_O)        0.100     4.805 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           0.871     5.676    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I0_O)        0.100     5.776 r  vgaPortDriver/currentAscii[3]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     5.776    globalVideoRam/out_charYPos_reg[3]_8
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633     5.236    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__1/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.193     5.429    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.271     5.700    globalVideoRam/currentAscii_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.700    
                         arrival time                           5.776    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.567ns (13.355%)  route 3.679ns (86.645%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.742     4.705    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X71Y92         LUT5 (Prop_lut5_I4_O)        0.100     4.805 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           0.937     5.742    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I0_O)        0.100     5.842 r  vgaPortDriver/currentAscii[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     5.842    globalVideoRam/out_charYPos_reg[3]_6
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633     5.236    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.193     5.429    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.270     5.699    globalVideoRam/currentAscii_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           5.842    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.567ns (13.348%)  route 3.681ns (86.652%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.742     4.705    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X71Y92         LUT5 (Prop_lut5_I4_O)        0.100     4.805 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           0.939     5.744    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I0_O)        0.100     5.844 r  vgaPortDriver/currentAscii[3]_i_1/O
                         net (fo=1, routed)           0.000     5.844    globalVideoRam/D[3]
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633     5.236    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.193     5.429    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.269     5.698    globalVideoRam/currentAscii_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.698    
                         arrival time                           5.844    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 0.883ns (20.213%)  route 3.485ns (79.787%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 r  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=71, routed)          2.769     4.732    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X72Y86         LUT6 (Prop_lut6_I2_O)        0.100     4.832 f  vgaPortDriver/currentAscii[0]_i_6/O
                         net (fo=1, routed)           0.000     4.832    vgaPortDriver/currentAscii[0]_i_6_n_0
    SLICE_X72Y86         MUXF7 (Prop_muxf7_I1_O)      0.175     5.007 f  vgaPortDriver/currentAscii_reg[0]_i_2/O
                         net (fo=4, routed)           0.717     5.724    vgaPortDriver/currentAscii_reg[0]_i_2_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.241     5.965 r  vgaPortDriver/currentAscii[0]_i_1/O
                         net (fo=1, routed)           0.000     5.965    globalVideoRam/D[0]
    SLICE_X72Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715     5.318    globalVideoRam/in_100MHzClock
    SLICE_X72Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[0]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X72Y94         FDRE (Hold_fdre_C_D)         0.269     5.780    globalVideoRam/currentAscii_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           5.965    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.385ns  (logic 0.567ns (12.932%)  route 3.818ns (87.068%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 r  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=71, routed)          2.878     4.841    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X76Y86         LUT6 (Prop_lut6_I4_O)        0.100     4.941 r  vgaPortDriver/currentAscii[7]_i_3/O
                         net (fo=1, routed)           0.940     5.881    vgaPortDriver/currentAscii[7]_i_3_n_0
    SLICE_X73Y90         LUT6 (Prop_lut6_I1_O)        0.100     5.981 r  vgaPortDriver/currentAscii[7]_i_1/O
                         net (fo=1, routed)           0.000     5.981    globalVideoRam/D[7]
    SLICE_X73Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.713     5.316    globalVideoRam/in_100MHzClock
    SLICE_X73Y90         FDRE                                         r  globalVideoRam/currentAscii_reg[7]/C
                         clock pessimism              0.000     5.316    
                         clock uncertainty            0.193     5.509    
    SLICE_X73Y90         FDRE (Hold_fdre_C_D)         0.269     5.778    globalVideoRam/currentAscii_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.778    
                         arrival time                           5.981    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 0.847ns (19.219%)  route 3.560ns (80.781%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.825     4.788    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X73Y88         MUXF7 (Prop_muxf7_S_O)       0.239     5.027 r  vgaPortDriver/currentAscii_reg[6]_i_2/O
                         net (fo=3, routed)           0.735     5.762    vgaPortDriver/currentAscii_reg[6]_i_2_n_0
    SLICE_X73Y93         LUT6 (Prop_lut6_I0_O)        0.241     6.003 r  vgaPortDriver/currentAscii[6]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.003    globalVideoRam/out_charYPos_reg[3]_0
    SLICE_X73Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715     5.318    globalVideoRam/in_100MHzClock
    SLICE_X73Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[6]_rep__0/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X73Y93         FDRE (Hold_fdre_C_D)         0.271     5.782    globalVideoRam/currentAscii_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           6.003    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.567ns (13.077%)  route 3.769ns (86.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.236ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 f  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          2.742     4.705    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X71Y92         LUT5 (Prop_lut5_I4_O)        0.100     4.805 r  vgaPortDriver/currentAscii[3]_i_2/O
                         net (fo=4, routed)           1.027     5.832    vgaPortDriver/currentAscii[3]_i_2_n_0
    SLICE_X71Y93         LUT6 (Prop_lut6_I0_O)        0.100     5.932 r  vgaPortDriver/currentAscii[3]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     5.932    globalVideoRam/out_charYPos_reg[3]_7
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633     5.236    globalVideoRam/in_100MHzClock
    SLICE_X71Y93         FDRE                                         r  globalVideoRam/currentAscii_reg[3]_rep__0/C
                         clock pessimism              0.000     5.236    
                         clock uncertainty            0.193     5.429    
    SLICE_X71Y93         FDRE (Hold_fdre_C_D)         0.270     5.699    globalVideoRam/currentAscii_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.699    
                         arrival time                           5.932    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.218ns  (logic 0.639ns (15.148%)  route 3.579ns (84.852%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.321ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X77Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 r  vgaPortDriver/out_charYPos_reg[2]/Q
                         net (fo=45, routed)          1.638     3.602    vgaPortDriver/vgaDriverReqPosY[2]
    SLICE_X78Y89         LUT6 (Prop_lut6_I4_O)        0.100     3.702 r  vgaPortDriver/currentAscii[2]_i_3/O
                         net (fo=1, routed)           0.000     3.702    vgaPortDriver/currentAscii[2]_i_3_n_0
    SLICE_X78Y89         MUXF7 (Prop_muxf7_I1_O)      0.172     3.874 r  vgaPortDriver/currentAscii_reg[2]_i_1/O
                         net (fo=4, routed)           1.941     5.815    globalVideoRam/D[2]
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.718     5.321    globalVideoRam/in_100MHzClock
    SLICE_X75Y97         FDRE                                         r  globalVideoRam/currentAscii_reg[2]_rep__0/C
                         clock pessimism              0.000     5.321    
                         clock uncertainty            0.193     5.514    
    SLICE_X75Y97         FDRE (Hold_fdre_C_D)         0.056     5.570    globalVideoRam/currentAscii_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.570    
                         arrival time                           5.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charXPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.930ns (21.023%)  route 3.494ns (78.977%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.592     1.595    vgaPortDriver/clk_out2
    SLICE_X74Y89         FDRE                                         r  vgaPortDriver/out_charXPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y89         FDRE (Prop_fdre_C_Q)         0.418     2.013 r  vgaPortDriver/out_charXPos_reg[0]/Q
                         net (fo=196, routed)         2.600     4.613    vgaPortDriver/vgaDriverReqPosX[0]
    SLICE_X72Y88         LUT5 (Prop_lut5_I1_O)        0.100     4.713 r  vgaPortDriver/currentAscii[5]_i_12/O
                         net (fo=1, routed)           0.000     4.713    vgaPortDriver/currentAscii[5]_i_12_n_0
    SLICE_X72Y88         MUXF7 (Prop_muxf7_I0_O)      0.171     4.884 r  vgaPortDriver/currentAscii_reg[5]_i_5/O
                         net (fo=3, routed)           0.894     5.778    vgaPortDriver/currentAscii_reg[5]_i_5_n_0
    SLICE_X70Y91         LUT6 (Prop_lut6_I5_O)        0.241     6.019 r  vgaPortDriver/currentAscii[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     6.019    globalVideoRam/out_charYPos_reg[3]_2
    SLICE_X70Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.632     5.235    globalVideoRam/in_100MHzClock
    SLICE_X70Y91         FDRE                                         r  globalVideoRam/currentAscii_reg[5]_rep__0/C
                         clock pessimism              0.000     5.235    
                         clock uncertainty            0.193     5.428    
    SLICE_X70Y91         FDRE (Hold_fdre_C_D)         0.331     5.759    globalVideoRam/currentAscii_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         -5.759    
                         arrival time                           6.019    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vgaPortDriver/out_charYPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            globalVideoRam/currentAscii_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 0.883ns (19.789%)  route 3.579ns (80.211%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        3.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683     1.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.593     1.596    vgaPortDriver/clk_out2
    SLICE_X75Y92         FDRE                                         r  vgaPortDriver/out_charYPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_fdre_C_Q)         0.367     1.963 r  vgaPortDriver/out_charYPos_reg[0]/Q
                         net (fo=71, routed)          2.769     4.732    vgaPortDriver/vgaDriverReqPosY[0]
    SLICE_X72Y86         LUT6 (Prop_lut6_I2_O)        0.100     4.832 f  vgaPortDriver/currentAscii[0]_i_6/O
                         net (fo=1, routed)           0.000     4.832    vgaPortDriver/currentAscii[0]_i_6_n_0
    SLICE_X72Y86         MUXF7 (Prop_muxf7_I1_O)      0.175     5.007 f  vgaPortDriver/currentAscii_reg[0]_i_2/O
                         net (fo=4, routed)           0.810     5.818    vgaPortDriver/currentAscii_reg[0]_i_2_n_0
    SLICE_X72Y94         LUT6 (Prop_lut6_I0_O)        0.241     6.059 r  vgaPortDriver/currentAscii[0]_rep_i_1__1/O
                         net (fo=1, routed)           0.000     6.059    globalVideoRam/out_charYPos_reg[3]_14
    SLICE_X72Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.715     5.318    globalVideoRam/in_100MHzClock
    SLICE_X72Y94         FDRE                                         r  globalVideoRam/currentAscii_reg[0]_rep__1/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X72Y94         FDRE (Hold_fdre_C_D)         0.271     5.782    globalVideoRam/currentAscii_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           6.059    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.479ns  (logic 0.518ns (35.021%)  route 0.961ns (64.979%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 35.237 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.634    35.237    globalVideoRam/in_100MHzClock
    SLICE_X70Y99         FDRE                                         r  globalVideoRam/out_bitmap_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.518    35.755 r  globalVideoRam/out_bitmap_reg[86]/Q
                         net (fo=1, routed)           0.961    36.716    vgaPortDriver/D[40]
    SLICE_X71Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X71Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[86]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.081    41.239    vgaPortDriver/currentCharPixel_reg[86]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -36.716    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.480ns  (logic 0.518ns (35.009%)  route 0.962ns (64.991%))
  Logic Levels:           0  
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 35.236 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633    35.236    globalVideoRam/in_100MHzClock
    SLICE_X62Y99         FDRE                                         r  globalVideoRam/out_bitmap_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.518    35.754 r  globalVideoRam/out_bitmap_reg[45]/Q
                         net (fo=1, routed)           0.962    36.715    vgaPortDriver/D[81]
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[45]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.193    41.310    
    SLICE_X65Y100        FDRE (Setup_fdre_C_D)       -0.061    41.249    vgaPortDriver/currentCharPixel_reg[45]
  -------------------------------------------------------------------
                         required time                         41.249    
                         arrival time                         -36.715    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.277ns  (logic 0.518ns (40.568%)  route 0.759ns (59.432%))
  Logic Levels:           0  
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.618    35.220    globalVideoRam/in_100MHzClock
    SLICE_X70Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y102        FDRE (Prop_fdre_C_Q)         0.518    35.738 r  globalVideoRam/out_bitmap_reg[1]/Q
                         net (fo=1, routed)           0.759    36.497    vgaPortDriver/D[125]
    SLICE_X71Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.500    41.503    vgaPortDriver/clk_out2
    SLICE_X71Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[1]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.193    41.310    
    SLICE_X71Y102        FDRE (Setup_fdre_C_D)       -0.093    41.217    vgaPortDriver/currentCharPixel_reg[1]
  -------------------------------------------------------------------
                         required time                         41.217    
                         arrival time                         -36.497    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.801%)  route 0.783ns (60.199%))
  Logic Levels:           0  
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.219ns = ( 35.219 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.617    35.219    globalVideoRam/in_100MHzClock
    SLICE_X70Y105        FDRE                                         r  globalVideoRam/out_bitmap_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDRE (Prop_fdre_C_Q)         0.518    35.737 r  globalVideoRam/out_bitmap_reg[11]/Q
                         net (fo=1, routed)           0.783    36.521    vgaPortDriver/D[115]
    SLICE_X71Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X71Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[11]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.193    41.309    
    SLICE_X71Y104        FDRE (Setup_fdre_C_D)       -0.067    41.242    vgaPortDriver/currentCharPixel_reg[11]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -36.521    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.266ns  (logic 0.456ns (36.005%)  route 0.810ns (63.995%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 35.237 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.634    35.237    globalVideoRam/in_100MHzClock
    SLICE_X71Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y98         FDRE (Prop_fdre_C_Q)         0.456    35.693 r  globalVideoRam/out_bitmap_reg[90]/Q
                         net (fo=1, routed)           0.810    36.503    vgaPortDriver/D[36]
    SLICE_X71Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X71Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[90]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X71Y99         FDRE (Setup_fdre_C_D)       -0.061    41.259    vgaPortDriver/currentCharPixel_reg[90]
  -------------------------------------------------------------------
                         required time                         41.259    
                         arrival time                         -36.503    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.268ns  (logic 0.456ns (35.950%)  route 0.812ns (64.050%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.236ns = ( 35.236 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.633    35.236    globalVideoRam/in_100MHzClock
    SLICE_X63Y99         FDRE                                         r  globalVideoRam/out_bitmap_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456    35.692 r  globalVideoRam/out_bitmap_reg[46]/Q
                         net (fo=1, routed)           0.812    36.504    vgaPortDriver/D[80]
    SLICE_X65Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X65Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[46]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)       -0.058    41.262    vgaPortDriver/currentCharPixel_reg[46]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -36.504    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.178ns  (logic 0.456ns (38.697%)  route 0.722ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        -3.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.301ns = ( 35.301 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.699    35.301    globalVideoRam/in_100MHzClock
    SLICE_X73Y105        FDRE                                         r  globalVideoRam/out_bitmap_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.456    35.757 r  globalVideoRam/out_bitmap_reg[8]/Q
                         net (fo=1, routed)           0.722    36.480    vgaPortDriver/D[118]
    SLICE_X71Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.499    41.502    vgaPortDriver/clk_out2
    SLICE_X71Y103        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[8]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.193    41.309    
    SLICE_X71Y103        FDRE (Setup_fdre_C_D)       -0.058    41.251    vgaPortDriver/currentCharPixel_reg[8]
  -------------------------------------------------------------------
                         required time                         41.251    
                         arrival time                         -36.480    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.222ns  (logic 0.456ns (37.317%)  route 0.766ns (62.683%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 35.237 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.634    35.237    globalVideoRam/in_100MHzClock
    SLICE_X68Y97         FDRE                                         r  globalVideoRam/out_bitmap_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y97         FDRE (Prop_fdre_C_Q)         0.456    35.693 r  globalVideoRam/out_bitmap_reg[56]/Q
                         net (fo=1, routed)           0.766    36.459    vgaPortDriver/D[70]
    SLICE_X69Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X69Y97         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[56]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X69Y97         FDRE (Setup_fdre_C_D)       -0.081    41.239    vgaPortDriver/currentCharPixel_reg[56]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                         -36.459    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.912%)  route 0.779ns (63.088%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 41.513 - 40.000 ) 
    Source Clock Delay      (SCD):    5.237ns = ( 35.237 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.634    35.237    globalVideoRam/in_100MHzClock
    SLICE_X69Y98         FDRE                                         r  globalVideoRam/out_bitmap_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y98         FDRE (Prop_fdre_C_Q)         0.456    35.693 r  globalVideoRam/out_bitmap_reg[58]/Q
                         net (fo=1, routed)           0.779    36.472    vgaPortDriver/D[68]
    SLICE_X69Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.510    41.513    vgaPortDriver/clk_out2
    SLICE_X69Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[58]/C
                         clock pessimism              0.000    41.513    
                         clock uncertainty           -0.193    41.320    
    SLICE_X69Y99         FDRE (Setup_fdre_C_D)       -0.058    41.262    vgaPortDriver/currentCharPixel_reg[58]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -36.472    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 globalVideoRam/out_bitmap_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - CLK100MHZ rise@30.000ns)
  Data Path Delay:        1.209ns  (logic 0.518ns (42.833%)  route 0.691ns (57.167%))
  Logic Levels:           0  
  Clock Path Skew:        -3.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    30.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.718    35.321    globalVideoRam/in_100MHzClock
    SLICE_X74Y97         FDRE                                         r  globalVideoRam/out_bitmap_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y97         FDRE (Prop_fdre_C_Q)         0.518    35.839 r  globalVideoRam/out_bitmap_reg[76]/Q
                         net (fo=1, routed)           0.691    36.530    vgaPortDriver/D[50]
    SLICE_X73Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        1.683    41.683    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         1.583    41.586    vgaPortDriver/clk_out2
    SLICE_X73Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[76]/C
                         clock pessimism              0.000    41.586    
                         clock uncertainty           -0.193    41.393    
    SLICE_X73Y101        FDRE (Setup_fdre_C_D)       -0.061    41.332    vgaPortDriver/currentCharPixel_reg[76]
  -------------------------------------------------------------------
                         required time                         41.332    
                         arrival time                         -36.530    
  -------------------------------------------------------------------
                         slack                                  4.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X69Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[87]/Q
                         net (fo=1, routed)           0.102     1.725    vgaPortDriver/D[39]
    SLICE_X71Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X71Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[87]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X71Y102        FDRE (Hold_fdre_C_D)         0.071     1.103    vgaPortDriver/currentCharPixel_reg[87]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.562     1.481    globalVideoRam/in_100MHzClock
    SLICE_X63Y103        FDRE                                         r  globalVideoRam/out_bitmap_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  globalVideoRam/out_bitmap_reg[21]/Q
                         net (fo=1, routed)           0.110     1.732    vgaPortDriver/D[105]
    SLICE_X63Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.835     0.837    vgaPortDriver/clk_out2
    SLICE_X63Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[21]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.193     1.031    
    SLICE_X63Y102        FDRE (Hold_fdre_C_D)         0.070     1.101    vgaPortDriver/currentCharPixel_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.591     1.510    globalVideoRam/in_100MHzClock
    SLICE_X75Y106        FDRE                                         r  globalVideoRam/out_bitmap_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  globalVideoRam/out_bitmap_reg[118]/Q
                         net (fo=1, routed)           0.112     1.763    vgaPortDriver/D[9]
    SLICE_X75Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.866     0.868    vgaPortDriver/clk_out2
    SLICE_X75Y105        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[118]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.193     1.061    
    SLICE_X75Y105        FDRE (Hold_fdre_C_D)         0.071     1.132    vgaPortDriver/currentCharPixel_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.590     1.509    globalVideoRam/in_100MHzClock
    SLICE_X73Y100        FDRE                                         r  globalVideoRam/out_bitmap_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y100        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  globalVideoRam/out_bitmap_reg[9]/Q
                         net (fo=1, routed)           0.112     1.762    vgaPortDriver/D[117]
    SLICE_X73Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.863     0.865    vgaPortDriver/clk_out2
    SLICE_X73Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[9]/C
                         clock pessimism              0.000     0.865    
                         clock uncertainty            0.193     1.059    
    SLICE_X73Y101        FDRE (Hold_fdre_C_D)         0.072     1.131    vgaPortDriver/currentCharPixel_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.131    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X71Y101        FDRE                                         r  globalVideoRam/out_bitmap_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[0]/Q
                         net (fo=1, routed)           0.116     1.740    vgaPortDriver/D[126]
    SLICE_X70Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X70Y101        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[0]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X70Y101        FDRE (Hold_fdre_C_D)         0.075     1.107    vgaPortDriver/currentCharPixel_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.569     1.488    globalVideoRam/in_100MHzClock
    SLICE_X67Y99         FDRE                                         r  globalVideoRam/out_bitmap_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  globalVideoRam/out_bitmap_reg[60]/Q
                         net (fo=1, routed)           0.117     1.746    vgaPortDriver/D[66]
    SLICE_X68Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.839     0.841    vgaPortDriver/clk_out2
    SLICE_X68Y99         FDRE                                         r  vgaPortDriver/currentCharPixel_reg[60]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.193     1.034    
    SLICE_X68Y99         FDRE (Hold_fdre_C_D)         0.076     1.110    vgaPortDriver/currentCharPixel_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X64Y101        FDRE                                         r  globalVideoRam/out_bitmap_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[33]/Q
                         net (fo=1, routed)           0.112     1.735    vgaPortDriver/D[93]
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X65Y100        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[33]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.066     1.098    vgaPortDriver/currentCharPixel_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.563     1.482    globalVideoRam/in_100MHzClock
    SLICE_X67Y102        FDRE                                         r  globalVideoRam/out_bitmap_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  globalVideoRam/out_bitmap_reg[23]/Q
                         net (fo=1, routed)           0.110     1.733    vgaPortDriver/D[103]
    SLICE_X66Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.837     0.839    vgaPortDriver/clk_out2
    SLICE_X66Y102        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[23]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.193     1.032    
    SLICE_X66Y102        FDRE (Hold_fdre_C_D)         0.063     1.095    vgaPortDriver/currentCharPixel_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.561     1.480    globalVideoRam/in_100MHzClock
    SLICE_X64Y107        FDRE                                         r  globalVideoRam/out_bitmap_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  globalVideoRam/out_bitmap_reg[22]/Q
                         net (fo=1, routed)           0.119     1.741    vgaPortDriver/D[104]
    SLICE_X64Y106        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.836     0.837    vgaPortDriver/clk_out2
    SLICE_X64Y106        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[22]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.193     1.031    
    SLICE_X64Y106        FDRE (Hold_fdre_C_D)         0.070     1.101    vgaPortDriver/currentCharPixel_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 globalVideoRam/out_bitmap_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaPortDriver/currentCharPixel_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.591     1.510    globalVideoRam/in_100MHzClock
    SLICE_X76Y104        FDRE                                         r  globalVideoRam/out_bitmap_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     1.674 r  globalVideoRam/out_bitmap_reg[98]/Q
                         net (fo=1, routed)           0.099     1.774    vgaPortDriver/D[28]
    SLICE_X75Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=1540, routed)        0.898     0.898    clockManager/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clockManager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clockManager/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clockManager/inst/clkout2_buf/O
                         net (fo=185, routed)         0.866     0.868    vgaPortDriver/clk_out2
    SLICE_X75Y104        FDRE                                         r  vgaPortDriver/currentCharPixel_reg[98]/C
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.193     1.061    
    SLICE_X75Y104        FDRE (Hold_fdre_C_D)         0.072     1.133    vgaPortDriver/currentCharPixel_reg[98]
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.641    





