
*** Running vivado
    with args -log top_FPAdd_Test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_FPAdd_Test.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_FPAdd_Test.tcl -notrace
Command: synth_design -top top_FPAdd_Test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 96054
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2430.844 ; gain = 370.801 ; free physical = 22418 ; free virtual = 34094
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3459.195; parent = 2430.848; children = 1028.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_FPAdd_Test' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:20]
INFO: [Synth 8-3491] module 'FPAdd16' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:414' bound to instance 'uut' of component 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:40]
INFO: [Synth 8-638] synthesizing module 'FPAdd16' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:421]
INFO: [Synth 8-3491] module 'RightShifterSticky13_by_max_12_Freq250_uid4' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:99' bound to instance 'RightShifterComponent' of component 'RightShifterSticky13_by_max_12_Freq250_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:689]
INFO: [Synth 8-638] synthesizing module 'RightShifterSticky13_by_max_12_Freq250_uid4' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'RightShifterSticky13_by_max_12_Freq250_uid4' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:107]
INFO: [Synth 8-3491] module 'IntAdder_14_Freq250_uid6' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:178' bound to instance 'fracAdder' of component 'IntAdder_14_Freq250_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:701]
INFO: [Synth 8-638] synthesizing module 'IntAdder_14_Freq250_uid6' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_14_Freq250_uid6' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:186]
INFO: [Synth 8-3491] module 'LZC_13_Freq250_uid8' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:238' bound to instance 'IEEEFPAdd_5_10_Freq250_uid2LeadingZeroCounter' of component 'LZC_13_Freq250_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:712]
INFO: [Synth 8-638] synthesizing module 'LZC_13_Freq250_uid8' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:244]
INFO: [Synth 8-256] done synthesizing module 'LZC_13_Freq250_uid8' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:244]
INFO: [Synth 8-3491] module 'LeftShifter14_by_max_13_Freq250_uid10' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:301' bound to instance 'LeftShifterComponent' of component 'LeftShifter14_by_max_13_Freq250_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:720]
INFO: [Synth 8-638] synthesizing module 'LeftShifter14_by_max_13_Freq250_uid10' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'LeftShifter14_by_max_13_Freq250_uid10' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:308]
INFO: [Synth 8-3491] module 'IntAdder_15_Freq250_uid13' declared at '/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:360' bound to instance 'roundingAdder' of component 'IntAdder_15_Freq250_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:739]
INFO: [Synth 8-638] synthesizing module 'IntAdder_15_Freq250_uid13' [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_15_Freq250_uid13' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:368]
INFO: [Synth 8-256] done synthesizing module 'FPAdd16' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:421]
INFO: [Synth 8-256] done synthesizing module 'top_FPAdd_Test' (0#1) [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d2_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'X_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:202]
WARNING: [Synth 8-3936] Found unconnected internal register 'Y_1_d1_reg' and it is trimmed from '15' to '14' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:204]
WARNING: [Synth 8-3936] Found unconnected internal register 'level4_reg' and it is trimmed from '29' to '27' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalizedSignificand_d1_reg' and it is trimmed from '27' to '2' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:635]
WARNING: [Synth 8-7129] Port clk in module LZC_13_Freq250_uid8 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2501.812 ; gain = 441.770 ; free physical = 22331 ; free virtual = 34007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.164; parent = 2501.816; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.656 ; gain = 456.613 ; free physical = 22331 ; free virtual = 34007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.008; parent = 2516.660; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.656 ; gain = 456.613 ; free physical = 22331 ; free virtual = 34007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3545.008; parent = 2516.660; children = 1028.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.656 ; gain = 0.000 ; free physical = 22330 ; free virtual = 34007
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/250MHz/temp_250MHz.xdc]
Finished Parsing XDC File [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/250MHz/temp_250MHz.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/250MHz/temp_250MHz.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_FPAdd_Test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_FPAdd_Test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.406 ; gain = 0.000 ; free physical = 22350 ; free virtual = 34026
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.406 ; gain = 0.000 ; free physical = 22350 ; free virtual = 34026
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22457 ; free virtual = 34146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22456 ; free virtual = 34146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22454 ; free virtual = 34146
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22443 ; free virtual = 34156
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 13    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'uut/LeftShifterComponent/level0_d1_reg' and it is trimmed from '14' to '13' bits. [/home/intern/Bendaou/stage_2025/Code VHDL/project/vhdl_files/flopoco/top_FPAdd_Test_250MHz.vhd:325]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22597 ; free virtual = 34333
Synthesis current peak Physical Memory [PSS] (MB): peak = 1847.594; parent = 1642.990; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22526 ; free virtual = 34262
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.301; parent = 1746.760; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22511 ; free virtual = 34247
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.566; parent = 1747.025; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22509 ; free virtual = 34245
Synthesis current peak Physical Memory [PSS] (MB): peak = 1951.883; parent = 1747.342; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22522 ; free virtual = 34258
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.082; parent = 1747.541; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.082; parent = 1747.541; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.098; parent = 1747.557; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.176; parent = 1747.635; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.176; parent = 1747.635; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.191; parent = 1747.650; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     1|
|5     |LUT4 |     3|
|6     |LUT6 |     1|
|7     |FDCE |     8|
|8     |FDRE |    11|
|9     |IBUF |     3|
|10    |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22525 ; free virtual = 34261
Synthesis current peak Physical Memory [PSS] (MB): peak = 1952.207; parent = 1747.666; children = 204.604
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3678.742; parent = 2650.395; children = 1028.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2682.406 ; gain = 456.613 ; free physical = 22533 ; free virtual = 34268
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2682.406 ; gain = 622.363 ; free physical = 22533 ; free virtual = 34268
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.406 ; gain = 0.000 ; free physical = 22535 ; free virtual = 34271
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.406 ; gain = 0.000 ; free physical = 22593 ; free virtual = 34329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3c3aada5
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 2682.406 ; gain = 971.340 ; free physical = 22753 ; free virtual = 34489
INFO: [Common 17-1381] The checkpoint '/home/intern/Bendaou/stage_2025/Code VHDL/project/impl_results/FPAdd/250MHz/impl_FPAdd_250MHz.runs/synth_1/top_FPAdd_Test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_FPAdd_Test_utilization_synth.rpt -pb top_FPAdd_Test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 18 12:40:41 2025...
