Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Oct 25 11:19:01 2018
| Host         : lledoux-Latitude-7490 running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.875        0.000                      0                 4341        0.058        0.000                      0                 4301        3.750        0.000                       0                  1755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.875        0.000                      0                 1582        0.065        0.000                      0                 1582        3.750        0.000                       0                   571  
clk_fpga_1        939.004        0.000                      0                 2499        0.058        0.000                      0                 2499      498.750        0.000                       0                  1184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0        998.453        0.000                      0                   20                                                                        
clk_fpga_0    clk_fpga_1          8.717        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.694        0.000                      0                  111        0.271        0.000                      0                  111  
**async_default**  clk_fpga_1         clk_fpga_1             983.052        0.000                      0                  109        0.441        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.605ns (42.113%)  route 2.206ns (57.887%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.218     5.605    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT6 (Prop_lut6_I1_O)        0.124     5.729 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5__0/O
                         net (fo=1, routed)           0.492     6.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gpregsm1.curr_fwft_state_reg[1]
    SLICE_X28Y89         LUT4 (Prop_lut4_I3_O)        0.124     6.346 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.496     6.842    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1_reg[2]
    SLICE_X28Y87         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X28Y87         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X28Y87         FDPE (Setup_fdpe_C_D)       -0.058    12.717    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.533ns (41.359%)  route 2.174ns (58.641%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARVALID)
                                                      1.285     4.316 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ARVALID
                         net (fo=2, routed)           1.388     5.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_arvalid
    SLICE_X28Y86         LUT4 (Prop_lut4_I1_O)        0.124     5.828 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_i_3__1/O
                         net (fo=1, routed)           0.158     5.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X28Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.110 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_i_i_1__1/O
                         net (fo=2, routed)           0.627     6.737    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/dest_out_bin_ff_reg[3]
    SLICE_X27Y86         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.516    12.695    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X27Y86         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X27Y86         FDPE (Setup_fdpe_C_D)       -0.067    12.738    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -6.737    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[40]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[41]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[43]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[45]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 1.481ns (42.171%)  route 2.031ns (57.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      1.357     4.388 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RREADY
                         net (fo=8, routed)           1.071     5.459    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_axi_rready
    SLICE_X28Y89         LUT4 (Prop_lut4_I1_O)        0.124     5.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1__0/O
                         net (fo=55, routed)          0.960     6.543    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpregsm1.curr_fwft_state_reg[1][0]
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.479    12.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y94         FDRE (Setup_fdre_C_CE)      -0.169    12.564    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[46]
  -------------------------------------------------------------------
                         required time                         12.564    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.365ns (69.817%)  route 0.158ns (30.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.614     0.950    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.365     1.315 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.158     1.473    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA0
    SLICE_X26Y100        RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X26Y100        RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.408    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.128ns (44.990%)  route 0.157ns (55.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y96         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y96         FDCE (Prop_fdce_C_Q)         0.128     1.037 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=58, routed)          0.157     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD2
    SLICE_X26Y96         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X26Y96         RAMS32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y96         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.201     1.123    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.585%)  route 0.279ns (66.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X29Y93         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=57, routed)          0.279     1.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD0
    SLICE_X26Y94         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X26Y94         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.255    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      939.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             939.004ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        46.006ns  (logic 11.017ns (23.947%)  route 34.989ns (76.053%))
  Logic Levels:           52  (CARRY4=21 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 1002.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.308 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/O[1]
                         net (fo=1, routed)           0.800    47.108    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[18]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.306    47.414 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           1.406    48.820    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[18]
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124    48.944 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000    48.944    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X39Y87         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.475  1002.654    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.263  1002.917    
                         clock uncertainty          -15.000   987.917    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.031   987.948    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                        987.948    
                         arrival time                         -48.944    
  -------------------------------------------------------------------
                         slack                                939.004    

Slack (MET) :             939.132ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.892ns  (logic 11.251ns (24.516%)  route 34.641ns (75.484%))
  Logic Levels:           54  (CARRY4=23 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.219    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.542 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_3/O[1]
                         net (fo=1, routed)           0.848    47.390    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[26]
    SLICE_X33Y82         LUT6 (Prop_lut6_I4_O)        0.306    47.696 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[26]_i_2/O
                         net (fo=1, routed)           1.010    48.706    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[26]
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124    48.830 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    48.830    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X42Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.477  1002.656    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.229  1002.885    
                         clock uncertainty          -15.000   987.885    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.077   987.962    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                        987.962    
                         arrival time                         -48.830    
  -------------------------------------------------------------------
                         slack                                939.132    

Slack (MET) :             939.139ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.837ns  (logic 11.045ns (24.096%)  route 34.792ns (75.904%))
  Logic Levels:           53  (CARRY4=22 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.341 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O[2]
                         net (fo=1, routed)           0.807    47.148    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[23]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.301    47.449 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[23]_i_2/O
                         net (fo=1, routed)           1.202    48.651    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[23]
    SLICE_X40Y90         LUT6 (Prop_lut6_I5_O)        0.124    48.775 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    48.775    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X40Y90         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.477  1002.656    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.229  1002.885    
                         clock uncertainty          -15.000   987.885    
    SLICE_X40Y90         FDRE (Setup_fdre_C_D)        0.029   987.914    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                        987.914    
                         arrival time                         -48.775    
  -------------------------------------------------------------------
                         slack                                939.139    

Slack (MET) :             939.174ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.880ns  (logic 10.783ns (23.503%)  route 35.097ns (76.497%))
  Logic Levels:           50  (CARRY4=19 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 1002.652 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.074 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.999    47.073    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[10]
    SLICE_X34Y78         LUT6 (Prop_lut6_I4_O)        0.306    47.379 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           1.315    48.694    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[10]
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124    48.818 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    48.818    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X38Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.473  1002.652    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.263  1002.915    
                         clock uncertainty          -15.000   987.915    
    SLICE_X38Y84         FDRE (Setup_fdre_C_D)        0.077   987.992    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                        987.992    
                         arrival time                         -48.818    
  -------------------------------------------------------------------
                         slack                                939.174    

Slack (MET) :             939.190ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.819ns  (logic 10.928ns (23.850%)  route 34.891ns (76.149%))
  Logic Levels:           52  (CARRY4=21 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.224 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/O[2]
                         net (fo=1, routed)           0.812    47.036    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[19]
    SLICE_X33Y81         LUT6 (Prop_lut6_I4_O)        0.301    47.337 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[19]_i_2/O
                         net (fo=1, routed)           1.296    48.633    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[19]
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124    48.757 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    48.757    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X39Y88         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.476  1002.655    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.029   987.947    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                        987.947    
                         arrival time                         -48.757    
  -------------------------------------------------------------------
                         slack                                939.190    

Slack (MET) :             939.221ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.841ns  (logic 11.136ns (24.293%)  route 34.705ns (75.707%))
  Logic Levels:           54  (CARRY4=23 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.219    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.438 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_3/O[0]
                         net (fo=1, routed)           0.964    47.402    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[25]
    SLICE_X33Y83         LUT6 (Prop_lut6_I4_O)        0.295    47.697 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.958    48.655    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[25]
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    48.779 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    48.779    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.477  1002.656    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.263  1002.919    
                         clock uncertainty          -15.000   987.919    
    SLICE_X38Y89         FDRE (Setup_fdre_C_D)        0.081   988.000    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                        988.000    
                         arrival time                         -48.779    
  -------------------------------------------------------------------
                         slack                                939.221    

Slack (MET) :             939.223ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.805ns  (logic 11.244ns (24.548%)  route 34.561ns (75.452%))
  Logic Levels:           54  (CARRY4=23 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.219 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.219    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3_n_0
    SLICE_X32Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.534 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_3/O[3]
                         net (fo=1, routed)           0.639    47.173    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[28]
    SLICE_X33Y82         LUT6 (Prop_lut6_I4_O)        0.307    47.480 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[28]_i_2/O
                         net (fo=1, routed)           1.139    48.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[28]
    SLICE_X42Y89         LUT6 (Prop_lut6_I5_O)        0.124    48.743 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    48.743    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X42Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.477  1002.656    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.229  1002.885    
                         clock uncertainty          -15.000   987.885    
    SLICE_X42Y89         FDRE (Setup_fdre_C_D)        0.081   987.966    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                        987.966    
                         arrival time                         -48.743    
  -------------------------------------------------------------------
                         slack                                939.223    

Slack (MET) :             939.262ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.796ns  (logic 11.127ns (24.297%)  route 34.669ns (75.703%))
  Logic Levels:           53  (CARRY4=22 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 1002.656 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    46.417 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O[3]
                         net (fo=1, routed)           0.579    46.996    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[24]
    SLICE_X33Y82         LUT6 (Prop_lut6_I4_O)        0.307    47.303 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           1.307    48.610    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[24]
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    48.734 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    48.734    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X38Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.477  1002.656    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.263  1002.919    
                         clock uncertainty          -15.000   987.919    
    SLICE_X38Y89         FDRE (Setup_fdre_C_D)        0.077   987.996    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                        987.996    
                         arrival time                         -48.734    
  -------------------------------------------------------------------
                         slack                                939.262    

Slack (MET) :             939.336ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.675ns  (logic 11.134ns (24.377%)  route 34.541ns (75.623%))
  Logic Levels:           53  (CARRY4=22 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 1002.655 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.425 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O[1]
                         net (fo=1, routed)           0.598    47.023    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[22]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.306    47.329 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[22]_i_2/O
                         net (fo=1, routed)           1.159    48.489    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[22]
    SLICE_X39Y88         LUT6 (Prop_lut6_I5_O)        0.124    48.613 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    48.613    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X39Y88         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.476  1002.655    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.263  1002.918    
                         clock uncertainty          -15.000   987.918    
    SLICE_X39Y88         FDRE (Setup_fdre_C_D)        0.031   987.949    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -48.613    
  -------------------------------------------------------------------
                         slack                                939.336    

Slack (MET) :             939.384ns  (required time - arrival time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        45.627ns  (logic 11.019ns (24.150%)  route 34.607ns (75.850%))
  Logic Levels:           53  (CARRY4=22 LUT1=2 LUT3=3 LUT4=3 LUT5=6 LUT6=17)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 1002.654 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.644     2.938    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y83         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDRE (Prop_fdre_C_Q)         0.518     3.456 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=23, routed)          1.433     4.889    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/slv_reg1_reg[31][0]
    SLICE_X36Y77         LUT1 (Prop_lut1_I0_O)        0.124     5.013 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38/O
                         net (fo=2, routed)           0.416     5.429    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/a_lt_b_carry_i_38_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.009 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_128_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.123 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203/CO[3]
                         net (fo=1, routed)           0.000     6.123    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_203_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.237 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204/CO[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_204_n_0
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.351 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194/CO[3]
                         net (fo=1, routed)           0.000     6.351    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_194_n_0
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.465 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195/CO[3]
                         net (fo=1, routed)           0.000     6.465    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_195_n_0
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.579 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.579    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_43_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.818 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry__0_i_29/O[2]
                         net (fo=5, routed)           0.813     7.631    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/in_u0[27]
    SLICE_X39Y81         LUT3 (Prop_lut3_I0_O)        0.302     7.933 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118/O
                         net (fo=9, routed)           1.749     9.682    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_118_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I5_O)        0.124     9.806 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_81/O
                         net (fo=3, routed)           0.314    10.119    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/h/out_vh
    SLICE_X41Y79         LUT6 (Prop_lut6_I5_O)        0.124    10.243 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_49/O
                         net (fo=4, routed)           0.846    11.089    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/reg_neg_lzd/l1/out_vh
    SLICE_X39Y79         LUT5 (Prop_lut5_I3_O)        0.124    11.213 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_28/O
                         net (fo=36, routed)          0.857    12.070    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/k1[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I0_O)        0.124    12.194 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_145/O
                         net (fo=62, routed)          2.568    14.762    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/b_extract/regime_width__4[1]
    SLICE_X37Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.886 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_54/O
                         net (fo=3, routed)           0.786    15.672    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__0[6]
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.796 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_19/O
                         net (fo=3, routed)           0.988    16.784    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_7[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.124    16.908 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_4/O
                         net (fo=11, routed)          1.101    18.009    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hi[scale][0]
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.124    18.133 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7/O
                         net (fo=1, routed)           0.000    18.133    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry_i_7_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    18.677 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_diff_carry/O[2]
                         net (fo=60, routed)          2.058    20.736    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/O[2]
    SLICE_X45Y67         LUT6 (Prop_lut6_I2_O)        0.301    21.037 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_387/O
                         net (fo=2, routed)           0.954    21.990    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__1[35]
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124    22.114 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_300/O
                         net (fo=3, routed)           0.801    22.915    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[3]__1[35]
    SLICE_X45Y67         LUT3 (Prop_lut3_I2_O)        0.152    23.067 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_376/O
                         net (fo=1, routed)           0.823    23.891    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4][35]
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.326    24.217 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237/O
                         net (fo=2, routed)           0.746    24.963    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_237_n_0
    SLICE_X43Y69         LUT4 (Prop_lut4_I0_O)        0.124    25.087 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241/O
                         net (fo=1, routed)           0.000    25.087    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_241_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    25.619 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99/CO[3]
                         net (fo=1, routed)           0.000    25.619    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_99_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.733 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98/CO[3]
                         net (fo=1, routed)           0.000    25.733    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_98_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.847 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89/CO[3]
                         net (fo=1, routed)           0.000    25.847    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_89_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.961 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.961    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_34_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.075 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.075    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_32_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.189 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30/CO[3]
                         net (fo=1, routed)           0.009    26.198    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_30_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.437 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_28/O[2]
                         net (fo=17, routed)          1.822    28.259    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_6[2]
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.302    28.561 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_25/O
                         net (fo=2, routed)           0.972    29.533    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/h/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I4_O)        0.124    29.657 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_12/O
                         net (fo=4, routed)           0.836    30.493    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/h/out_vh
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.124    30.617 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_14/O
                         net (fo=3, routed)           0.645    31.262    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_bit_counter/l1/out_vh
    SLICE_X40Y71         LUT5 (Prop_lut5_I3_O)        0.124    31.386 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/scale_sum1_carry_i_22/O
                         net (fo=46, routed)          2.150    33.536    design_1_i/posit_adder_es2_0/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/hidden_pos__0[0]
    SLICE_X38Y70         LUT3 (Prop_lut3_I1_O)        0.124    33.660 f  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213/O
                         net (fo=37, routed)          1.659    35.319    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_213_n_0
    SLICE_X39Y66         LUT4 (Prop_lut4_I3_O)        0.152    35.471 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210/O
                         net (fo=4, routed)           0.842    36.313    design_1_i/posit_adder_es2_0/axi_rdata[0]_i_210_n_0
    SLICE_X38Y68         LUT5 (Prop_lut5_I0_O)        0.360    36.673 r  design_1_i/posit_adder_es2_0/axi_rdata[0]_i_96/O
                         net (fo=10, routed)          1.467    38.140    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/fraction_sum_normalized[16]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.348    38.488 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_377/O
                         net (fo=2, routed)           0.300    38.788    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[0]__3[17]
    SLICE_X37Y65         LUT6 (Prop_lut6_I1_O)        0.124    38.912 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_286/O
                         net (fo=1, routed)           0.727    39.639    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[2]__3[17]
    SLICE_X36Y65         LUT6 (Prop_lut6_I0_O)        0.124    39.763 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_171/O
                         net (fo=1, routed)           0.479    40.242    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/tmp[4]__0[17]
    SLICE_X34Y66         LUT6 (Prop_lut6_I0_O)        0.124    40.366 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83/O
                         net (fo=1, routed)           0.817    41.183    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_83_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I0_O)        0.124    41.307 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29/O
                         net (fo=1, routed)           1.150    42.457    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_29_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.581 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10/O
                         net (fo=1, routed)           0.000    42.581    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata[0]_i_10_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    42.828 f  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/positadd_inst/axi_rdata_reg[0]_i_4/O[0]
                         net (fo=2, routed)           0.998    43.826    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/result_no_sign_rounded[0]
    SLICE_X32Y75         LUT1 (Prop_lut1_I0_O)        0.325    44.151 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.657    44.808    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[4]_i_4_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.826    45.634 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.634    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_3_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.751 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.751    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.868 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.868    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X32Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.985 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.000    45.985    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X32Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.102 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.102    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[20]_i_3_n_0
    SLICE_X32Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    46.321 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O[0]
                         net (fo=1, routed)           0.830    47.152    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/signed_result_no_sign0[21]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.295    47.447 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[21]_i_2/O
                         net (fo=1, routed)           0.994    48.441    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/posit_res[21]
    SLICE_X39Y87         LUT6 (Prop_lut6_I5_O)        0.124    48.565 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    48.565    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X39Y87         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.475  1002.654    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y87         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.263  1002.917    
                         clock uncertainty          -15.000   987.917    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.032   987.949    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                        987.949    
                         arrival time                         -48.565    
  -------------------------------------------------------------------
                         slack                                939.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.553     0.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X35Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.146    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.820     1.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X34Y85         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.905    
    SLICE_X34Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.088    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.554     0.890    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y89         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.112     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.552     0.888    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.819     1.185    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.903    
    SLICE_X38Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.086    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.424%)  route 0.163ns (53.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.554     0.890    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[22]/Q
                         net (fo=1, routed)           0.163     1.193    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X42Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.134     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X34Y92         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.145    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X34Y93         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X34Y93         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.051    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X37Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.134     1.166    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIC0
    SLICE_X34Y92         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X34Y92         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.070    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.117     1.172    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X32Y90         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X32Y90         RAMD32                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.073    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.552     0.888    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg3_reg[12]/Q
                         net (fo=1, routed)           0.054     1.083    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/slv_reg3[12]
    SLICE_X38Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.128 r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.128    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X38Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.818     1.184    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.121     1.022    design_1_i/posit_adder_es2_0/inst/posit_adder_es2_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.087    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X34Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.132 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.132    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1_n_0
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.121     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X29Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[62]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X33Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[64]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[65]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X33Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[66]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[67]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[68]/C
Min Period        n/a     FDRE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[69]/C
Min Period        n/a     FDPE/C      n/a            1.000         1000.000    999.000    SLICE_X31Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X32Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y104   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         500.000     498.750    SLICE_X30Y102   design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         500.000     498.750    SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.453ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.453ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.271ns  (logic 0.478ns (37.620%)  route 0.793ns (62.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.793     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y97         FDRE (Setup_fdre_C_D)       -0.276   999.724    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.724    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                998.453    

Slack (MET) :             998.544ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.188ns  (logic 0.419ns (35.273%)  route 0.769ns (64.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.769     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                998.544    

Slack (MET) :             998.624ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.589%)  route 0.825ns (64.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.825     1.281    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.281    
  -------------------------------------------------------------------
                         slack                                998.624    

Slack (MET) :             998.650ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.621%)  route 0.789ns (63.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.789     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y104        FDRE (Setup_fdre_C_D)       -0.105   999.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.895    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                998.650    

Slack (MET) :             998.724ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.006ns  (logic 0.419ns (41.662%)  route 0.587ns (58.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.587     1.006    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X29Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X29Y84         FDRE (Setup_fdre_C_D)       -0.270   999.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                998.724    

Slack (MET) :             998.812ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.518%)  route 0.502ns (54.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.502     0.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X28Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X28Y105        FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                998.812    

Slack (MET) :             998.849ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.316%)  route 0.467ns (52.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.467     0.886    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X33Y89         FDRE (Setup_fdre_C_D)       -0.265   999.735    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.735    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                998.849    

Slack (MET) :             998.874ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.221%)  route 0.575ns (55.779%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.575     1.031    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X31Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                998.874    

Slack (MET) :             998.887ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.018ns  (logic 0.456ns (44.797%)  route 0.562ns (55.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.562     1.018    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                998.887    

Slack (MET) :             998.923ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.809ns  (logic 0.419ns (51.799%)  route 0.390ns (48.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.390     0.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X31Y90         FDRE (Setup_fdre_C_D)       -0.268   999.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.732    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                998.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.717ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.175ns  (logic 0.456ns (38.812%)  route 0.719ns (61.188%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.719     1.175    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X31Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)       -0.108     9.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.892    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.093ns  (logic 0.456ns (41.735%)  route 0.637ns (58.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.637     1.093    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.093    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.826ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.105%)  route 0.490ns (53.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.490     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X29Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  8.826    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.898ns  (logic 0.419ns (46.655%)  route 0.479ns (53.345%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.479     0.898    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X29Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.420%)  route 0.503ns (54.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.503     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y87         FDRE (Setup_fdre_C_D)       -0.215     9.785    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.331%)  route 0.448ns (51.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.448     0.867    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X31Y104        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)       -0.270     9.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.863    

Slack (MET) :             8.873ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.080ns  (logic 0.456ns (42.239%)  route 0.624ns (57.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104                                     0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.624     1.080    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X30Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X30Y105        FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  8.873    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.965%)  route 0.437ns (51.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.876ns  (logic 0.419ns (47.836%)  route 0.457ns (52.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.457     0.876    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X26Y84         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y84         FDRE (Setup_fdre_C_D)       -0.216     9.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.876    
  -------------------------------------------------------------------
                         slack                                  8.908    

Slack (MET) :             8.916ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.124%)  route 0.533ns (53.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88                                      0.000     0.000 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.533     0.989    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X29Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X29Y87         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                  8.916    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.456ns (27.050%)  route 1.230ns (72.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.230     4.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y87         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X28Y87         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X28Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.657ns  (logic 0.456ns (27.523%)  route 1.201ns (72.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.201     4.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X29Y89         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X29Y89         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X29Y89         FDCE (Recov_fdce_C_CLR)     -0.405    12.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.456ns (27.050%)  route 1.230ns (72.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.230     4.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y87         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X28Y87         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X28Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    12.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.456ns (27.050%)  route 1.230ns (72.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_fdpe_C_Q)         0.456     3.446 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.230     4.676    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y87         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X28Y87         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X28Y87         FDPE (Recov_fdpe_C_PRE)     -0.359    12.416    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         12.416    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                  7.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.120 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.180     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y99         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDCE (Remov_fdce_C_CLR)     -0.146     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.120 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.180     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y99         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDCE (Remov_fdce_C_CLR)     -0.146     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.621%)  route 0.180ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y100        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDPE (Prop_fdpe_C_Q)         0.128     1.120 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.180     1.300    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y99         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X27Y99         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDPE (Remov_fdpe_C_PRE)     -0.149     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.092     0.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.136%)  route 0.171ns (54.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X28Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDPE (Prop_fdpe_C_Q)         0.141     1.053 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.171     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y95         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X27Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X27Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     0.850    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.183%)  route 0.219ns (60.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X27Y101        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.133 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.219     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X28Y101        FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=571, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X28Y101        FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.268     1.029    
    SLICE_X28Y101        FDCE (Remov_fdce_C_CLR)     -0.092     0.937    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      983.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             983.052ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDCE (Recov_fdce_C_CLR)     -0.576   987.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                        987.354    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.052    

Slack (MET) :             983.052ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDCE (Recov_fdce_C_CLR)     -0.576   987.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                        987.354    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.052    

Slack (MET) :             983.052ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDCE (Recov_fdce_C_CLR)     -0.576   987.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                        987.354    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.052    

Slack (MET) :             983.052ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDCE (Recov_fdce_C_CLR)     -0.576   987.354    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                        987.354    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.052    

Slack (MET) :             983.071ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.419ns (30.563%)  route 0.952ns (69.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 1002.694 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.688     2.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X31Y81         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y81         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.515  1002.694    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X30Y81         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.266  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X30Y81         FDPE (Recov_fdpe_C_PRE)     -0.536   987.424    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                        987.424    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                983.071    

Slack (MET) :             983.071ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.419ns (30.563%)  route 0.952ns (69.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 1002.694 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.688     2.982    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X31Y81         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDPE (Prop_fdpe_C_Q)         0.419     3.401 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.952     4.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X30Y81         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.515  1002.694    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X30Y81         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.266  1002.960    
                         clock uncertainty          -15.000   987.960    
    SLICE_X30Y81         FDCE (Recov_fdce_C_CLR)     -0.536   987.424    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                        987.424    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                983.071    

Slack (MET) :             983.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDPE (Recov_fdpe_C_PRE)     -0.530   987.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                        987.400    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.098    

Slack (MET) :             983.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDPE (Recov_fdpe_C_PRE)     -0.530   987.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                        987.400    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.098    

Slack (MET) :             983.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDPE (Recov_fdpe_C_PRE)     -0.530   987.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                        987.400    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.098    

Slack (MET) :             983.098ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.478ns (35.222%)  route 0.879ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 1002.701 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.651     2.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.423 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.879     4.302    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y88         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        1.522  1002.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X31Y88         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.229  1002.930    
                         clock uncertainty          -15.000   987.930    
    SLICE_X31Y88         FDPE (Recov_fdpe_C_PRE)     -0.530   987.400    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                        987.400    
                         arrival time                          -4.302    
  -------------------------------------------------------------------
                         slack                                983.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.148     1.042 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X33Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.145     0.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.148     1.042 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y95         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X33Y95         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y95         FDCE (Remov_fdce_C_CLR)     -0.145     0.782    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.917%)  route 0.181ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y91         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.146     0.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.917%)  route 0.181ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y91         FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X35Y91         FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDCE (Remov_fdce_C_CLR)     -0.146     0.780    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.961%)  route 0.181ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X34Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDPE (Prop_fdpe_C_Q)         0.148     1.042 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X33Y95         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X33Y95         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.264     0.927    
    SLICE_X33Y95         FDPE (Remov_fdpe_C_PRE)     -0.148     0.779    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.917%)  route 0.181ns (55.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X32Y92         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.148     1.041 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.181     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X35Y91         FDPE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X35Y91         FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.264     0.926    
    SLICE_X35Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     0.777    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.376%)  route 0.232ns (58.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X32Y103        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.140 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.232     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y104        FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X32Y104        FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.376%)  route 0.232ns (58.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X32Y103        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.140 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.232     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y104        FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X32Y104        FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.376%)  route 0.232ns (58.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X32Y103        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.140 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.232     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y104        FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X32Y104        FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.376%)  route 0.232ns (58.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.640     0.976    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X32Y103        FDPE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDPE (Prop_fdpe_C_Q)         0.164     1.140 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.232     1.372    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y104        FDCE                                         f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1183, routed)        0.911     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X32Y104        FDCE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X32Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.372    
  -------------------------------------------------------------------
                         slack                                  0.447    





