#--------------------------------------------------------------------------------
# Auto-generated by LiteX (a4ead5ca) on 2023-12-12 13:24:09
#--------------------------------------------------------------------------------
csr_base,adc,0x00000000,,
csr_base,analyzer,0x00000800,,
csr_base,ctrl,0x00001000,,
csr_base,dna,0x00001800,,
csr_base,frontend,0x00002000,,
csr_base,i2c,0x00002800,,
csr_base,icap,0x00003000,,
csr_base,identifier_mem,0x00003800,,
csr_base,leds,0x00004000,,
csr_base,pcie_dma0,0x00004800,,
csr_base,pcie_endpoint,0x00005000,,
csr_base,pcie_msi,0x00005800,,
csr_base,pcie_phy,0x00006000,,
csr_base,probe_compensation,0x00006800,,
csr_base,xadc,0x00007000,,
csr_register,adc_control,0x00000000,1,rw
csr_register,adc_trigger_control,0x00000004,1,rw
csr_register,adc_had1511_control,0x00000008,1,rw
csr_register,adc_had1511_status,0x0000000c,1,ro
csr_register,adc_had1511_downsampling,0x00000010,1,rw
csr_register,adc_had1511_range,0x00000014,1,ro
csr_register,adc_had1511_bitslip_count,0x00000018,1,ro
csr_register,adc_had1511_sample_count,0x0000001c,1,ro
csr_register,analyzer_mux_value,0x00000800,1,rw
csr_register,analyzer_trigger_enable,0x00000804,1,rw
csr_register,analyzer_trigger_done,0x00000808,1,ro
csr_register,analyzer_trigger_mem_write,0x0000080c,1,rw
csr_register,analyzer_trigger_mem_mask,0x00000810,5,rw
csr_register,analyzer_trigger_mem_value,0x00000824,5,rw
csr_register,analyzer_trigger_mem_full,0x00000838,1,ro
csr_register,analyzer_subsampler_value,0x0000083c,1,rw
csr_register,analyzer_storage_enable,0x00000840,1,rw
csr_register,analyzer_storage_done,0x00000844,1,ro
csr_register,analyzer_storage_length,0x00000848,1,rw
csr_register,analyzer_storage_offset,0x0000084c,1,rw
csr_register,analyzer_storage_mem_level,0x00000850,1,ro
csr_register,analyzer_storage_mem_data,0x00000854,1,ro
csr_register,ctrl_reset,0x00001000,1,rw
csr_register,ctrl_scratch,0x00001004,1,rw
csr_register,ctrl_bus_errors,0x00001008,1,ro
csr_register,dna_id,0x00001800,2,ro
csr_register,frontend_control,0x00002000,1,rw
csr_register,frontend_spi_control,0x00002004,1,rw
csr_register,frontend_spi_status,0x00002008,1,ro
csr_register,frontend_spi_mosi,0x0000200c,1,rw
csr_register,frontend_spi_miso,0x00002010,1,ro
csr_register,frontend_spi_cs,0x00002014,1,rw
csr_register,frontend_spi_loopback,0x00002018,1,rw
csr_register,i2c_w,0x00002800,1,rw
csr_register,i2c_r,0x00002804,1,ro
csr_register,icap_addr,0x00003000,1,rw
csr_register,icap_data,0x00003004,1,rw
csr_register,icap_write,0x00003008,1,rw
csr_register,icap_done,0x0000300c,1,ro
csr_register,icap_read,0x00003010,1,rw
csr_register,leds_out,0x00004000,1,rw
csr_register,leds_pwm_enable,0x00004004,1,rw
csr_register,leds_pwm_width,0x00004008,1,rw
csr_register,leds_pwm_period,0x0000400c,1,rw
csr_register,pcie_dma0_writer_enable,0x00004800,1,rw
csr_register,pcie_dma0_writer_table_value,0x00004804,2,rw
csr_register,pcie_dma0_writer_table_we,0x0000480c,1,rw
csr_register,pcie_dma0_writer_table_loop_prog_n,0x00004810,1,rw
csr_register,pcie_dma0_writer_table_loop_status,0x00004814,1,ro
csr_register,pcie_dma0_writer_table_level,0x00004818,1,ro
csr_register,pcie_dma0_writer_table_reset,0x0000481c,1,rw
csr_register,pcie_dma0_reader_enable,0x00004820,1,rw
csr_register,pcie_dma0_reader_table_value,0x00004824,2,rw
csr_register,pcie_dma0_reader_table_we,0x0000482c,1,rw
csr_register,pcie_dma0_reader_table_loop_prog_n,0x00004830,1,rw
csr_register,pcie_dma0_reader_table_loop_status,0x00004834,1,ro
csr_register,pcie_dma0_reader_table_level,0x00004838,1,ro
csr_register,pcie_dma0_reader_table_reset,0x0000483c,1,rw
csr_register,pcie_dma0_loopback_enable,0x00004840,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_control,0x00004844,1,rw
csr_register,pcie_dma0_buffering_reader_fifo_status,0x00004848,1,ro
csr_register,pcie_dma0_buffering_writer_fifo_control,0x0000484c,1,rw
csr_register,pcie_dma0_buffering_writer_fifo_status,0x00004850,1,ro
csr_register,pcie_endpoint_phy_link_status,0x00005000,1,ro
csr_register,pcie_endpoint_phy_msi_enable,0x00005004,1,ro
csr_register,pcie_endpoint_phy_msix_enable,0x00005008,1,ro
csr_register,pcie_endpoint_phy_bus_master_enable,0x0000500c,1,ro
csr_register,pcie_endpoint_phy_max_request_size,0x00005010,1,ro
csr_register,pcie_endpoint_phy_max_payload_size,0x00005014,1,ro
csr_register,pcie_msi_enable,0x00005800,1,rw
csr_register,pcie_msi_clear,0x00005804,1,rw
csr_register,pcie_msi_vector,0x00005808,1,ro
csr_register,pcie_phy_phy_link_status,0x00006000,1,ro
csr_register,pcie_phy_phy_msi_enable,0x00006004,1,ro
csr_register,pcie_phy_phy_msix_enable,0x00006008,1,ro
csr_register,pcie_phy_phy_bus_master_enable,0x0000600c,1,ro
csr_register,pcie_phy_phy_max_request_size,0x00006010,1,ro
csr_register,pcie_phy_phy_max_payload_size,0x00006014,1,ro
csr_register,probe_compensation_enable,0x00006800,1,rw
csr_register,probe_compensation_width,0x00006804,1,rw
csr_register,probe_compensation_period,0x00006808,1,rw
csr_register,xadc_temperature,0x00007000,1,ro
csr_register,xadc_vccint,0x00007004,1,ro
csr_register,xadc_vccaux,0x00007008,1,ro
csr_register,xadc_vccbram,0x0000700c,1,ro
csr_register,xadc_eoc,0x00007010,1,ro
csr_register,xadc_eos,0x00007014,1,ro
constant,config_clock_frequency,125000000,,
constant,config_cpu_type_none,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,unknown,,
constant,dma_channels,1,,
constant,dma_addr_width,32,,
constant,pcie_dma0_reader_interrupt,0,,
constant,pcie_dma0_writer_interrupt,1,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,config_bus_bursting,0,,
constant,config_has_i2c,None,,
memory_region,csr,0x00000000,65536,io
