{
  "module_name": "tegra234-reset.h",
  "hash_id": "ef99ea839237ff9530ff712f64ea5f455d567000cf6c064c3abadb6f85a81b7e",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/tegra234-reset.h",
  "human_readable_source": " \n \n\n#ifndef DT_BINDINGS_RESET_TEGRA234_RESET_H\n#define DT_BINDINGS_RESET_TEGRA234_RESET_H\n\n \n#define TEGRA234_RESET_ACTMON\t\t\t1U\n#define TEGRA234_RESET_ADSP_ALL\t\t\t2U\n#define TEGRA234_RESET_DSI_CORE\t\t\t3U\n#define TEGRA234_RESET_CAN1\t\t\t4U\n#define TEGRA234_RESET_CAN2\t\t\t5U\n#define TEGRA234_RESET_DLA0\t\t\t6U\n#define TEGRA234_RESET_DLA1\t\t\t7U\n#define TEGRA234_RESET_DPAUX\t\t\t8U\n#define TEGRA234_RESET_OFA\t\t\t9U\n#define TEGRA234_RESET_NVJPG1\t\t\t10U\n#define TEGRA234_RESET_PEX1_CORE_6\t\t11U\n#define TEGRA234_RESET_PEX1_CORE_6_APB\t\t12U\n#define TEGRA234_RESET_PEX1_COMMON_APB\t\t13U\n#define TEGRA234_RESET_PEX2_CORE_7\t\t14U\n#define TEGRA234_RESET_PEX2_CORE_7_APB\t\t15U\n#define TEGRA234_RESET_NVDISPLAY\t\t16U\n#define TEGRA234_RESET_EQOS\t\t\t17U\n#define TEGRA234_RESET_GPCDMA\t\t\t18U\n#define TEGRA234_RESET_GPU\t\t\t19U\n#define TEGRA234_RESET_HDA\t\t\t20U\n#define TEGRA234_RESET_HDACODEC\t\t\t21U\n#define TEGRA234_RESET_EQOS_MACSEC\t\t22U\n#define TEGRA234_RESET_EQOS_MACSEC_SECURE\t23U\n#define TEGRA234_RESET_I2C1\t\t\t24U\n#define TEGRA234_RESET_PEX2_CORE_8\t\t25U\n#define TEGRA234_RESET_PEX2_CORE_8_APB\t\t26U\n#define TEGRA234_RESET_PEX2_CORE_9\t\t27U\n#define TEGRA234_RESET_PEX2_CORE_9_APB\t\t28U\n#define TEGRA234_RESET_I2C2\t\t\t29U\n#define TEGRA234_RESET_I2C3\t\t\t30U\n#define TEGRA234_RESET_I2C4\t\t\t31U\n#define TEGRA234_RESET_I2C6\t\t\t32U\n#define TEGRA234_RESET_I2C7\t\t\t33U\n#define TEGRA234_RESET_I2C8\t\t\t34U\n#define TEGRA234_RESET_I2C9\t\t\t35U\n#define TEGRA234_RESET_ISP\t\t\t36U\n#define TEGRA234_RESET_MIPI_CAL\t\t\t37U\n#define TEGRA234_RESET_MPHY_CLK_CTL\t\t38U\n#define TEGRA234_RESET_MPHY_L0_RX\t\t39U\n#define TEGRA234_RESET_MPHY_L0_TX\t\t40U\n#define TEGRA234_RESET_MPHY_L1_RX\t\t41U\n#define TEGRA234_RESET_MPHY_L1_TX\t\t42U\n#define TEGRA234_RESET_NVCSI\t\t\t43U\n#define TEGRA234_RESET_NVDEC\t\t\t44U\n#define TEGRA234_RESET_MGBE0_PCS\t\t45U\n#define TEGRA234_RESET_MGBE0_MAC\t\t46U\n#define TEGRA234_RESET_MGBE0_MACSEC\t\t47U\n#define TEGRA234_RESET_MGBE0_MACSEC_SECURE\t48U\n#define TEGRA234_RESET_MGBE1_PCS\t\t49U\n#define TEGRA234_RESET_MGBE1_MAC\t\t50U\n#define TEGRA234_RESET_MGBE1_MACSEC\t\t51U\n#define TEGRA234_RESET_MGBE1_MACSEC_SECURE\t52U\n#define TEGRA234_RESET_MGBE2_PCS\t\t53U\n#define TEGRA234_RESET_MGBE2_MAC\t\t54U\n#define TEGRA234_RESET_MGBE2_MACSEC\t\t55U\n#define TEGRA234_RESET_PEX2_CORE_10\t\t56U\n#define TEGRA234_RESET_PEX2_CORE_10_APB\t\t57U\n#define TEGRA234_RESET_PEX2_COMMON_APB\t\t58U\n#define TEGRA234_RESET_NVENC\t\t\t59U\n#define TEGRA234_RESET_MGBE2_MACSEC_SECURE\t60U\n#define TEGRA234_RESET_NVJPG\t\t\t61U\n#define TEGRA234_RESET_LA\t\t\t64U\n#define TEGRA234_RESET_HWPM\t\t\t65U\n#define TEGRA234_RESET_PVA0_ALL\t\t\t66U\n#define TEGRA234_RESET_CEC\t\t\t67U\n#define TEGRA234_RESET_PWM1\t\t\t68U\n#define TEGRA234_RESET_PWM2\t\t\t69U\n#define TEGRA234_RESET_PWM3\t\t\t70U\n#define TEGRA234_RESET_PWM4\t\t\t71U\n#define TEGRA234_RESET_PWM5\t\t\t72U\n#define TEGRA234_RESET_PWM6\t\t\t73U\n#define TEGRA234_RESET_PWM7\t\t\t74U\n#define TEGRA234_RESET_PWM8\t\t\t75U\n#define TEGRA234_RESET_QSPI0\t\t\t76U\n#define TEGRA234_RESET_QSPI1\t\t\t77U\n#define TEGRA234_RESET_I2S7\t\t\t78U\n#define TEGRA234_RESET_I2S8\t\t\t79U\n#define TEGRA234_RESET_SCE_ALL\t\t\t80U\n#define TEGRA234_RESET_RCE_ALL\t\t\t81U\n#define TEGRA234_RESET_SDMMC1\t\t\t82U\n#define TEGRA234_RESET_RSVD_83\t\t\t83U\n#define TEGRA234_RESET_RSVD_84\t\t\t84U\n#define TEGRA234_RESET_SDMMC4\t\t\t85U\n#define TEGRA234_RESET_MGBE3_PCS\t\t87U\n#define TEGRA234_RESET_MGBE3_MAC\t\t88U\n#define TEGRA234_RESET_MGBE3_MACSEC\t\t89U\n#define TEGRA234_RESET_MGBE3_MACSEC_SECURE\t90U\n#define TEGRA234_RESET_SPI1\t\t\t91U\n#define TEGRA234_RESET_SPI2\t\t\t92U\n#define TEGRA234_RESET_SPI3\t\t\t93U\n#define TEGRA234_RESET_SPI4\t\t\t94U\n#define TEGRA234_RESET_TACH0\t\t\t95U\n#define TEGRA234_RESET_TACH1\t\t\t96U\n#define TEGRA234_RESET_SPI5\t\t\t97U\n#define TEGRA234_RESET_TSEC\t\t\t98U\n#define TEGRA234_RESET_UARTI\t\t\t99U\n#define TEGRA234_RESET_UARTA\t\t\t100U\n#define TEGRA234_RESET_UARTB\t\t\t101U\n#define TEGRA234_RESET_UARTC\t\t\t102U\n#define TEGRA234_RESET_UARTD\t\t\t103U\n#define TEGRA234_RESET_UARTE\t\t\t104U\n#define TEGRA234_RESET_UARTF\t\t\t105U\n#define TEGRA234_RESET_UARTJ\t\t\t106U\n#define TEGRA234_RESET_UARTH\t\t\t107U\n#define TEGRA234_RESET_UFSHC\t\t\t108U\n#define TEGRA234_RESET_UFSHC_AXI_M\t\t109U\n#define TEGRA234_RESET_UFSHC_LP_SEQ\t\t110U\n#define TEGRA234_RESET_RSVD_111\t\t\t111U\n#define TEGRA234_RESET_VI\t\t\t112U\n#define TEGRA234_RESET_VIC\t\t\t113U\n#define TEGRA234_RESET_XUSB_PADCTL\t\t114U\n#define TEGRA234_RESET_VI2\t\t\t115U\n#define TEGRA234_RESET_PEX0_CORE_0\t\t116U\n#define TEGRA234_RESET_PEX0_CORE_1\t\t117U\n#define TEGRA234_RESET_PEX0_CORE_2\t\t118U\n#define TEGRA234_RESET_PEX0_CORE_3\t\t119U\n#define TEGRA234_RESET_PEX0_CORE_4\t\t120U\n#define TEGRA234_RESET_PEX0_CORE_0_APB\t\t121U\n#define TEGRA234_RESET_PEX0_CORE_1_APB\t\t122U\n#define TEGRA234_RESET_PEX0_CORE_2_APB\t\t123U\n#define TEGRA234_RESET_PEX0_CORE_3_APB\t\t124U\n#define TEGRA234_RESET_PEX0_CORE_4_APB\t\t125U\n#define TEGRA234_RESET_PEX0_COMMON_APB\t\t126U\n#define TEGRA234_RESET_RSVD_127\t\t\t127U\n#define TEGRA234_RESET_NVHS_UPHY_PLL1\t\t128U\n#define TEGRA234_RESET_PEX1_CORE_5\t\t129U\n#define TEGRA234_RESET_PEX1_CORE_5_APB\t\t130U\n#define TEGRA234_RESET_GBE_UPHY\t\t\t131U\n#define TEGRA234_RESET_GBE_UPHY_PM\t\t132U\n#define TEGRA234_RESET_NVHS_UPHY\t\t133U\n#define TEGRA234_RESET_NVHS_UPHY_PLL0\t\t134U\n#define TEGRA234_RESET_NVHS_UPHY_L0\t\t135U\n#define TEGRA234_RESET_NVHS_UPHY_L1\t\t136U\n#define TEGRA234_RESET_NVHS_UPHY_L2\t\t137U\n#define TEGRA234_RESET_NVHS_UPHY_L3\t\t138U\n#define TEGRA234_RESET_NVHS_UPHY_L4\t\t139U\n#define TEGRA234_RESET_NVHS_UPHY_L5\t\t140U\n#define TEGRA234_RESET_NVHS_UPHY_L6\t\t141U\n#define TEGRA234_RESET_NVHS_UPHY_L7\t\t142U\n#define TEGRA234_RESET_NVHS_UPHY_PM\t\t143U\n#define TEGRA234_RESET_DMIC5\t\t\t144U\n#define TEGRA234_RESET_APE\t\t\t145U\n#define TEGRA234_RESET_PEX_USB_UPHY\t\t146U\n#define TEGRA234_RESET_PEX_USB_UPHY_L0\t\t147U\n#define TEGRA234_RESET_PEX_USB_UPHY_L1\t\t148U\n#define TEGRA234_RESET_PEX_USB_UPHY_L2\t\t149U\n#define TEGRA234_RESET_PEX_USB_UPHY_L3\t\t150U\n#define TEGRA234_RESET_PEX_USB_UPHY_L4\t\t151U\n#define TEGRA234_RESET_PEX_USB_UPHY_L5\t\t152U\n#define TEGRA234_RESET_PEX_USB_UPHY_L6\t\t153U\n#define TEGRA234_RESET_PEX_USB_UPHY_L7\t\t154U\n#define TEGRA234_RESET_PEX_USB_UPHY_PLL0\t159U\n#define TEGRA234_RESET_PEX_USB_UPHY_PLL1\t160U\n#define TEGRA234_RESET_PEX_USB_UPHY_PLL2\t161U\n#define TEGRA234_RESET_PEX_USB_UPHY_PLL3\t162U\n#define TEGRA234_RESET_GBE_UPHY_L0\t\t163U\n#define TEGRA234_RESET_GBE_UPHY_L1\t\t164U\n#define TEGRA234_RESET_GBE_UPHY_L2\t\t165U\n#define TEGRA234_RESET_GBE_UPHY_L3\t\t166U\n#define TEGRA234_RESET_GBE_UPHY_L4\t\t167U\n#define TEGRA234_RESET_GBE_UPHY_L5\t\t168U\n#define TEGRA234_RESET_GBE_UPHY_L6\t\t169U\n#define TEGRA234_RESET_GBE_UPHY_L7\t\t170U\n#define TEGRA234_RESET_GBE_UPHY_PLL0\t\t171U\n#define TEGRA234_RESET_GBE_UPHY_PLL1\t\t172U\n#define TEGRA234_RESET_GBE_UPHY_PLL2\t\t173U\n\n \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}