00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3lib' on 05/09/2024 14:43:40
00 DATABASE | Parms: '-client'
00 ET3LIB   |                                    
00 ET3LIB   |                              ET3 LIBRARY
00 ET3LIB   |                            RELEASE 6.0.2.6
00 ET3LIB   |                           VXE, VEngineering
00 ET3LIB   | (c) 1995-2020 Cadence Design Systems, Inc. All rights reserved worldwide.
00 ET3LIB   |            See files in <rootdir>/share/vxe/install/Copyrights
00 ET3LIB   |                                    
00 ET3LIB   | ET3lib created on Aug  3 2023 at 22:13:09.
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3lib' (Elapsed time 0.00s (0.00u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 DATABASE | Calling 'ldproto' on 05/09/2024 14:43:40
00 DATABASE | Parms: 'qt_modular -combined PARTITIONS -rename xcva_top'
Info: 371115 ffDB boxes have been restored
Info: 384202 ffDB nets have been restored
00 DATABASE | Return from 'ldproto' (Elapsed time 0.26s (0.18u+0.09s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3confg' on 05/09/2024 14:43:40
00 DATABASE | Parms: '-client xcva_top -reserve_epc 63 -compilerEffort 991010 -visionMode FV -num_cycles_per_capture_frame 32 -discard_proto_config'
00 ET3CONFG | THIS IS /lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/bin/64bit/xeCompile RUNNING.
00 ET3CONFG | Proto configuration has been discarded.
00 ET3CONFG | Reading configuration from ./dbFiles/xcva_top.et3confg
00 ET3CONFG |                       ET6 CONFIGURATION MANAGER
00 ET3CONFG |                                    
00 ET3CONFG |                            RELEASE 6.0.2.6
00 ET3CONFG |                           VXE, VEngineering
00 ET3CONFG |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET3CONFG |                          All rights reserved
00 ET3CONFG |                                    
00 ET3CONFG | et6confg created on Aug  3 2023 at 22:13:09.
00 ET3CONFG | Reading configuration file "./dbFiles/xcva_top.et3confg"
00 ET3CONFG | --> USING LD8 CLUSTER TABLES
00 ET3CONFG | ***** MB/XB wire table initialization took 0.000245 seconds.
00 ET3CONFG | ***** Found 0000000  MBO->MBI  possible links in this configuration.
00 ET3CONFG | ***** HIGHEST board found in emulation configuration is 5
00 ET3CONFG | load_module_version()          = 30
00 ET3CONFG | num_cycles_per_capture_frame   = 32
00 ET3CONFG | das_protocol()                 = 5
00 ET3CONFG | COMPILED ON 05/09/2024 AT 14:43:40
00 ET3CONFG | +   1 BOARD ET6E
00 ET3CONFG | +   1 MEMORY_CARD_V1
00 ET3CONFG | +   1 MEMORY_CARD_V1  on BOARD 0
00 ET3CONFG | -   7 CHIPs
00 ET3CONFG |     8 installed chip(s)
00 ET3CONFG |     0 unused connectors out of 36 total
00 ET3CONFG | END of et6confg.........
00 ET3CONFG | BEDB loaded client et6confg
00 ET3CONFG | 
00 ET3CONFG |                            RELEASE 6.0.2.6
00 ET3CONFG |                           VXE, VEngineering
00 ET3CONFG |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET3CONFG |                          All rights reserved
00 ET3CONFG | 
00 ET3CONFG | Shared library memutil created for ET6 on Aug  3 2023 at 22:13:09.
00 ET3CONFG | 
00 ET3CONFG | Running in little-endian mode
00 ET3CONFG | BEDB loaded client memutil
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/omlib' on 05/09/2024 14:43:40
00 DATABASE | Parms: ''
00 OMLIB    |                                    
00 OMLIB    |                           VXE, VEngineering
00 OMLIB    |             Copyright(C) 1995-2021, Cadence Design Systems
00 OMLIB    |                          All rights reserved
00 OMLIB    |                            RELEASE 6.0.2.6
00 OMLIB    |                                    
00 OMLIB    | omlib created on Aug  3 2023 at 22:05:33
00 OMLIB    | 
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/omlib' (Elapsed time 0.00s (0.00u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 ET3CONFG |                                    
00 ET3CONFG |                           VXE, VEngineering
00 ET3CONFG |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET3CONFG |                          All rights reserved
00 ET3CONFG |                              AP schedlib
00 ET3CONFG |                            RELEASE 6.0.2.6
00 ET3CONFG |                                    
00 ET3CONFG | SCschedlib created on Aug  3 2023 at 22:13:09
00 ET3CONFG | 
00 ET3CONFG | BEDB loaded client SCschedlib
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3confg' (Elapsed time 0.02s (0.02u+0.01s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6ctl' on 05/09/2024 14:43:40
00 DATABASE | Parms: '-ppcPhase2'
00 ET6CTL   | reading compOptions file
00 ET6CTL   | Number of valid option entries for module etctl = 0
00 ET6CTL   |                                    
00 ET6CTL   |                        ET6 CONTROL FILE READER
00 ET6CTL   |                            RELEASE 6.0.2.6
00 ET6CTL   |                           VXE, VEngineering
00 ET6CTL   |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET6CTL   |                          All rights reserved
00 ET6CTL   |                                    
00 ET6CTL   | ET6CTL created on Aug  3 2023 at 22:13:10.
00 ET6CTL   | PARALLEL PHASE 2 COMPILATION
00 ET6CTL   | Reading "./dbFiles/xcva_top.ctl"
00 ET6CTL   | 
00 ET6CTL   | "xcva_top.iodelays": File not found
00 ET6CTL   | 
00 ET6CTL   | Reading "./dbFiles/xcva_top.ctl"
00 ET6CTL   | 
00 ET6CTL   | Handling ADC sync group section...
00 ET6CTL   | Handling I/O delay file...
00 ET6CTL   | "xcva_top.iodelays": File not found
00 ET6CTL   | 
00 ET6CTL   | Validating output sync group dependencies...
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6ctl' (Elapsed time 0.00s (0.00u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et5nlopt' on 05/09/2024 14:43:40
00 DATABASE | Parms: '-ppcPhase2 -min_post_merge_job -retiming ON'
00 ET5NLOPT |                                    
00 ET5NLOPT |                         ET5 NETLIST OPTIMIZER
00 ET5NLOPT |                            RELEASE 6.0.2.6
00 ET5NLOPT |                           VXE, VEngineering
00 ET5NLOPT |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET5NLOPT |                          All rights reserved
00 ET5NLOPT |                                    
00 ET5NLOPT | et5nlopt created on Aug  3 2023 at 22:05:33.
00 ET5NLOPT | etutil library created on Aug  3 2023 at 22:05:33
00 ET5NLOPT | 
00 ET5NLOPT | Found configuration type ET6
00 ET5NLOPT | Optimization Effort is HIGH
00 ET5NLOPT | Number of valid option entries for module et5nlopt = 0
00 ET5NLOPT | System optimization effort = 10
00 ET5NLOPT | Acceleration sinks limit   = 1
00 ET5NLOPT | Backward compatible mode   = ON
00 ET5NLOPT | FAST mode                  = OFF
00 ET5NLOPT | Multipath mode             = OFF
00 ET5NLOPT | Propagation rounds         = 2
00 ET5NLOPT | Debug mode                 = OFF
00 ET5NLOPT | Mux Optimization           = ON
00 ET5NLOPT | Max Inputs                 = 4
00 ET5NLOPT | Push constant flops        = ON
00 ET5NLOPT | Optimize flops             = ON
00 ET5NLOPT | Do not optimize selfloop   = FALSE
00 ET5NLOPT | Early CBL mode             = ON
00 ET5NLOPT | CBL version                = 5
00 ET5NLOPT | CBL option                 = 2
00 ET5NLOPT | Retiming                   = ON
00 ET5NLOPT | Merge flop limit           = 0
00 ET5NLOPT | Logic merging              = ON
00 ET5NLOPT | SCBL rounds                = 0
00 ET5NLOPT | SCBL exe round             = 2
00 ET5NLOPT | SCBL max cuts              = 10
00 ET5NLOPT | SCBL merge logic           = OFF
00 ET5NLOPT | SCBL merge flop            = ON
00 ET5NLOPT | Max instruction usage      = 150%
00 ET5NLOPT | Max clken nets per chip    = 2147483647
00 ET5NLOPT | Min flops per clken net    = 0
00 ET5NLOPT | Reconnected 68 deep logic cones, created 632 boxes,
00 ET5NLOPT | deleted 616 boxes, optimized out cones 0
00 ET5NLOPT | Retiming is already done
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et5nlopt' (Elapsed time 0.12s (0.20u+0.04s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/SCsched' on 05/09/2024 14:43:40
00 DATABASE | Parms: '-PPC -multithreadBoxSched'
00 SCSCHED  | Using DAS protocol 5
00 SCSCHED  |                                    
00 SCSCHED  |                           VXE, VEngineering
00 SCSCHED  |             Copyright(C) 1995-2021, Cadence Design Systems
00 SCSCHED  |                          All rights reserved
00 SCSCHED  |                            APOLLO SCHEDULER
00 SCSCHED  |                            RELEASE 6.0.2.6
00 SCSCHED  |                                    
00 SCSCHED  | SCSCHED created on Aug  3 2023 at 22:13:09
00 SCSCHED  | 
00 SCSCHED  | Scheduling begins at 14:43:40...
00 SCSCHED  | 
00 SCSCHED  | Number of valid option entries for module SCsched = 0
00 SCSCHED  | Number of valid option entries for module SCsched = 0
00 SCSCHED  | Number of gates per domain is 4000000.
00 SCSCHED  | Number of chips is 1.
00 SCSCHED  | Number of domains is 1.0.
00 SCSCHED  | PrecompileDesignSizeOriginal = 808968
00 SCSCHED  | Design utilization: 20.2.
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6loada' on 05/09/2024 14:43:40
00 DATABASE | Parms: ''
00 ET6LOADA |                                    
00 ET6LOADA |                           ET6 LOAD ANALYZER
00 ET6LOADA |                            RELEASE 6.0.2.6
00 ET6LOADA |                           VXE, VEngineering
00 ET6LOADA |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET6LOADA |                          All rights reserved
00 ET6LOADA |                                    
00 ET6LOADA | ET6loada created on Aug  3 2023 at 22:13:09.
00 ET6LOADA |  
00 ET6LOADA | Detected architecture ET6
00 ET6LOADA |  
00 ET6LOADA | +========================================================+
00 ET6LOADA | |       ET LOAD ANALYZER LEGEND                          |
00 ET6LOADA | +========================================================+
00 ET6LOADA | |  eb[EB]       = emulation board                        |
00 ET6LOADA | |  ec[EB,EC]    = emulation chip                         |
00 ET6LOADA | |  ep[EB,EC,EP] = emulation processor                    |
00 ET6LOADA | |                                                        |
00 ET6LOADA | |  Where:                                                |
00 ET6LOADA | |  EB is the emulation board number                      |
00 ET6LOADA | |  EC is the emulation chip number                       |
00 ET6LOADA | |  EP is the emulation processor number                  |
00 ET6LOADA | |                                                        |
00 ET6LOADA | |  For example:                                          |
00 ET6LOADA | |  ep[ 1,5,252] denotes processor 252 on board 1,        |
00 ET6LOADA | |                        chip 5.                         |
00 ET6LOADA | |                                                        |
00 ET6LOADA | |  All numbers are displayed in decimal.                 |
00 ET6LOADA | +========================================================+
00 ET6LOADA |  
00 ET6LOADA | Average fan-out = 2.855824
00 ET6LOADA |  
00 ET6LOADA | Type                     Peak           Avg/Peak
00 ET6LOADA | Outputs per ec:          ec[  0,0]      Outputs=0/0
00 ET6LOADA | Weighted outputs per ec: ec[  0,0]      Outputs=0/0
00 ET6LOADA | Outputs per ep:          ep[  0,0,2832] Outputs=23/50
00 ET6LOADA | Weighted outputs per ep: ep[  0,0,2832] Outputs=23/50
00 ET6LOADA | Inputs per ec:           ec[  0,0]      Inputs= 0/0
00 ET6LOADA | Inputs per ep:           ep[  0,0,2144] Inputs= 42/85
00 ET6LOADA | dbis per chip:           ec[  0,0]      dbis=   73/73
00 ET6LOADA | dbos per chip:           ec[  0,0]      dbos=   146/146
00 ET6LOADA | xbos per chip:           ec[  0,0]      xbos=   1/1
00 ET6LOADA | Boxes per eb:            eb[  0]        Boxes=  391861/391861
00 ET6LOADA | Boxes per ec:            ec[  0,0]      Boxes=  391861/391861
00 ET6LOADA | Boxes per ep:            ep[  0,0,2056] Boxes=  127/153
00 ET6LOADA |                                         Peak from memory ports= 5
00 ET6LOADA | Adjusted boxes per ep:   ep[  0,0,2088] Boxes=  119/137
00 ET6LOADA | Adjusted instruction usage: 23.6%
00 ET6LOADA | The design requires at least 1 domain.
00 ET6LOADA |  
00 ET6LOADA |  
00 ET6LOADA |  
00 ET6LOADA | Total INTRAM Accesses: 734
00 ET6LOADA | Accesses per INTRAM:   1 / 15.3 / 65 (min/avg/max)
00 ET6LOADA |  
00 ET6LOADA | Total EXTRAM Accesses: 0
00 ET6LOADA | Accesses per EXTRAM:   0 / 0.0 / 0 (min/avg/max)
00 ET6LOADA |  
00 ET6LOADA |           Memory Accesses
00 ET6LOADA | eb  ec  RAM    word/assm/TCAM   banks
00 ET6LOADA |  0  0   i00    14 /  0 /  0     1   >   >   >   6   >   3   4 
00 ET6LOADA |         i01    12 /  0 /  0     1   >   >   >   1   1   1   8 
00 ET6LOADA |         i02    14 /  0 /  0     1   >   >   >   1   1   1  10 
00 ET6LOADA |         i03    12 /  0 /  0     1   >   >   >   1   1   1   8 
00 ET6LOADA |         i04    12 /  0 /  0     1   >   >   >   1   1   1   8 
00 ET6LOADA |         i05    12 /  0 /  0     1   >   >   >   1   1   1   8 
00 ET6LOADA |         i06    14 /  0 /  0     6   >   1   1   2   2   2   0 
00 ET6LOADA |         i07    14 /  0 /  0     6   >   1   1   2   2   2   0 
00 ET6LOADA |         i08    13 /  0 /  0     1   >   >   >   3   3   4   2 
00 ET6LOADA |         i09    13 /  0 /  0     1   >   >   >   3   4   3   2 
00 ET6LOADA |         i10    12 /  0 /  0     1   >   1   3   4   3   0   0 
00 ET6LOADA |         i11    14 /  0 /  0     1   >   1   3   3   3   3   0 
00 ET6LOADA |         i12    12 /  0 /  0     1   >   1   3   3   4   0   0 
00 ET6LOADA |         i13    12 /  0 /  0     1   >   1   3   3   4   0   0 
00 ET6LOADA |         i14    14 /  0 /  0     1   >   1   3   3   3   3   0 
00 ET6LOADA |         i15    13 /  0 /  0     3   >   3   4   1   2   0   0 
00 ET6LOADA |         i16    17 /  0 /  0     1   >   >   2   9   >   2   2 
00 ET6LOADA |         i17    17 /  0 /  0     8   >   1   >   3   3   2   0 
00 ET6LOADA |         i18    20 /  0 /  0     8   >   1   >   3   8   0   0 
00 ET6LOADA |         i19    17 /  0 /  0     8   >   1   >   3   3   2   0 
00 ET6LOADA |         i20    17 /  0 /  0     8   >   1   >   3   3   2   0 
00 ET6LOADA |         i21    17 /  0 /  0     9   >   1   3   2   2   0   0 
00 ET6LOADA |         i22    17 /  0 /  0     9   >   1   3   2   2   0   0 
00 ET6LOADA |         i23    17 /  0 /  0     9   >   3   3   2   0   0   0 
00 ET6LOADA |         i24    18 /  0 /  0    18   >   >   >   >   >   >   > 
00 ET6LOADA |         i25    15 /  0 /  0     1   >   >   >   1   6   4   3 
00 ET6LOADA |         i26    15 /  0 /  0     1   >   >   >   1   3   5   5 
00 ET6LOADA |         i27    16 /  0 /  0     6   >   4   3   3   0   0   0 
00 ET6LOADA |         i28    16 /  0 /  0     1   1   1   3   4   3   3   0 
00 ET6LOADA |         i29    17 /  0 /  0     1   1   1   3   6   3   2   0 
00 ET6LOADA |         i30    16 /  0 /  0     1   1   1   3   1   3   3   3 
00 ET6LOADA |         i31    16 /  0 /  0     1   1   1   3   4   3   3   0 
00 ET6LOADA |         i32     9 /  0 /  0     1   >   3   3   2   0   0   0 
00 ET6LOADA |         i33    10 /  0 /  0     1   >   3   3   3   0   0   0 
00 ET6LOADA |         i34    10 /  0 /  0     1   >   3   3   3   0   0   0 
00 ET6LOADA |         i35     9 /  0 /  0     1   >   3   2   3   0   0   0 
00 ET6LOADA |         i36    65 /  0 /  0     1   >  64   0   0   0   0   0 
00 ET6LOADA |         i37    10 /  0 /  0     1   >   3   3   3   0   0   0 
00 ET6LOADA |         i38     9 /  0 /  0     3   3   3   0   0   0   0   0 
00 ET6LOADA |         i39     9 /  0 /  0     3   3   3   0   0   0   0   0 
00 ET6LOADA |         i40     1 /  0 /  0     1   >   0   0   0   0   0   0 
00 ET6LOADA |         i41     1 /  0 /  0     1   >   0   0   0   0   0   0 
00 ET6LOADA |         i42     1 /  0 /  0     1   >   0   0   0   0   0   0 
00 ET6LOADA |         i43     3 /  0 /  0     3   0   0   0   0   0   0   0 
00 ET6LOADA |         i44    24 /  0 /  0    24   0   0   0   0   0   0   0 
00 ET6LOADA |         i45    64 /  0 /  0    64   0   0   0   0   0   0   0 
00 ET6LOADA |         i46    32 /  0 /  0    32   0   0   0   0   0   0   0 
00 ET6LOADA |         i47     2 /  0 /  0     2   0   0   0   0   0   0   0 
00 ET6LOADA |         x0      0 /  0          0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0 
00 ET6LOADA |  
00 ET6LOADA |  
00 ET6LOADA | Total ALU instructions: 0
00 ET6LOADA | Instructions per ALU:   0 / 0.0 / 0 (min/avg/max)
00 ET6LOADA |  
00 ET6LOADA | 0 seconds
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6loada' (Elapsed time 0.10s (0.31u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:40
00 SCSCHED  |  
00 SCSCHED  | Boxes distribution by scheduling levels:
00 SCSCHED  | Level    207, boxes            1
00 SCSCHED  | Level    206, boxes            8
00 SCSCHED  | Level    205, boxes           13
00 SCSCHED  | Level    204, boxes            7
00 SCSCHED  | Level    203, boxes           17
00 SCSCHED  | Level    202, boxes           58
00 SCSCHED  | Level    201, boxes           91
00 SCSCHED  | Level    200, boxes          134
00 SCSCHED  | Level    199, boxes          148
00 SCSCHED  | Level    198, boxes           73
00 SCSCHED  | Level    197, boxes           76
00 SCSCHED  | Level    196, boxes           16
00 SCSCHED  | Level    195, boxes           15
00 SCSCHED  | Level    194, boxes           35
00 SCSCHED  | Level    193, boxes           47
00 SCSCHED  | Level    192, boxes           50
00 SCSCHED  | Level    191, boxes           49
00 SCSCHED  | Level    190, boxes           44
00 SCSCHED  | Level    189, boxes           55
00 SCSCHED  | Level    188, boxes           59
00 SCSCHED  | Level    187, boxes           69
00 SCSCHED  | Level    186, boxes           78
00 SCSCHED  | Level    185, boxes           85
00 SCSCHED  | Level    184, boxes           77
00 SCSCHED  | Level    183, boxes           90
00 SCSCHED  | Level    182, boxes          125
00 SCSCHED  | Level    181, boxes          120
00 SCSCHED  | Level    180, boxes          130
00 SCSCHED  | Level    179, boxes          128
00 SCSCHED  | Level    178, boxes          144
00 SCSCHED  | Level    177, boxes          165
00 SCSCHED  | Level    176, boxes          177
00 SCSCHED  | Level    175, boxes          209
00 SCSCHED  | Level    174, boxes          225
00 SCSCHED  | Level    173, boxes          206
00 SCSCHED  | Level    172, boxes          202
00 SCSCHED  | Level    171, boxes          184
00 SCSCHED  | Level    170, boxes          144
00 SCSCHED  | Level    169, boxes          134
00 SCSCHED  | Level    168, boxes          128
00 SCSCHED  | Level    167, boxes          125
00 SCSCHED  | Level    166, boxes           90
00 SCSCHED  | Level    165, boxes           94
00 SCSCHED  | Level    164, boxes           54
00 SCSCHED  | Level    163, boxes           50
00 SCSCHED  | Level    162, boxes           69
00 SCSCHED  | Level    161, boxes           95
00 SCSCHED  | Level    160, boxes           89
00 SCSCHED  | Level    159, boxes          136
00 SCSCHED  | Level    158, boxes          185
00 SCSCHED  | Level    157, boxes          251
00 SCSCHED  | Level    156, boxes          310
00 SCSCHED  | Level    155, boxes          230
00 SCSCHED  | Level    154, boxes          116
00 SCSCHED  | Level    153, boxes           24
00 SCSCHED  | Level    152, boxes           41
00 SCSCHED  | Level    151, boxes           57
00 SCSCHED  | Level    150, boxes           47
00 SCSCHED  | Level    149, boxes           64
00 SCSCHED  | Level    148, boxes           75
00 SCSCHED  | Level    147, boxes           73
00 SCSCHED  | Level    146, boxes           59
00 SCSCHED  | Level    145, boxes           56
00 SCSCHED  | Level    144, boxes           92
00 SCSCHED  | Level    143, boxes          141
00 SCSCHED  | Level    142, boxes          217
00 SCSCHED  | Level    141, boxes          242
00 SCSCHED  | Level    140, boxes          318
00 SCSCHED  | Level    139, boxes          383
00 SCSCHED  | Level    138, boxes          447
00 SCSCHED  | Level    137, boxes          364
00 SCSCHED  | Level    136, boxes          343
00 SCSCHED  | Level    135, boxes          332
00 SCSCHED  | Level    134, boxes          354
00 SCSCHED  | Level    133, boxes          512
00 SCSCHED  | Level    132, boxes          543
00 SCSCHED  | Level    131, boxes          732
00 SCSCHED  | Level    130, boxes          585
00 SCSCHED  | Level    129, boxes          579
00 SCSCHED  | Level    128, boxes          356
00 SCSCHED  | Level    127, boxes          438
00 SCSCHED  | Level    126, boxes          338
00 SCSCHED  | Level    125, boxes          526
00 SCSCHED  | Level    124, boxes          434
00 SCSCHED  | Level    123, boxes          447
00 SCSCHED  | Level    122, boxes          267
00 SCSCHED  | Level    121, boxes          295
00 SCSCHED  | Level    120, boxes          152
00 SCSCHED  | Level    119, boxes          242
00 SCSCHED  | Level    118, boxes          107
00 SCSCHED  | Level    117, boxes          238
00 SCSCHED  | Level    116, boxes          173
00 SCSCHED  | Level    115, boxes          312
00 SCSCHED  | Level    114, boxes          199
00 SCSCHED  | Level    113, boxes          272
00 SCSCHED  | Level    112, boxes           85
00 SCSCHED  | Level    111, boxes          205
00 SCSCHED  | Level    110, boxes          130
00 SCSCHED  | Level    109, boxes          288
00 SCSCHED  | Level    108, boxes          304
00 SCSCHED  | Level    107, boxes          435
00 SCSCHED  | Level    106, boxes          315
00 SCSCHED  | Level    105, boxes          350
00 SCSCHED  | Level    104, boxes          152
00 SCSCHED  | Level    103, boxes          295
00 SCSCHED  | Level    102, boxes          193
00 SCSCHED  | Level    101, boxes          340
00 SCSCHED  | Level    100, boxes          199
00 SCSCHED  | Level     99, boxes          295
00 SCSCHED  | Level     98, boxes          184
00 SCSCHED  | Level     97, boxes          304
00 SCSCHED  | Level     96, boxes          171
00 SCSCHED  | Level     95, boxes          334
00 SCSCHED  | Level     94, boxes          204
00 SCSCHED  | Level     93, boxes          346
00 SCSCHED  | Level     92, boxes          414
00 SCSCHED  | Level     91, boxes          633
00 SCSCHED  | Level     90, boxes          400
00 SCSCHED  | Level     89, boxes          381
00 SCSCHED  | Level     88, boxes          186
00 SCSCHED  | Level     87, boxes          283
00 SCSCHED  | Level     86, boxes          175
00 SCSCHED  | Level     85, boxes          333
00 SCSCHED  | Level     84, boxes          267
00 SCSCHED  | Level     83, boxes          365
00 SCSCHED  | Level     82, boxes          238
00 SCSCHED  | Level     81, boxes          339
00 SCSCHED  | Level     80, boxes          221
00 SCSCHED  | Level     79, boxes          429
00 SCSCHED  | Level     78, boxes          408
00 SCSCHED  | Level     77, boxes          655
00 SCSCHED  | Level     76, boxes          678
00 SCSCHED  | Level     75, boxes          941
00 SCSCHED  | Level     74, boxes          696
00 SCSCHED  | Level     73, boxes          855
00 SCSCHED  | Level     72, boxes          732
00 SCSCHED  | Level     71, boxes          820
00 SCSCHED  | Level     70, boxes          608
00 SCSCHED  | Level     69, boxes          695
00 SCSCHED  | Level     68, boxes          651
00 SCSCHED  | Level     67, boxes          702
00 SCSCHED  | Level     66, boxes          633
00 SCSCHED  | Level     65, boxes          691
00 SCSCHED  | Level     64, boxes          666
00 SCSCHED  | Level     63, boxes          908
00 SCSCHED  | Level     62, boxes          898
00 SCSCHED  | Level     61, boxes          971
00 SCSCHED  | Level     60, boxes         1086
00 SCSCHED  | Level     59, boxes         1101
00 SCSCHED  | Level     58, boxes          953
00 SCSCHED  | Level     57, boxes         1045
00 SCSCHED  | Level     56, boxes          918
00 SCSCHED  | Level     55, boxes          918
00 SCSCHED  | Level     54, boxes          790
00 SCSCHED  | Level     53, boxes          949
00 SCSCHED  | Level     52, boxes          755
00 SCSCHED  | Level     51, boxes          922
00 SCSCHED  | Level     50, boxes          934
00 SCSCHED  | Level     49, boxes         1069
00 SCSCHED  | Level     48, boxes          854
00 SCSCHED  | Level     47, boxes         1003
00 SCSCHED  | Level     46, boxes         1045
00 SCSCHED  | Level     45, boxes         1202
00 SCSCHED  | Level     44, boxes         1087
00 SCSCHED  | Level     43, boxes         1085
00 SCSCHED  | Level     42, boxes         1071
00 SCSCHED  | Level     41, boxes         1049
00 SCSCHED  | Level     40, boxes          964
00 SCSCHED  | Level     39, boxes         1228
00 SCSCHED  | Level     38, boxes         1240
00 SCSCHED  | Level     37, boxes         1468
00 SCSCHED  | Level     36, boxes         1627
00 SCSCHED  | Level     35, boxes         1953
00 SCSCHED  | Level     34, boxes         1924
00 SCSCHED  | Level     33, boxes         2319
00 SCSCHED  | Level     32, boxes         2375
00 SCSCHED  | Level     31, boxes         2661
00 SCSCHED  | Level     30, boxes         2828
00 SCSCHED  | Level     29, boxes         3328
00 SCSCHED  | Level     28, boxes         3631
00 SCSCHED  | Level     27, boxes         4459
00 SCSCHED  | Level     26, boxes         4310
00 SCSCHED  | Level     25, boxes         4305
00 SCSCHED  | Level     24, boxes         4759
00 SCSCHED  | Level     23, boxes         4658
00 SCSCHED  | Level     22, boxes         4942
00 SCSCHED  | Level     21, boxes         6009
00 SCSCHED  | Level     20, boxes         5685
00 SCSCHED  | Level     19, boxes         6787
00 SCSCHED  | Level     18, boxes         6535
00 SCSCHED  | Level     17, boxes         7118
00 SCSCHED  | Level     16, boxes         6367
00 SCSCHED  | Level     15, boxes         7512
00 SCSCHED  | Level     14, boxes         7449
00 SCSCHED  | Level     13, boxes         8262
00 SCSCHED  | Level     12, boxes         9154
00 SCSCHED  | Level     11, boxes         9705
00 SCSCHED  | Level     10, boxes         9796
00 SCSCHED  | Level      9, boxes         9736
00 SCSCHED  | Level      8, boxes         9108
00 SCSCHED  | Level      7, boxes        11861
00 SCSCHED  | Level      6, boxes         9519
00 SCSCHED  | Level      5, boxes        14830
00 SCSCHED  | Level      4, boxes        12907
00 SCSCHED  | Level      3, boxes        17312
00 SCSCHED  | Level      2, boxes        23192
00 SCSCHED  | Level      1, boxes        55544
00 SCSCHED  |  
00 SCSCHED  | Tail      39, boxes         3816
00 SCSCHED  | Mapped: 17353 5-input LUTs, 1692 6-input LUTs, 611 others. Saved 19965
00 SCSCHED  |  
00 SCSCHED  | Options:
00 SCSCHED  |   min_steps                  0
00 SCSCHED  |   max_steps                  9999998
00 SCSCHED  |   num_critical_paths         1
00 SCSCHED  |  
00 SCSCHED  | Expert options:
00 SCSCHED  |   relocation                 yes
00 SCSCHED  |   extendedLUTs               yes
00 SCSCHED  |   indirection                yes
00 SCSCHED  |   extraLUT3                  yes
00 SCSCHED  |   compactFlops               yes
00 SCSCHED  |   flop relocation max util   80
00 SCSCHED  |   flop relocation            yes
00 SCSCHED  |   relocation restrict.factor 10
00 SCSCHED  |   DCC capture rate margin    90
00 SCSCHED  |   multithread                yes
00 SCSCHED  |   multithread relocation     less
00 SCSCHED  |   tailFraction               100
00 SCSCHED  |  
00 SCSCHED  | maxStep increased to 2 because of last SA buffer capture step on chip 0 on board 0
00 SCSCHED  | TIF_SYNC will reserve the entire slot 0 for its purpose
00 SCSCHED  | Generating 1 target test patterns 0xACE on all target output
00 SCSCHED  | 
00 SCSCHED  | box scheduling begins at 14:43:40...
00 SCSCHED  | estimated number of boxes 369390
00 SCSCHED  | 
00 SCSCHED  | 100000 placed.  max step 112  14:43:41  [360.00]
00 SCSCHED  | 200000 placed.  max step 120  14:43:41  [720.00]
00 SCSCHED  | 300000 placed.  max step 138  14:43:41  [1080.00]
00 SCSCHED  | box scheduling ends at 14:43:42, max step 143
00 SCSCHED  | 
00 SCSCHED  | Relocated 4947 logic boxes (0 between chips), 270 flops
00 SCSCHED  | Rescheduled in global scope 0 boxes
00 SCSCHED  | Unmapped 171 boxes
00 SCSCHED  | Compacted 26147 FD01 boxes
00 SCSCHED  | Chip two-hop tries 0, success 0
00 SCSCHED  | 
00 SCSCHED  | Found DBO_CAPTURE and used it to control SACB capturing.
00 SCSCHED  | Max DBO capture step = 2
00 SCSCHED  | Extra 0 step is inserted between max_DBO capture step and interrupt
00 SCSCHED  | SA DONE signal is routed to GP HCB 1
00 SCSCHED  | Routed to interrupt HCB at chip 0 (board 0, chip 0, ep 909), at step 17 for signal 247357: xc_top._ET3_COMPILER_RESERVED_NAME_ORION_INTERRUPT_
00 SCSCHED  | Estimated IO probes = 15712, FF probes = 65262, DYNP probes = 174
00 SCSCHED  | extra probes per domain = 0
00 SCSCHED  | flops input routing begins at 14:43:42, max step 143...
00 SCSCHED  | 
00 SCSCHED  | flops input routing ends at 14:43:42, max step 143
00 SCSCHED  | 
00 SCSCHED  | data capturing begins at 14:43:42
00 SCSCHED  | 
00 SCSCHED  | 80910 nets to capture
00 SCSCHED  | Captured 64 qt_curr_emul_cycle nets in DCC 0
00 SCSCHED  | Captured 64 xc_top.simTime nets in DCC 0
00 SCSCHED  | Captured 64 xc_top.simTime@QTshadow nets in DCC 0
00 SCSCHED  | set captured_nets_cycle_1 = 90112
00 SCSCHED  | set captured_nets_cycle_2_to_n = 20480
00 SCSCHED  | Trace depth = 3033152 cycles
00 SCSCHED  | Trace depth in DYNP mode = 4194304 cycles
00 SCSCHED  | Min step count due to probes is 124
00 SCSCHED  | building DCC_net table in et6confg
00 SCSCHED  | data capturing ends at 14:43:42, max step 143
00 SCSCHED  | Captured 80974 nets
00 SCSCHED  | used DCCs = 1, DCC utilization = 89%
00 SCSCHED  | 
00 SCSCHED  | scheduling complete
00 SCSCHED  | maximum step: 187.
00 SCSCHED  | step count: 188
00 SCSCHED  | 
00 SCSCHED  | 
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et5analyzer' on 05/09/2024 14:43:42
00 DATABASE | Parms: '-num_paths 1 -from_scheduler'
00 ET5ANAL* |                                    
00 ET5ANAL* |                           VXE, VEngineering
00 ET5ANAL* |             Copyright(C) 1995-2021, Cadence Design Systems
00 ET5ANAL* |                          All rights reserved
00 ET5ANAL* |                      ET5 Post-Scheduler Analyzer
00 ET5ANAL* |                            RELEASE 6.0.2.6
00 ET5ANAL* |                                    
00 ET5ANAL* | et5analyzer created on Aug  3 2023 at 22:05:33
00 ET5ANAL* | 
00 ET5ANAL* | Memory placement and schedule details are written to xcva_top.memschedule
00 ET5ANAL* | ***********************
00 ET5ANAL* | Critical paths analysis
00 ET5ANAL* | ***********************
00 ET5ANAL* | Instructions per cycle: 188
00 ET5ANAL* | Post-scheduling critical path
00 ET5ANAL* | 
00 ET5ANAL* |   Location legend:  All values are in decimal.
00 ET5ANAL* |   [brd,chp,cls,ep]
00 ET5ANAL* |     |   |   |   |
00 ET5ANAL* |     |   |   |   +-- emulation processor index within the cluster
00 ET5ANAL* |     |   |   +------ processor cluster index within chip
00 ET5ANAL* |     |   +---------- chip index within board
00 ET5ANAL* |     +-------------- board index
00 ET5ANAL* | 
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by levels
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                                      sinks
00 ET5ANAL* | Count  Location      Step  Jump  Level  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 307456 will add 101 steps after it is scheduled.
00 ET5ANAL* |    . [000,000,017,6]   87 +   0         NET      37820      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,017,6]   87 +   0    102  XBOB    307456   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,017,1]   87 +   0         NET      37821      1  QTLA%break
00 ET5ANAL* |    2 [000,000,017,1]   87 +   0    103  LOGIC   339921   2: 2  
00 ET5ANAL* |    . [000,000,017,0]   87 +   0         NET      37816      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,017,0]   87 +   0    104  LOGIC   368020   1: 1  
00 ET5ANAL* |    . [000,000,017,0]   86 +   1         NET      39177      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,108,2]   81 +   5    110  LOGIC   339920   3: 2  
00 ET5ANAL* |    . [000,000,108,0]   81 +   0         NET      10747      1  _ADpGn
00 ET5ANAL* |    5 [000,000,108,0]   81 +   0    111  LOGIC   339918   4: 4  
00 ET5ANAL* |    . [000,000,108,0]   80 +   1         NET      96196     11  QTLA%SDL.top.run_stop_ctl.stop_request
00 ET5ANAL* |    6 [000,000,111,1]   79 +   1    113  LOGIC   339651   4: 2  
00 ET5ANAL* |    . [000,000,111,0]   79 +   0         NET      96201      3  QTLA%SDL.top.run_stop_ctl.stop_request_sum
00 ET5ANAL* |    7 [000,000,111,0]   79 +   0    114  LOGIC   339648   3: 2  
00 ET5ANAL* |    . [000,000,111,3]   78 +   1         NET      10902      2  QTLA%SDL.top.run_stop_ctl.stop_on_trigger
00 ET5ANAL* |    8 [000,000,111,3]   78 +   0    115  LOGIC   339646   3: 1  
00 ET5ANAL* |    . [000,000,111,2]   78 +   0         NET      95110     67  QTLA%SDL.top.run_stop_ctl.latched_trigger
00 ET5ANAL* |    9 [000,000,111,2]   78 +   0    116  LOGIC   339586   4: 4  
00 ET5ANAL* |    . [000,000,111,0]   78 +   0         NET      11021      1  _ADpGx
00 ET5ANAL* |   10 [000,000,111,0]   78 +   0    117  LOGIC   339585   4: 2  
00 ET5ANAL* |    . [000,000,108,0]   76 +   2         NET      11034      3  QTLA%SDL.top.run_stop_ctl.disable_acq_break
00 ET5ANAL* |   11 [000,000,108,0]   76 +   0    119  LOGIC   339567   2: 1  
00 ET5ANAL* |    . [000,000,107,2]   74 +   2         NET      39397     22  QTLA%SDL.top.run_stop_ctl.tsm_init_restore
00 ET5ANAL* |   12 [000,000,107,2]   74 +   0    121  LOGIC   339551   2: 2  
00 ET5ANAL* |    . [000,000,107,1]   74 +   0         NET      39414     91  QTLA%SDL.top.tsm_restore
00 ET5ANAL* |   13 [000,000,107,1]   74 +   0    122  LOGIC   339550   2: 1  
00 ET5ANAL* |    . [000,000,107,0]   74 +   0         NET     370588     20  QTLA%SDL.top.tsm_init
00 ET5ANAL* |   14 [000,000,107,0]   74 +   0    123  LOGIC    60296   4: 2  
00 ET5ANAL* |    . [000,000,107,3]   73 +   1         NET      39418      2  QTLA%SDL.top.run_stop_ctl.tsx1
00 ET5ANAL* |   15 [000,000,107,3]   73 +   0    124  LOGIC   339305   4: 2  
00 ET5ANAL* |    . [000,000,107,2]   73 +   0         NET     237432      6  QTLA%SDL.top.run_stop_ctl.sim_or_rtl_data_valid
00 ET5ANAL* |   16 [000,000,107,2]   73 +   0    125  LOGIC   144320   3: 2  
00 ET5ANAL* |    . [000,000,107,1]   73 +   0         NET     276255      2  QTLA%SDL.top.run_stop_ctl.lbrOn_mask
00 ET5ANAL* |   17 [000,000,107,1]   73 +   0    126  LOGIC   144319   4: 4  
00 ET5ANAL* |    . [000,000,107,0]   73 +   0         NET     211958      1  QTLA%SDL.top.run_stop_ctl.lbrOn_posedge
00 ET5ANAL* |   18 [000,000,107,0]   73 +   0    127  LOGIC   144318   3: 2  
00 ET5ANAL* |    . [000,000,108,2]   71 +   2         NET     211961      2  CVA_UA_1X_ANY_PHASE_ACTIVE
00 ET5ANAL* |   19 [000,000,108,2]   71 +   0    129  LOGIC   144315   2: 2  
00 ET5ANAL* |    . [000,000,108,1]   71 +   0         NET     257606      3  xc_top.evalOn
00 ET5ANAL* |   20 [000,000,108,1]   71 +   0    130  LOGIC   144313   4: 4  
00 ET5ANAL* |    . [000,000,108,0]   71 +   0         NET     251699      4  _AAAC[27608]
00 ET5ANAL* |   21 [000,000,108,0]   71 +   0    131  LOGIC   144296   4: 2  
00 ET5ANAL* |    . [000,000,108,3]   70 +   1         NET     231627      1  _AAAC[27587]$inv6258
00 ET5ANAL* |   22 [000,000,108,3]   70 +   0    132  LOGIC   119115   4: 4  
00 ET5ANAL* |    . [000,000,108,2]   70 +   0         NET     328695     24  _AAAA[6754]
00 ET5ANAL* |   23 [000,000,108,2]   70 +   0    133  LOGIC    67137   3: 3  
00 ET5ANAL* |    . [000,000,108,1]   70 +   0         NET     294722      1  _AAAA[5472]$inv5552
00 ET5ANAL* |   24 [000,000,108,1]   70 +   0    134  LOGIC    84032   3: 1  
00 ET5ANAL* |    . [000,000,108,0]   70 +   0         NET     233347     10  _AAAA[6084]
00 ET5ANAL* |   25 [000,000,108,0]   70 +   0    135  LOGIC   162976   3: 3  
00 ET5ANAL* |    . [000,000,108,0]   69 +   1         NET     200691      1  _AAAA[6087]
00 ET5ANAL* |   26 [000,000,190,0]   64 +   5    141  LOGIC   162975   3: 1  
00 ET5ANAL* |    . [000,000,190,0]   63 +   1         NET     200692      1  
00 ET5ANAL* |   27 [000,000,129,0]   60 +   3    145  LOGIC   162974   4: 4  
00 ET5ANAL* |    . [000,000,129,0]   59 +   1         NET     254323     16  IXC_GFIFO.I.I.rptr[2]
00 ET5ANAL* |   28 [000,000,189,0]   56 +   3    149  LOGIC   169048   1: 1  
00 ET5ANAL* |    . [000,000,189,0]   55 +   1         NET     200946      4  _AAAE[2491]
00 ET5ANAL* |   29 [000,000,129,0]   52 +   3    153  LOGIC   162610   2: 1  
00 ET5ANAL* |    . [000,000,129,0]   51 +   1         NET     200947      9  _AAAE[366]
00 ET5ANAL* |   30 [000,000,189,2]   48 +   3    157  LOGIC   162609   3: 2  
00 ET5ANAL* |    . [000,000,189,0]   48 +   0         NET     201000      1  _AAAE[1759]$inv12827
00 ET5ANAL* |   31 [000,000,189,0]   48 +   0    158  LOGIC   162556   3: 3  
00 ET5ANAL* |    . [000,000,190,0]   46 +   2         NET     201011     17  
00 ET5ANAL* |   32 [000,000,190,0]   46 +   0    160  LOGIC   162551   2: 1  
00 ET5ANAL* |    . [000,000,185,0]   44 +   2         NET     201172     44  _AAAE[2027]
00 ET5ANAL* |   33 [000,000,185,0]   44 +   0    162  LOGIC   162382   2: 1  
00 ET5ANAL* |    . [000,000,189,0]   42 +   2         NET     201233      2  _AAAE[2003]$inv12761
00 ET5ANAL* |   34 [000,000,189,0]   42 +   0    165  LOGICx  162310   2: 2  
00 ET5ANAL* |    . [000,000,190,0]   40 +   2         NET     201279      4  _AAAE[2036]
00 ET5ANAL* |   35 [000,000,190,0]   40 +   0    167  LOGIC   162252   3: 1  
00 ET5ANAL* |    . [000,000,190,0]   39 +   1         NET     201389      2  _AAAE[1613]
00 ET5ANAL* |   36 [000,000,165,2]   36 +   3    171  LOGIC   162109   4: 4  
00 ET5ANAL* |    . [000,000,165,1]   36 +   0         NET     201390      1  
00 ET5ANAL* |   37 [000,000,165,1]   36 +   0    172  LOGIC   162108   4: 1  
00 ET5ANAL* |    . [000,000,165,0]   36 +   0         NET     201445      1  _AAAE[1606]
00 ET5ANAL* |   38 [000,000,165,0]   36 +   0    173  LOGIC   162047   3: 2  
00 ET5ANAL* |    . [000,000,165,0]   34 +   2         NET     201457      3  _AAAE[5632]
00 ET5ANAL* |   39 [000,000,080,0]   29 +   5    179  LOGIC   162033   4: 1  
00 ET5ANAL* |    . [000,000,080,6]   28 +   1         NET     201458      1  
00 ET5ANAL* |   40 [000,000,080,6]   28 +   0    180  LOGIC   162032   4: 1  
00 ET5ANAL* |    . [000,000,080,6]   27 +   1         NET     247921      2  _AAAE[56407]
00 ET5ANAL* |   41 [000,000,131,0]   22 +   5    186  LOGIC   117261   3: 2  
00 ET5ANAL* |    . [000,000,131,0]   21 +   1         NET     247920      1  _ADmSp
00 ET5ANAL* |   42 [000,000,000,0]   13 +   8    193  XMPRe      456  18:18  ET5_V1_H1.IXC_GFIFO.I.I.U10464
00 ET5ANAL* |    . [000,000,000,0]   13 +   0         NET     247256      1  _ACxfA
00 ET5ANAL* |   43 [000,000,000,0]   12 +   1    195  XMPWe      459  91:90  ET5_V1_H1.IXC_GFIFO.I.I.ixc_gfm_ififo
00 ET5ANAL* |    . [000,000,176,0]   11 +   1         NET     246998      4  _ADmeX
00 ET5ANAL* |   44 [000,000,087,0]    6 +   5    201  LOGIC   167385   3: 3  
00 ET5ANAL* |    . [000,000,087,0]    5 +   1         NET     324127      1  _AAAE[3713]
00 ET5ANAL* |   45 [000,000,177,0]    0 +   5    207  FD01     98328   4: 0  
00 ET5ANAL* | ======================================================================================
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by steps
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                               sinks
00 ET5ANAL* | Count  Location      Step  Jump  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 307456 will add 101 steps after it is scheduled.
00 ET5ANAL* |    . [000,000,017,6]   87 +   0  NET      37820      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,017,6]   87 +   0  XBOB    307456   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,017,1]   87 +   0  NET      37821      1  QTLA%break
00 ET5ANAL* |    2 [000,000,017,1]   87 +   0  LOGIC   339921   2: 2  
00 ET5ANAL* |    . [000,000,017,0]   87 +   0  NET      37816      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,017,0]   87 +   0  LOGIC   368020   1: 1  
00 ET5ANAL* |    . [000,000,017,0]   86 +   1  NET      39177      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,108,2]   81 +   5  LOGIC   339920   3: 2  
00 ET5ANAL* |    . [000,000,108,0]   81 +   0  NET      10747      1  _ADpGn
00 ET5ANAL* |    5 [000,000,108,0]   81 +   0  LOGIC   339918   4: 4  
00 ET5ANAL* |    . [000,000,108,0]   80 +   1  NET      96196     11  QTLA%SDL.top.run_stop_ctl.stop_request
00 ET5ANAL* |    6 [000,000,111,1]   79 +   1  LOGIC   339651   4: 2  
00 ET5ANAL* |    . [000,000,111,0]   79 +   0  NET      96201      3  QTLA%SDL.top.run_stop_ctl.stop_request_sum
00 ET5ANAL* |    7 [000,000,111,0]   79 +   0  LOGIC   339648   3: 2  
00 ET5ANAL* |    . [000,000,111,3]   78 +   1  NET      10902      2  QTLA%SDL.top.run_stop_ctl.stop_on_trigger
00 ET5ANAL* |    8 [000,000,111,3]   78 +   0  LOGIC   339646   3: 1  
00 ET5ANAL* |    . [000,000,111,2]   78 +   0  NET      95110     67  QTLA%SDL.top.run_stop_ctl.latched_trigger
00 ET5ANAL* |    9 [000,000,111,2]   78 +   0  LOGIC   339586   4: 4  
00 ET5ANAL* |    . [000,000,111,0]   78 +   0  NET      11021      1  _ADpGx
00 ET5ANAL* |   10 [000,000,111,0]   78 +   0  LOGICx  339585   4: 2  
00 ET5ANAL* |    . [000,000,108,0]   76 +   2  NET      11034      3  QTLA%SDL.top.run_stop_ctl.disable_acq_break
00 ET5ANAL* |   11 [000,000,108,0]   76 +   0  LOGIC   339567   2: 1  
00 ET5ANAL* |    . [000,000,107,2]   74 +   2  NET      39397     22  QTLA%SDL.top.run_stop_ctl.tsm_init_restore
00 ET5ANAL* |   12 [000,000,107,2]   74 +   0  LOGIC   339551   2: 1  
00 ET5ANAL* |    . [000,000,107,0]   74 +   0  NET     370588     20  QTLA%SDL.top.tsm_init
00 ET5ANAL* |   13 [000,000,107,0]   74 +   0  LOGIC    60296   4: 2  
00 ET5ANAL* |    . [000,000,107,3]   73 +   1  NET      39418      2  QTLA%SDL.top.run_stop_ctl.tsx1
00 ET5ANAL* |   14 [000,000,107,3]   73 +   0  LOGIC   339305   4: 2  
00 ET5ANAL* |    . [000,000,107,2]   73 +   0  NET     237432      6  QTLA%SDL.top.run_stop_ctl.sim_or_rtl_data_valid
00 ET5ANAL* |   15 [000,000,107,2]   73 +   0  LOGIC   144320   3: 2  
00 ET5ANAL* |    . [000,000,107,1]   73 +   0  NET     276255      2  QTLA%SDL.top.run_stop_ctl.lbrOn_mask
00 ET5ANAL* |   16 [000,000,107,1]   73 +   0  LOGIC   144319   4: 4  
00 ET5ANAL* |    . [000,000,107,0]   73 +   0  NET     211958      1  QTLA%SDL.top.run_stop_ctl.lbrOn_posedge
00 ET5ANAL* |   17 [000,000,107,0]   73 +   0  LOGIC   144318   3: 2  
00 ET5ANAL* |    . [000,000,108,2]   71 +   2  NET     211961      2  CVA_UA_1X_ANY_PHASE_ACTIVE
00 ET5ANAL* |   18 [000,000,108,2]   71 +   0  LOGIC   144315   2: 2  
00 ET5ANAL* |    . [000,000,108,1]   71 +   0  NET     257606      3  xc_top.evalOn
00 ET5ANAL* |   19 [000,000,108,1]   71 +   0  LOGIC   144313   4: 4  
00 ET5ANAL* |    . [000,000,108,0]   71 +   0  NET     251699      4  _AAAC[27608]
00 ET5ANAL* |   20 [000,000,108,0]   71 +   0  LOGIC   144296   4: 2  
00 ET5ANAL* |    . [000,000,108,3]   70 +   1  NET     231627      1  _AAAC[27587]$inv6258
00 ET5ANAL* |   21 [000,000,108,3]   70 +   0  LOGIC   119115   4: 4  
00 ET5ANAL* |    . [000,000,108,2]   70 +   0  NET     328695     24  _AAAA[6754]
00 ET5ANAL* |   22 [000,000,108,2]   70 +   0  LOGIC    67137   3: 3  
00 ET5ANAL* |    . [000,000,108,1]   70 +   0  NET     294722      1  _AAAA[5472]$inv5552
00 ET5ANAL* |   23 [000,000,108,1]   70 +   0  LOGIC    84032   3: 1  
00 ET5ANAL* |    . [000,000,108,0]   70 +   0  NET     233347     10  _AAAA[6084]
00 ET5ANAL* |   24 [000,000,108,0]   70 +   0  LOGIC   162976   3: 3  
00 ET5ANAL* |    . [000,000,108,0]   69 +   1  NET     200691      1  _AAAA[6087]
00 ET5ANAL* |   25 [000,000,190,0]   64 +   5  LOGIC   162975   3: 1  
00 ET5ANAL* |    . [000,000,190,0]   63 +   1  NET     200692      1  
00 ET5ANAL* |   26 [000,000,129,0]   60 +   3  LOGIC   162974   4: 4  
00 ET5ANAL* |    . [000,000,129,0]   59 +   1  NET     254323     16  IXC_GFIFO.I.I.rptr[2]
00 ET5ANAL* |   27 [000,000,189,0]   56 +   3  LOGIC   169048   1: 1  
00 ET5ANAL* |    . [000,000,189,0]   55 +   1  NET     200946      4  _AAAE[2491]
00 ET5ANAL* |   28 [000,000,129,0]   52 +   3  LOGIC   162610   2: 1  
00 ET5ANAL* |    . [000,000,129,0]   51 +   1  NET     200947      9  _AAAE[366]
00 ET5ANAL* |   29 [000,000,189,2]   48 +   3  LOGIC   162609   3: 2  
00 ET5ANAL* |    . [000,000,189,0]   48 +   0  NET     201000      1  _AAAE[1759]$inv12827
00 ET5ANAL* |   30 [000,000,189,0]   48 +   0  LOGICx  162556   3: 2  
00 ET5ANAL* |    . [000,000,189,1]   46 +   2  NET     201002      1  
00 ET5ANAL* |   31 [000,000,189,1]   46 +   0  LOGIC   168209   4: 1  
00 ET5ANAL* |    . [000,000,189,0]   46 +   0  NET     201171      7  
00 ET5ANAL* |   32 [000,000,189,0]   46 +   0  LOGIC   162383   2: 1  
00 ET5ANAL* |    . [000,000,185,0]   44 +   2  NET     201172     44  _AAAE[2027]
00 ET5ANAL* |   33 [000,000,185,0]   44 +   0  LOGICx  162382   2: 1  
00 ET5ANAL* |    . [000,000,189,0]   42 +   2  NET     201233      2  _AAAE[2003]$inv12761
00 ET5ANAL* |   34 [000,000,189,0]   42 +   0  LOGIC   162310   2: 2  
00 ET5ANAL* |    . [000,000,190,0]   40 +   2  NET     201279      4  _AAAE[2036]
00 ET5ANAL* |   35 [000,000,190,0]   40 +   0  LOGICx  162252   3: 1  
00 ET5ANAL* |    . [000,000,190,0]   39 +   1  NET     201389      2  _AAAE[1613]
00 ET5ANAL* |   36 [000,000,165,2]   36 +   3  LOGIC   162109   4: 4  
00 ET5ANAL* |    . [000,000,165,1]   36 +   0  NET     201390      1  
00 ET5ANAL* |   37 [000,000,165,1]   36 +   0  LOGIC   162108   4: 1  
00 ET5ANAL* |    . [000,000,165,0]   36 +   0  NET     201445      1  _AAAE[1606]
00 ET5ANAL* |   38 [000,000,165,0]   36 +   0  LOGIC   162047   3: 1  
00 ET5ANAL* |    . [000,000,165,0]   35 +   1  NET     201461      3  _AAAE[5631]
00 ET5ANAL* |   39 [000,000,080,1]   30 +   5  LOGIC   162028   4: 2  
00 ET5ANAL* |    . [000,000,080,0]   30 +   0  NET     201463      1  
00 ET5ANAL* |   40 [000,000,080,0]   30 +   0  LOGIC   162026   4: 2  
00 ET5ANAL* |    . [000,000,083,0]   28 +   2  NET     248307      4  _AAAE[56443]
00 ET5ANAL* |   41 [000,000,083,0]   28 +   0  LOGIC   117068   3: 2  
00 ET5ANAL* |    . [000,000,083,0]   27 +   1  NET     248306      1  _ADmWa
00 ET5ANAL* |   42 [000,000,000,0]   14 +  13  XMPRe   370685  18:18  ET5_V4_H1.IXC_GFIFO.I.I.U10464
00 ET5ANAL* |    . [000,000,000,0]   13 +   1  NET     383748      1  
00 ET5ANAL* |   43 [000,000,000,0]   13 +   0  XMPWe   370683  91:28  ET5_V4_H1.IXC_GFIFO.I.I.ixc_gfm_ififo
00 ET5ANAL* |    . [000,000,142,0]   12 +   1  NET     247244      1  IXC_GFIFO.I.I.n13@QTshadow
00 ET5ANAL* |   44 [000,000,177,0]    9 +   3  LOGIC   177581   1: 1  
00 ET5ANAL* |    . [000,000,177,2]    8 +   1  NET     254700      2  _ADfXW
00 ET5ANAL* |   45 [000,000,177,2]    8 +   0  FD01    114235   4: 0  
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Maximum jump of 13 steps occurs at step 14
00 ET5ANAL* | 0 inter-chip hops, 0 steps inter-chip delay
00 ET5ANAL* | ======================================================================================
00 ET5ANAL* | End of critical path
00 ET5ANAL* | 
00 ET5ANAL* | 
00 ET5ANAL* | 
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et5analyzer' (Elapsed time 0.03s (0.16u+0.01s), Memory used 4632 Mb) on 05/09/2024 14:43:42
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/SCsched' (Elapsed time 1.82s (2.24u+0.14s), Memory used 4632 Mb) on 05/09/2024 14:43:42
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6xtime' on 05/09/2024 14:43:42
00 DATABASE | Parms: ''
00 ET6XTIME |                                    
00 ET6XTIME |                ET6 EXTERNAL TIMING ANALYZER AND BITGEN
00 ET6XTIME |                            RELEASE 6.0.2.6
00 ET6XTIME |                                    
00 ET6XTIME | et6xtime created on Aug  3 2023 at 22:13:09.
00 ET6XTIME | found breakpoint at ep 142 box 307456 signal QTLA%break
00 ET6XTIME | There are no targets defined in the design
00 ET6XTIME | 
00 ET6XTIME | Generated xtime and ttime files
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et6xtime' (Elapsed time 0.01s (0.00u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:42
00 DATABASE | Calling '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3lconf' on 05/09/2024 14:43:42
00 DATABASE | Parms: ''
00 ET3LCONF | * dbFiles/etapi.mem_slices creation file starts at 14:43:42, finishes at 14:43:42. Saved 212 slices, wrote 16960 bytes. (rc: 0)
00 ET3LCONF | * COMPILED without WIRE_DUPLICATION, for a SINGLE_SUBSET, with SIM_ACCEL 
00 ET3LCONF | COMPILED ON 05/09/2024 AT 14:43:40 WITH SEED 566127778
00 ET3LCONF | MINOR_CYCLES_PER_MAJOR_CYCLE  188
00 ET3LCONF | + 8_CHIP_BOARD           0 ET6E BRD000000000000 0
00 ET3LCONF | - MEMORY_CARD_V1  0  0
00 ET3LCONF | - CHIP  0   1
00 ET3LCONF | - CHIP  0   2
00 ET3LCONF | - CHIP  0   3
00 ET3LCONF | - CHIP  0   4
00 ET3LCONF | - CHIP  0   5
00 ET3LCONF | - CHIP  0   6
00 ET3LCONF | - CHIP  0   7
00 ET3LCONF | - XBI  0   0  87
00 ET3LCONF | - XBO  0   0  87
00 ET3LCONF | - TARGET_LANE  0 0 A
00 DATABASE | Return from '/lan/cva_rel/vxe23h1/23.03.131.s001/tools.lnx86/lib/64bit/et3lconf' (Elapsed time 0.01s (0.00u+0.00s), Memory used 4632 Mb) on 05/09/2024 14:43:42
00 DATABASE | Calling 'svproto' on 05/09/2024 14:43:42
00 DATABASE | Parms: 'xcva_top'
00 DATABASE | Return from 'svproto' (Elapsed time 0.23s (0.18u+0.04s), Memory used 4632 Mb) on 05/09/2024 14:43:42
00 DATABASE | Compiler Statistics:
00 DATABASE | ENVRN |  ModuleLast      | 8          | OTHER:et3lconf
00 DATABASE | ENVRN |  ModuleCurrent   | 8          | None
00 DATABASE | CONFG |  NumDomains      | 1          | 
00 DATABASE | CONFG |  NumASICs        | 1          | 
00 DATABASE | CONFG |  ModuleStatus    | 1          | Passed
00 DATABASE | CONFG |  EmType          | 4          | ET6
00 DATABASE | NLOPT |  ModuleStatus    | 1          | Passed
00 DATABASE | MPART |  totalXINTports  | 0          | 
00 DATABASE | MPART |  totalSINTports  | 0          | 
00 DATABASE | MPART |  totalLPDDRports | 0          | 
00 DATABASE | MPART |  totalBINTports  | 0          | 
00 DATABASE | MPART |  totalDDRports   | 0          | 
00 DATABASE | LOADA |  ModuleStatus    | 1          | Passed
00 DATABASE | SCHED |  ModuleStatus    | 1          | Passed
00 DATABASE | OTHER |  ModuleStatus    | 1          | Passed
00 DATABASE | Compile finished without errors, last module called was OTHER:et3lconf
00 DATABASE | 
BEDB: Cleaning all
BEDB: Cleaning SCschedlib
BEDB: Cleaning omlib
BEDB: Cleaning memutil
BEDB: Cleaning et6confg
00 DATABASE | et6confg called to clean-up and terminate.
BEDB: Cleaning et3confg
00 DATABASE | et3confg called to clean-up and terminate.
BEDB: Cleaning et3lib
