INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sources_1/new/SPI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-2458] undeclared symbol chip_select, assumed default net type wire [C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sources_1/new/SPI.sv:25]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3248] data object 'sclk' is already declared [C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sim_1/new/tb.sv:27]
WARNING: [VRFC 10-3703] second declaration of 'sclk' ignored [C:/Users/Kacper/Desktop/JOS/GeneratorSPI/SPI_Dac/SPI_Dac.srcs/sim_1/new/tb.sv:27]
