BRAYTON, R., ET AL. 1995. VIS: A system for verification and synthesis. Tech. Rep. Electronics Research Lab. Univ. California-Berkeley, Berkeley, CA.
G. Cabodi , P. Camurati , L. Lavagno , S. Quer, Verification and Synthesis of Counters Based on Symbolic Techniques, Proceedings of the 1997 European conference on Design and Test, p.176, March 17-20, 1997
CHENG, S., RANJAN, R., AND BRAYTON, R. 1996. Modeling multi-phase systems and levelsensitive latches in VIS. VIS User Documentation--http://www-cad.eecs.berkeley.edu/-vis/ doc/two_phase.html (Dec.).
COUDERT, O., AND MADRE, J. 1990. A unified framework for formal verification of sequential circuits. In Proceedings of the International Conference on Computer-Aided Design, (Nov.).
HASTEER, G., MATHUR, A., AND BANERJEE, P. 1997. A framework for equivalence checking of multi-phase FSMS. In Proceedings of High-Level Design Validation and Test Symposium, (Oakland, CA, Nov.).
Gagan Hasteer , Anmol Mathur , Prithviraj Banerjee, An implicit algorithm for finding steady states and its application to FSM verification, Proceedings of the 35th annual Design Automation Conference, p.611-614, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277203]
LEISERSON, C., AND SAXE, J. 1991. Retiming synchronous circuitry. Algorithmica 6, 5-35.
Naresh Maheshwari , Sachin S. Sapatnekar, An improved algorithm for minimum-area retiming, Proceedings of the 34th annual Design Automation Conference, p.2-7, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266025]
PIXLEY, C. 1992. A theory an implementation of sequential hardware equivalence. IEEE Trans. Computer-Aided Des. (Dec.). 1469-1494.
RANJAN, R., AzIz, A., PLESSIER, C., PIXLEY, C., AND BRAYTON, R. 1995. Efficient BDD algorithms for FSM synthesis and verification. In Proceedings of the International Workshop on Logic Synthesis (Lake Tahoe, NV, May).
Narendra Shenoy , Richard Rudell, Efficient implementation of retiming, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.226-233, November 06-10, 1994, San Jose, California, USA
Vigyan Singhal , Robert K. Brayton, Design replacements for sequential circuits, University of California, Berkeley, 1996
Vigyan Singhal , Carl Pixley , Richard L. Rudell , Robert K. Brayton, The validity of retiming sequential circuits, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.316-321, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217548]
TOUATI, H., AND BRAYTON, R. 1993. Computing the initial states of retimed circuits. IEEE Trans. Computer-Aided Des., (Jan.), 157-162.
TOUATI, H., SAVOJ, H., LIN, B., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1990. Implicit state enumeration of finite state machines using BDDs. In Proceedings of the International Conference on Computer-Aided Design (Nov.).
