<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003741A1-20030102-D00000.TIF SYSTEM "US20030003741A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00001.TIF SYSTEM "US20030003741A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00002.TIF SYSTEM "US20030003741A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00003.TIF SYSTEM "US20030003741A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00004.TIF SYSTEM "US20030003741A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00005.TIF SYSTEM "US20030003741A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00006.TIF SYSTEM "US20030003741A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00007.TIF SYSTEM "US20030003741A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00008.TIF SYSTEM "US20030003741A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00009.TIF SYSTEM "US20030003741A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00010.TIF SYSTEM "US20030003741A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00011.TIF SYSTEM "US20030003741A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00012.TIF SYSTEM "US20030003741A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00013.TIF SYSTEM "US20030003741A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00014.TIF SYSTEM "US20030003741A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00015.TIF SYSTEM "US20030003741A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00016.TIF SYSTEM "US20030003741A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00017.TIF SYSTEM "US20030003741A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00018.TIF SYSTEM "US20030003741A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00019.TIF SYSTEM "US20030003741A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00020.TIF SYSTEM "US20030003741A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00021.TIF SYSTEM "US20030003741A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00022.TIF SYSTEM "US20030003741A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00023.TIF SYSTEM "US20030003741A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00024.TIF SYSTEM "US20030003741A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00025.TIF SYSTEM "US20030003741A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00026.TIF SYSTEM "US20030003741A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00027.TIF SYSTEM "US20030003741A1-20030102-D00027.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00028.TIF SYSTEM "US20030003741A1-20030102-D00028.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00029.TIF SYSTEM "US20030003741A1-20030102-D00029.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00030.TIF SYSTEM "US20030003741A1-20030102-D00030.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00031.TIF SYSTEM "US20030003741A1-20030102-D00031.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00032.TIF SYSTEM "US20030003741A1-20030102-D00032.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00033.TIF SYSTEM "US20030003741A1-20030102-D00033.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00034.TIF SYSTEM "US20030003741A1-20030102-D00034.TIF" NDATA TIF>
<!ENTITY US20030003741A1-20030102-D00035.TIF SYSTEM "US20030003741A1-20030102-D00035.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003741</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10222855</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020819</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>11-002536</doc-number>
</priority-application-number>
<filing-date>19990108</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/302</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L021/461</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>689000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Method of fabricating semiconductor device</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10222855</doc-number>
<kind-code>A1</kind-code>
<document-date>20020819</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09479243</doc-number>
<document-date>20000107</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6455436</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Tetsuya</given-name>
<family-name>Ueda</family-name>
</name>
<residence>
<residence-non-us>
<city>Osaka</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Eiji</given-name>
<family-name>Tamaoka</family-name>
</name>
<residence>
<residence-non-us>
<city>Hyogo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Nobuo</given-name>
<family-name>Aoi</family-name>
</name>
<residence>
<residence-non-us>
<city>Hyogo</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.</organization-name>
<address>
<city>Osaka</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>NIXON PEABODY, LLP</name-1>
<name-2></name-2>
<address>
<address-1>8180 GREENSBORO DRIVE</address-1>
<address-2>SUITE 800</address-2>
<city>MCLEAN</city>
<state>VA</state>
<postalcode>22102</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">After successively depositing a first metal film and a first silicon oxide film on an insulating film formed on a semiconductor substrate, etching is carried out by using a first resist pattern as a mask, so as to form a first interlayer insulating film having openings from the first silicon oxide film and first metal interconnects from the first metal film. A third interlayer insulating film of an organic film is filled in the openings of the first interlayer insulating film, and the first interlayer insulating film is etched by using a hard mask. A second metal film is then filled in a space in the second interlayer insulating film, so as to form second metal interconnects. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to a method of fabricating a semiconductor device having multilayer interconnects. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Recently remarkably developed semiconductor process techniques have enabled super refinement and high integration of interconnects and semiconductor devices, and hence, ULSIs have been largely improved in their performance. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> In accordance with improvement in the integration of interconnects, however, the operation speed of a device has become restricted by delay of a signal on an interconnect. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Accordingly, in a ULSI of the 0.25 &mgr;m generation or later, SiO<highlight><subscript>2 </subscript></highlight>(with a dielectric constant &egr; of 4.3) conventionally used as a material for an interlayer insulating film is to be replaced with another material with a smaller dielectric constant, such as SiOF doped with fluorine (&egr;&equals;3.5) and SiO:C including an organic substance (&egr;&equals;2.8 through 3.2) (hereinafter referred to as organic SOG). </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Now, a method of fabricating a semiconductor device in which the dielectric constant between interconnects is reduced by using organic SOG disclosed in Japanese Laid-Open Patent Publication No. 9-82799 will be described with reference to FIGS. <highlight><bold>34</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>34</bold></highlight>(<highlight><italic>e</italic></highlight>). </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> First, as is shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>a</italic></highlight>), an aluminum alloy film with a thickness of 500 nm is deposited on a semiconductor substrate <highlight><bold>10</bold></highlight>, and a first SiOF film (including 6 atom % of fluorine and having a dielectric constant of 3) with a thickness of 200 nm is then deposited on the aluminum alloy film by plasma enhanced CVD. Next, the first SiOF film is patterned into a mask pattern <highlight><bold>12</bold></highlight> by using a resist pattern as a mask, the resist pattern is then removed, and the aluminum alloy film is patterned into lower-layer interconnects <highlight><bold>11</bold></highlight> (with a minimum line spacing of 300 nm) by using the mask pattern <highlight><bold>12</bold></highlight>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> Then, as is shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>b</italic></highlight>), a second SiOF film <highlight><bold>13</bold></highlight> (including 6 atom % of fluorine and having a dielectric constant of 3) with a thickness of 100 nm is deposited on the entire surface of the semiconductor substrate <highlight><bold>10</bold></highlight> by the plasma enhanced CVD. An organic SOG film <highlight><bold>14</bold></highlight> (having a dielectric constant of 3) with a thickness of 750 nm is then deposited on the second SiOF film <highlight><bold>13</bold></highlight>, and the organic SOG film <highlight><bold>14</bold></highlight> is locally flattened. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Next, as is shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>c</italic></highlight>), the organic SOG film <highlight><bold>14</bold></highlight> is entirely flattened by CMP using an abrasive of pH 9 including dispersed noncrystal cerium oxide, thereby forming a first interlayer insulating film <highlight><bold>14</bold></highlight>A. In this case, the CMP is carried out until a portion of the organic SOG film <highlight><bold>14</bold></highlight> above the lower-layer interconnects <highlight><bold>11</bold></highlight> is removed, but the lower-layer interconnects <highlight><bold>11</bold></highlight> are never exposed because the second SiOF film <highlight><bold>13</bold></highlight> works as an etching stopper. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Then, as is shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>d</italic></highlight>), a second interlayer insulating film <highlight><bold>15</bold></highlight> of a silicon oxide film is deposited on the entire surface of the semiconductor substrate <highlight><bold>10</bold></highlight> by the plasma enhanced CVD. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Thereafter, as is shown in <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>e</italic></highlight>), via holes <highlight><bold>15</bold></highlight><highlight><italic>a </italic></highlight>are formed in the second interlayer insulating film <highlight><bold>15</bold></highlight>, and upper-layer interconnects <highlight><bold>16</bold></highlight> connected to the lower-layer interconnects <highlight><bold>11</bold></highlight> through the via holes <highlight><bold>15</bold></highlight><highlight><italic>a </italic></highlight>are formed on the second interlayer insulating film <highlight><bold>15</bold></highlight>. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> In a semiconductor device fabricated as described above, parasitic capacity between the lower-layer interconnects <highlight><bold>11</bold></highlight> having the minimum line spacing therebetween is measured, resulting in finding that the dielectric constant is 3 and that the parasitic capacity is small. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> The conventional method of fabricating a semiconductor device has, however, the following problems when the line width of the lower-layer interconnect <highlight><bold>11</bold></highlight> is designed to be the same as the dimension of the via hole <highlight><bold>15</bold></highlight><highlight><italic>a </italic></highlight>and alignment shift is caused in the photolithography for forming the via holes <highlight><bold>15</bold></highlight><highlight><italic>a: </italic></highlight></paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 35</cross-reference> shows the structure of a via hole <highlight><bold>17</bold></highlight> formed when the alignment shift is caused. When the alignment is shifted, a portion to be etched is shifted from the upper face of the lower-layer interconnect <highlight><bold>11</bold></highlight> and the etching proceeds to the second SiOF film <highlight><bold>13</bold></highlight> and the first interlayer insulating film <highlight><bold>14</bold></highlight>A. Therefore, not only the contact area between the via hole <highlight><bold>17</bold></highlight> and the lower-layer interconnect <highlight><bold>11</bold></highlight> is reduced but also the aspect ratio of the via hole <highlight><bold>17</bold></highlight> is increased. When the aspect ratio of the via hole <highlight><bold>17</bold></highlight> is increased, a cavity is formed in the upper-layer interconnect <highlight><bold>16</bold></highlight> during the formation thereof (see <cross-reference target="DRAWINGS">FIG. 34</cross-reference>(<highlight><italic>e</italic></highlight>)), and a gas is generated from the organic SOG film used for forming the first interlayer insulating film <highlight><bold>14</bold></highlight>A. As a result, a via contact defect can be disadvantageously caused. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> In consideration of the aforementioned conventional problems, an object of the invention is, in a method of fabricating a semiconductor device designed to have a width of a metal interconnect the same as a dimension of a via hole connected to the upper face of the metal interconnect, preventing position shift of a via contact against the metal interconnect even when alignment shift is caused in a mask pattern used for forming the via hole. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> In order to achieve the object, the first method of fabricating a semiconductor device of this invention comprises the steps of successively depositing a first metal film and a first interlayer insulating film on an insulating film formed on a semiconductor substrate; forming a first mask pattern for masking first metal interconnect forming areas on the first interlayer insulating film, and etching the first interlayer insulating film and the first metal film by using the first mask pattern, whereby forming openings in the first interlayer insulating film and forming first metal interconnects from the first metal film; filling a second interlayer insulating film made from a different material from the first interlayer insulating film in the openings of the first interlayer insulating film; forming a second mask pattern having via openings corresponding to via hole forming areas on the first interlayer insulating film and the second interlayer insulating film; etching the first interlayer insulating film by using the second mask pattern under etching conditions that an etching rate for the first interlayer insulating film is higher than an etching rate for the second interlayer insulating film, whereby forming via holes for exposing the first metal interconnects in the second interlayer insulating film; depositing a second metal film on the first interlayer insulating film and the second interlayer insulating film so as to fill the via holes; depositing a third interlayer insulating film on the second metal film; forming a third mask pattern for masking second metal interconnect forming areas on the third interlayer insulating film, and etching the second interlayer insulating film and the second metal film by using the third mask pattern, whereby forming openings in the third interlayer insulating film and forming second metal interconnects from the second metal film; and filling a fourth interlayer insulating film in an interval in the second metal interconnects and in the openings of the third interlayer insulating film. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> In the first method of fabricating a semiconductor device, the first interlayer insulating film and the first metal film are etched by using the first mask pattern, so as to form the openings in the first interlayer insulating film and form the first metal interconnects from the first metal film. Therefore, the width of the opening of the first interlayer insulating film accords with the line width of the first metal interconnect. Accordingly, the space in the second interlayer insulating film filled in the openings of the first interlayer insulating film accords with the line width of the first metal interconnect. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Therefore, when the via holes are formed in the second interlayer insulating film by etching the first interlayer insulating film by using the second mask pattern having the via openings under etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film, the dimension of each via hole in the perpendicular direction to the interconnect is smaller than both the dimension of the via opening of the second mask pattern and the line width of the first metal interconnect. Accordingly, in the design where the line width of the first metal interconnect and the dimension of the via hole are the same, the via contact is never shifted from the first metal interconnect even when the alignment shift is caused in the second mask pattern. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In this manner, the increase of the aspect ratio of the via hole can be suppressed in the first method of fabricating a semiconductor device, and hence, no cavity is formed in the via contact. As a result, a contact defect can be prevented from being caused in the via contact. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In the first method of fabricating a semiconductor device, the first interlayer insulating film is preferably made from a material including an inorganic component as a main component, and the second interlayer insulating film is preferably made from a material including an organic component as a main component. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> In this manner, the interlayer insulating film including an organic component as a main component and having a small dielectric constant is disposed in the interval in the first metal interconnects, resulting in reducing the capacity between the first metal interconnects. Furthermore, the interlayer insulating film including an inorganic component as a main component and having a good heat conducting property is disposed between the first metal interconnect and the second metal interconnect, resulting in improving a heat releasing property in the first and second metal interconnects. Thus, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> In the first method of fabricating a semiconductor device, the second interlayer insulating film preferably has a smaller dielectric constant than the first interlayer insulating film. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> In this manner, the interlayer insulating film having a small dielectric constant is disposed in the interval in the first metal interconnects, resulting in reducing the capacity between the first metal interconnects. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> In the first method of fabricating a semiconductor device, the second mask pattern is preferably a hard mask made from a metal material. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In this manner, it is easy to provide the second mask pattern with etching selectivity against the first interlayer insulating film and the second interlayer insulating film. Therefore, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In the first method of fabricating a semiconductor device, each of the via openings is preferably in a larger plan shape than each of the via holes. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In this manner, even when the alignment shift is caused in the second mask pattern, the dimension of each via contact can be prevented from being smaller than the line width of the first metal interconnect. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The second method of fabricating a semiconductor device of this invention comprises the steps of successively depositing a first metal film and a first interlayer insulating film on an insulating film formed on a semiconductor substrate; forming a first mask pattern for masking first metal interconnect forming areas on the first interlayer insulating film, and etching the first interlayer insulating film and the first metal film by using the first mask pattern, whereby forming openings in the first interlayer insulating film and forming first metal interconnects from the first metal film; filling a second interlayer insulating film made from a different material from the first interlayer insulating film in an interval in the first metal interconnects and in the openings of the first interlayer insulating film; depositing a sacrifice film of an insulating material on the first interlayer insulating film and the second interlayer insulating film; forming a second mask pattern for masking second metal interconnect forming areas on the sacrifice film, and etching the sacrifice film by using the second mask pattern, whereby forming interconnect patterns from the sacrifice film; filling a third interlayer insulating film in an interval in the interconnect patterns; forming a third mask pattern having via openings corresponding to via hole forming areas on the interconnect patterns and the third interlayer insulating film, and etching the interconnect patterns and the first interlayer insulating film by using the third mask pattern under etching conditions that an etching rate for the interconnect patterns is higher than an etching rate for the third interlayer insulating film and that an etching rate for the first interlayer insulating film is higher than an etching rate for the second interlayer insulating film, whereby forming via holes for exposing the first metal interconnects in the second interlayer insulating film; forming interconnect openings in the third interlayer insulating film by removing the interconnect patterns; and filling a second metal film in the via holes of the second interlayer insulating film and in the interconnect openings of the third interlayer insulating film, whereby simultaneously forming via contacts and second metal interconnects from the second metal film. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In the second method of fabricating a semiconductor device, the first interlayer insulating film and the first metal film are etched by using the first mask pattern, so as to form the openings in the first interlayer insulating film and form the first metal interconnects from the first metal film. Therefore, the width of the opening of the first interlayer insulating film accords with the line width of the first metal interconnect, and hence, the space in the second interlayer insulating film filled in the openings of the first interlayer insulating film accords with the line width of the first metal interconnect. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> Accordingly, when the via holes are formed in the second interlayer insulating film by etching the first interlayer insulating film by using the third mask pattern having the via openings under etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film, the dimension of each via hole in the perpendicular direction to the interconnect is smaller than both the dimension of the via opening of the third mask pattern and the line width of the first metal interconnect. Accordingly, in the design in which the line width of the first metal interconnect is the same as the dimension of the via hole, the via contact can be prevented from shifting from the first metal interconnect even when the alignment shift is caused in the second mask pattern. Thus, the increase of the aspect ratio of the via hole can be suppressed, resulting in preventing occurrence of a via contact defect. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Furthermore, after forming the interconnect patterns by etching the sacrifice film by using the second mask pattern for masking the second metal interconnect forming area, the third interlayer insulating film is filled in the interval in the interconnect patterns. Therefore, the space in the third interlayer insulating film accords with the width of the second metal interconnect forming area, and hence, the width of each interconnect opening formed in the third interlayer insulating film naturally accords with the width of the second metal interconnect forming area. Accordingly, the second metal interconnects are obtained by filling the second metal film in the interconnect openings of the third interlayer insulating film. Thus, buried interconnects having a dual damascene structure in which each via contact is never shifted from the first metal interconnect can be formed in a self-alignment manner. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> In the second method of fabricating a semiconductor device, the first interlayer insulating film is preferably made from a material including an inorganic component as a main component, and each of the second interlayer insulating film and the third interlayer insulating film is preferably made from a material including an organic component as a main component. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In this manner, the interlayer insulating films both including organic components as main components and having small dielectric constants are respectively disposed between the first metal interconnects and between the second metal interconnects, resulting in reducing the capacity between the first metal interconnects and between the second metal interconnects. Also, the interlayer insulating film including an inorganic component as a main component and having a good heat conducting property is disposed between the first metal interconnect and the second metal interconnect, resulting in improving the heat releasing property in the first and second metal interconnects. Furthermore, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> In the second method of fabricating a semiconductor device, the second interlayer insulating film and the third interlayer insulating film preferably have smaller dielectric constants than the first interlayer insulating film. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> In this manner, the interlayer insulating films having small dielectric constants are respectively disposed between the first metal interconnects and between the second metal interconnects, resulting in reducing the capacity between the first metal interconnects and between the second metal interconnects. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> In the second method of fabricating a semiconductor device, the third mask pattern is preferably a hard mask made from a metal material. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> When the third mask pattern is thus a hard mask made from a metal material, it is easy to provide the third mask pattern with the etching selectivity against the first interlayer insulating film and the second interlayer insulating film. Therefore, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> In the second method of fabricating a semiconductor device, each of the via openings is preferably in a larger plan shape than each of the via holes. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> In this manner, even when the alignment shift is caused in the third mask pattern, the dimension of each via contact can be prevented from being smaller than the line width of the first metal interconnect. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The third method of fabricating a semiconductor device of this invention comprises the steps of successively depositing a first metal film and a first interlayer insulating film on an insulating film formed on a semiconductor substrate; forming a first mask pattern for masking first metal interconnect forming areas on the first interlayer insulating film, and etching the first interlayer insulating film and the first metal film by using the first mask pattern, whereby forming openings in the first interlayer insulating film and forming first metal interconnects from the first metal film; filling a second interlayer insulating film made from a different material from the first interlayer insulating film in an interval in the first metal interconnects and in the openings of the first interlayer insulating film; successively depositing a second metal film and a third interlayer insulating film on the first interlayer insulating film and the second interlayer insulating film; forming a second mask pattern for masking second metal interconnect forming areas on the third interlayer insulating film, and etching the third interlayer insulating film and the second metal film by using the second mask pattern, whereby forming openings in the third interlayer insulating film and forming second metal interconnects from the second metal film; filling a fourth interlayer insulating film in an interval in the second metal interconnects and in the openings of the third interlayer insulating film; forming a third mask pattern having via openings corresponding to via hole forming areas on the third interlayer insulating film and the fourth interlayer insulating film; etching the third interlayer insulating film by using the third mask pattern under etching conditions that an etching rate for the third interlayer insulating film is higher than an etching rate for the fourth interlayer insulating film, whereby forming via openings in the fourth interlayer insulating film; etching the second metal interconnects by using the third mask pattern, whereby forming via openings in the second metal interconnects; etching the first interlayer insulating film by using the third mask pattern under etching conditions that an etching rate for the first interlayer insulating film is higher than an etching rate for the second interlayer insulating film, whereby forming via holes for exposing the first metal interconnects in the second interlayer insulating film; filling a third metal film in the via holes of the second interlayer insulating film and in the via openings of the second metal interconnect, whereby forming via contacts from the third metal film and connecting the via contacts to the second metal interconnects through the third metal film; and filling a burying insulating film in the via openings of the fourth interlayer insulating film. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> In the third method of fabricating a semiconductor device, the first interlayer insulating film and the first metal film are etched by using the first mask pattern, so as to form the openings in the first interlayer insulating film and form the first metal interconnects from the first metal film. Therefore, the width of the opening of the first interlayer insulating film accords with the line width of the first metal interconnect, and hence, the space in the second interlayer insulating film filled in the openings of the first interlayer insulating film accords with the line width of the first metal interconnect. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> Accordingly, when the via holes are formed in the second interlayer insulating film by etching the first interlayer insulating film by using the third mask pattern having the via openings under etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film, the dimension of each via hole in the perpendicular direction to the interconnect is smaller than both the dimension of the via opening of the third mask pattern and the line width of the first metal interconnect. Accordingly, in the design in which the line width of the first metal interconnect is the same as the dimension of the via hole, the via contact is never shifted from the first metal interconnect even when the alignment shift is caused in the second mask pattern. Thus, the increase of the aspect ratio of the via hole can be suppressed, resulting in preventing the occurrence of a via contact defect. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Furthermore, after forming the via openings in the second metal interconnects and the via holes in the second interlayer insulating film by using the third mask pattern, the third metal film is filled in the via holes and the via openings, so as to form the contacts and connect the second metal interconnects. Therefore, the via contacts and the second metal interconnects can be simultaneously formed. Thus, buried interconnects having a dual damascene structure in which each via contact is never shifted from the first metal interconnect can be formed in a self-alignment manner, and a semiconductor device having a multilayer interconnect structure including three or more layers can be definitely fabricated by repeating procedures subsequent to the formation of the third mask pattern. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> In the third method of fabricating a semiconductor device, the first interlayer insulating film is preferably made from a material including an inorganic component as a main component, and each of the second interlayer insulating film and the fourth interlayer insulating film is preferably made from a material including an organic component as a main component. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In this manner, the interlayer insulating films both including organic components as main components and having small dielectric constants are respectively disposed between the first metal interconnects and between the second metal interconnects, resulting in reducing the capacity between the first metal interconnects and between the second metal interconnects. Also, the interlayer insulating film including an inorganic component as a main component and having a good heat conducting property is disposed between the first metal interconnect and the second metal interconnect, resulting in improving the heat releasing property in the first and second metal interconnects. Furthermore, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In the third method of fabricating a semiconductor device, the second interlayer insulating film and the fourth interlayer insulating film preferably have smaller dielectric constants than the first interlayer insulating film. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In this manner, the interlayer insulating films having small dielectric constants are respectively disposed between the first metal interconnects and between the second metal interconnects, resulting in reducing the capacity between the first metal interconnects and between the second metal interconnects. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> In the third method of fabricating a semiconductor device, the third mask pattern is preferably a hard mask made from a metal material. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> In this manner, it is easy to provide the third mask pattern with the etching selectivity against the first interlayer insulating film and the second interlayer insulating film, and hence, the etching conditions that the etching rate for the first interlayer insulating film is higher than the etching rate for the second interlayer insulating film can be easily set. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> In the third method of fabricating a semiconductor device, each of the via openings is preferably in a larger plan shape than each of the via holes. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> In this manner, even when the alignment shift is caused in the third mask pattern, the dimension of each via contact can be prevented from being smaller than the line width of the first metal interconnect.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> FIGS. <highlight><bold>1</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>1</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in a method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line Ia-Ia of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 1</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> FIGS. <highlight><bold>2</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>2</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 2</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line IIa-IIa of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 2</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> FIGS. <highlight><bold>3</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>3</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 3</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line IIIa-IIIa of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 3</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>4</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line IVa-IVa of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 4</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> FIGS. <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>5</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line Va-Va of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 5</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> FIGS. <highlight><bold>6</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>6</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line VIa-VIa of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 6</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> FIGS. <highlight><bold>7</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>7</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line VIIa-VIIa of <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 7</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> FIGS. <highlight><bold>8</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>8</bold></highlight>(<highlight><italic>b</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 1, wherein <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line VIIIa-VIIIa of <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>b</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 8</cross-reference>(<highlight><italic>b</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> FIGS. <highlight><bold>9</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>9</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in a method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line IXa-IXa of <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line IXb-IXb of <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 9</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> FIGS. <highlight><bold>10</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>10</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line Xa-Xa of <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line Xb-Xb of <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 10</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> FIGS. <highlight><bold>11</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>11</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XIa-XIa of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XIb-XIb of <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 11</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> FIGS. <highlight><bold>12</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>12</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment <highlight><bold>2</bold></highlight>, wherein <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XIIa-XIIa of <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XIIb-XIIb of <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 12</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> FIGS. <highlight><bold>13</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>13</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XIIIa-XIIIa of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XIIIb-XIIIb of <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 13</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> FIGS. <highlight><bold>14</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>14</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 14</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XIVa-XIVa of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 14</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XIVb-XIVb of <cross-reference target="DRAWINGS">FIG. 14</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 14</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> FIGS. <highlight><bold>15</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>15</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XVa-XVa of <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XVb-XVb of <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 15</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> FIGS. <highlight><bold>16</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>16</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 16</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XVIa-XVIa of <cross-reference target="DRAWINGS">FIG. 16</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 16</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XVIb-XVIb of <cross-reference target="DRAWINGS">FIG. 16</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 16</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> FIGS. <highlight><bold>17</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>17</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XVIIa-XVIIa of <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XVIIb-XVIIb of <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 17</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> FIGS. <highlight><bold>18</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>18</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XVIIIa-XVIIIa of <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XVIIIb-XVIIIb of <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 18</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> FIGS. <highlight><bold>19</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>19</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XIXa-XIXa of <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XIXb-XIXb of <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 19</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> FIGS. <highlight><bold>20</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>20</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 2, wherein <cross-reference target="DRAWINGS">FIG. 20</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXa-XXa of <cross-reference target="DRAWINGS">FIG. 20</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 20</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXb-XXb of <cross-reference target="DRAWINGS">FIG. 20</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 20</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> FIGS. <highlight><bold>21</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>21</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in a method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 21</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXIa-XXIa of <cross-reference target="DRAWINGS">FIG. 21</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 21</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXIb-XXIb of <cross-reference target="DRAWINGS">FIG. 21</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 21</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> FIGS. <highlight><bold>22</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>22</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 22</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXIIa-XXIIa of <cross-reference target="DRAWINGS">FIG. 22</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 22</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXIIb-XXIIb of <cross-reference target="DRAWINGS">FIG. 22</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 22</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> FIGS. <highlight><bold>23</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>23</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXIIIa-XXIIIa of <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXIIIb-XXIIIb of <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 23</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> FIGS. <highlight><bold>24</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>24</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 24</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXIVa-XXIVa of <cross-reference target="DRAWINGS">FIG. 24</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 24</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXIVb-XXIVb of <cross-reference target="DRAWINGS">FIG. 24</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 24</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> FIGS. <highlight><bold>25</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>25</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXVa-XXVa of <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXVb-XXVb of <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 25</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> FIGS. <highlight><bold>26</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>26</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXVIa-XXVIa of <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXVIb-XXVIb of <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 26</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> FIGS. <highlight><bold>27</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>27</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 27</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXVIIa-XXVIIa of <cross-reference target="DRAWINGS">FIG. 27</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 27</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXVIIb-XXVIIb of <cross-reference target="DRAWINGS">FIG. 27</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 27</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> FIGS. <highlight><bold>28</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>28</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXVIIIa-XXVIIIa of <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXVIIIb-XXVIIIb of <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 28</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> FIGS. <highlight><bold>29</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>29</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXIXa-XXIXa of <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXIXb-XXIXb of <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 29</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> FIGS. <highlight><bold>30</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>30</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXXa-XXXa of <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXXb-XXXb of <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 30</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> FIGS. <highlight><bold>31</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>31</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 31</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXXIa-XXXIa of <cross-reference target="DRAWINGS">FIG. 31</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 31</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXXIb-XXXIb of <cross-reference target="DRAWINGS">FIG. 31</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 31</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> FIGS. <highlight><bold>32</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>32</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 32</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXXIIa-XXXIIa of <cross-reference target="DRAWINGS">FIG. 32</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 32</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXXIIb-XXXIIb of <cross-reference target="DRAWINGS">FIG. 32</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 32</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> FIGS. <highlight><bold>33</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>33</bold></highlight>(<highlight><italic>c</italic></highlight>) show a procedure in the method of fabricating a semiconductor device according to Embodiment 3, wherein <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>a</italic></highlight>) is a sectional view taken on line XXXIIIa-XXXIIIa of <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>c</italic></highlight>), <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>b</italic></highlight>) is a sectional view taken on line XXXIIIb-XXXIIIb of <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>c</italic></highlight>) and <cross-reference target="DRAWINGS">FIG. 33</cross-reference>(<highlight><italic>c</italic></highlight>) is a plan view; </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> FIGS. <highlight><bold>34</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>34</bold></highlight>(<highlight><italic>e</italic></highlight>) are sectional views for showing procedures in a conventional method of fabricating a semiconductor device; and </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 35</cross-reference> is a diagram for explaining problems caused in the conventional method of fabricating a semiconductor device.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE INVENTION </heading>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Embodiment 1 </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Now, a method of fabricating a semiconductor device according to Embodiment 1 of the invention will be described with reference to FIGS. <highlight><bold>1</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>1</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>2</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>2</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>3</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>3</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>4</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>5</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>6</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>6</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>7</bold></highlight>(<highlight><italic>a</italic></highlight>), <highlight><bold>7</bold></highlight>(<highlight><italic>b</italic></highlight>), <highlight><bold>8</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>8</bold></highlight>(<highlight><italic>b</italic></highlight>). </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> First, as is shown in FIGS. <highlight><bold>1</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>1</bold></highlight>(<highlight><italic>b</italic></highlight>), an insulating film <highlight><bold>101</bold></highlight> with a thickness of 2.0 &mgr;m is formed on the entire surface of a semiconductor substrate <highlight><bold>100</bold></highlight> bearing a semiconductor active device not shown. Then, a first metal film <highlight><bold>102</bold></highlight> with a thickness of 0.5 &mgr;m of a multi-layer film including a copper film and a tantalum alloy film such as a TaN film is deposited on the insulating film <highlight><bold>101</bold></highlight> by sputtering or electroplating. Then, a first silicon oxide film <highlight><bold>103</bold></highlight> with a thickness of 1.0 &mgr;m is deposited on the first metal film <highlight><bold>102</bold></highlight>, and a first resist pattern <highlight><bold>104</bold></highlight> having openings corresponding to interconnect forming areas of a first layer is formed on the first silicon oxide film <highlight><bold>103</bold></highlight>. Next, as is shown in FIGS. <highlight><bold>2</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>2</bold></highlight>(<highlight><italic>b</italic></highlight>), the first silicon oxide film <highlight><bold>103</bold></highlight> is etched by using a CF etching gas at a low temperature with the first resist pattern <highlight><bold>104</bold></highlight> used as a mask, thereby forming a first interlayer insulating film <highlight><bold>103</bold></highlight>A. Thereafter, the first metal film <highlight><bold>102</bold></highlight> is etched so as to expose the insulating film <highlight><bold>101</bold></highlight> by using a Cl etching gas at a high temperature, thereby forming first metal interconnects <highlight><bold>102</bold></highlight>A having a line spacing <highlight><bold>105</bold></highlight>. Then, the first resist pattern <highlight><bold>104</bold></highlight> is removed. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>3</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>3</bold></highlight>(<highlight><italic>b</italic></highlight>), an organic film is deposited on the entire surface of the semiconductor substrate <highlight><bold>100</bold></highlight> by a spin coater method or plasma enhanced CVD, and a portion of the organic film exposed on the first metal interconnects <highlight><bold>102</bold></highlight>A is removed by CMP. Thus, the line spacing <highlight><bold>105</bold></highlight> in the first metal interconnects <highlight><bold>102</bold></highlight>A is filled with a second interlayer insulating film <highlight><bold>106</bold></highlight> of the organic film. An example of the material for the organic film is an organic substance including organic polysiloxane or fluorine. The organic film made from such a material is characterized by a smaller dielectric constant than the first silicon oxide film <highlight><bold>103</bold></highlight> (first interlayer insulating film <highlight><bold>103</bold></highlight>A) and a lower etching rate against a CF etching gas than the first silicon oxide film <highlight><bold>103</bold></highlight>. Since the second interlayer insulating film <highlight><bold>106</bold></highlight> has a small dielectric constant, the capacity between the first metal interconnects <highlight><bold>102</bold></highlight>A can be reduced. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>4</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>4</bold></highlight>(<highlight><italic>b</italic></highlight>), a second silicon oxide film <highlight><bold>107</bold></highlight> and a titanium nitride film <highlight><bold>108</bold></highlight> are successively deposited on the entire surface of the semiconductor substrate <highlight><bold>100</bold></highlight>. Thereafter, a second resist pattern <highlight><bold>109</bold></highlight> having via openings <highlight><bold>110</bold></highlight> is formed on the titanium nitride film <highlight><bold>108</bold></highlight> by lithography. </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>5</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>5</bold></highlight>(<highlight><italic>b</italic></highlight>), the titanium nitride film <highlight><bold>108</bold></highlight> is etched by using a Cl etching gas with the second resist pattern <highlight><bold>109</bold></highlight> used as a mask, thereby transferring the via openings <highlight><bold>110</bold></highlight> onto the titanium nitride film <highlight><bold>108</bold></highlight>. Thus, a hard mask <highlight><bold>108</bold></highlight>A having the via openings <highlight><bold>110</bold></highlight> is formed. Then, the second resist pattern <highlight><bold>109</bold></highlight> is removed. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>6</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>6</bold></highlight>(<highlight><italic>b</italic></highlight>), the second silicon oxide film <highlight><bold>107</bold></highlight> and the first interlayer insulating film <highlight><bold>103</bold></highlight>A are continuously etched by using a CF etching gas with the hard mask <highlight><bold>108</bold></highlight>A used as a mask, thereby forming via holes <highlight><bold>111</bold></highlight> in the first interlayer insulating film <highlight><bold>103</bold></highlight>A. In this case, since the second interlayer insulating film <highlight><bold>106</bold></highlight> and the first interlayer insulating film <highlight><bold>103</bold></highlight>A are made from different materials, the second interlayer insulating film <highlight><bold>106</bold></highlight> is minimally etched by the CF etching gas. Therefore, the via openings <highlight><bold>110</bold></highlight> can be selectively formed in the second silicon oxide film <highlight><bold>107</bold></highlight>, and the two adjacent via holes <highlight><bold>111</bold></highlight> can be simultaneously formed in the first interlayer insulating film <highlight><bold>103</bold></highlight>A. In this case, the dimension along line VIa-VIa of each via opening <highlight><bold>110</bold></highlight> is set to be equal to a sum of line widths W of the two first metal interconnects <highlight><bold>102</bold></highlight>A, the line spacing between the first metal interconnects <highlight><bold>102</bold></highlight>A and clearances &oacute; on both sides. Thus, the via holes <highlight><bold>111</bold></highlight> can be definitely formed on the first metal interconnects <highlight><bold>102</bold></highlight>A even when alignment shift is caused in the second resist pattern <highlight><bold>109</bold></highlight> and further in the hard mask <highlight><bold>108</bold></highlight>A, and hence, an exposure margin in the lithography can be increased. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>7</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>7</bold></highlight>(<highlight><italic>b</italic></highlight>), a second metal film <highlight><bold>112</bold></highlight> with a thickness of 0.5 &mgr;m of a multi-layer film including a copper film and a tantalum alloy film such as a TaN film is deposited on the entire surface of the semiconductor substrate <highlight><bold>110</bold></highlight> by the sputtering or the electroplating so as to fill the via holes <highlight><bold>111</bold></highlight>. Then, a third silicon oxide film <highlight><bold>113</bold></highlight> with a thickness of 1.0 &mgr;m is deposited on the second metal film <highlight><bold>112</bold></highlight>, and a third resist pattern <highlight><bold>114</bold></highlight> having openings corresponding to interconnect forming areas of a second layer is formed on the third silicon oxide film <highlight><bold>113</bold></highlight>. </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>8</bold></highlight>(<highlight><italic>a</italic></highlight>) and <highlight><bold>8</bold></highlight>(<highlight><italic>b</italic></highlight>), the third silicon oxide film <highlight><bold>113</bold></highlight> is etched by using a CF etching gas at a low temperature with the third resist pattern <highlight><bold>114</bold></highlight> used as a mask, thereby forming a third interlayer insulating film <highlight><bold>113</bold></highlight>A having via holes. Thereafter, the second metal film <highlight><bold>112</bold></highlight> is etched by using a Cl etching gas at a high temperature, thereby forming second metal interconnects <highlight><bold>112</bold></highlight>A. Then, after removing the third resist pattern <highlight><bold>114</bold></highlight>, an organic film made from, for example, an organic substance including organic polysiloxane or fluorine is deposited on the entire surface of the semiconductor substrate <highlight><bold>100</bold></highlight>, and a portion of the organic film exposed on the third interlayer insulating film <highlight><bold>113</bold></highlight>A is removed by the CMP. Thus, a fourth interlayer insulating film <highlight><bold>115</bold></highlight> is filled in the line spacing in the second metal interconnects <highlight><bold>112</bold></highlight>A and the via holes of the third interlayer insulating film <highlight><bold>113</bold></highlight>A. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> The aforementioned procedures can be repeated so as to fabricate a semiconductor device having a multilayer interconnect structure. </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> According to Embodiment 1, the second interlayer insulating film <highlight><bold>106</bold></highlight> of the organic film having a smaller dielectric constant than the first interlayer insulating film <highlight><bold>103</bold></highlight>A (first silicon oxide film <highlight><bold>103</bold></highlight>) is filled in the interval in the first metal interconnects <highlight><bold>102</bold></highlight>A, and the fourth interlayer insulating film <highlight><bold>115</bold></highlight> of the organic film having a smaller dielectric constant than the third interlayer insulating film <highlight><bold>113</bold></highlight>A (third silicon oxide film <highlight><bold>113</bold></highlight>) is filled in the interval in the second metal interconnects <highlight><bold>112</bold></highlight>A. Accordingly, the capacity between the first metal interconnects <highlight><bold>102</bold></highlight>A and between the second metal interconnects <highlight><bold>112</bold></highlight>A can be reduced. Furthermore, since the first interlayer insulating film <highlight><bold>103</bold></highlight>A (first silicon oxide film <highlight><bold>103</bold></highlight>) better in the heat conducting property than the organic films is disposed between the first metal interconnect <highlight><bold>102</bold></highlight>A and the second metal interconnect <highlight><bold>112</bold></highlight>A, heat generated in the first metal interconnect <highlight><bold>102</bold></highlight>A and the second metal interconnect <highlight><bold>112</bold></highlight>A can be easily released. </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> Furthermore, according to Embodiment 1, the via holes <highlight><bold>111</bold></highlight> are formed in the first interlayer insulating film <highlight><bold>103</bold></highlight>A by etching the second silicon oxide film <highlight><bold>107</bold></highlight> and the first interlayer insulating film <highlight><bold>103</bold></highlight>A by using the hard mask <highlight><bold>108</bold></highlight>A having the via openings <highlight><bold>110</bold></highlight>. Therefore, the via holes <highlight><bold>111</bold></highlight> can be formed in a self-alignment manner. In this case, by setting the size of each via opening <highlight><bold>110</bold></highlight> formed in the second resist pattern <highlight><bold>109</bold></highlight> to be larger than the line width of the first metal interconnect <highlight><bold>102</bold></highlight>A, the via holes <highlight><bold>111</bold></highlight> can be definitely formed on the first metal interconnects <highlight><bold>102</bold></highlight>A even when the alignment shift is caused in the second resist pattern <highlight><bold>109</bold></highlight> and further in the hard mask <highlight><bold>108</bold></highlight>A. </paragraph>
<paragraph id="P-0098" lvl="7"><number>&lsqb;0098&rsqb;</number> Embodiment 2 </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> Now, a method of fabricating a semiconductor device according to Embodiment 2 of the invention will be described with reference to FIGS. <highlight><bold>9</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>9</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>10</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>10</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>11</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>11</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>12</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>12</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>13</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>13</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>14</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>14</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>15</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>15</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>16</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>16</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>17</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>17</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>18</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>18</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>19</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>19</bold></highlight>(<highlight><italic>c</italic></highlight>) and <highlight><bold>20</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>20</bold></highlight>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> First, as is shown in FIGS. <highlight><bold>9</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>9</bold></highlight>(<highlight><italic>c</italic></highlight>), an insulating film <highlight><bold>201</bold></highlight> having a thickness of 2.0 &mgr;m is deposited on the entire surface of a semiconductor substrate <highlight><bold>200</bold></highlight> bearing a semiconductor active device not shown. Then, a first metal film <highlight><bold>202</bold></highlight> with a thickness of 0.5 &mgr;m of a multi-layer film including a copper film and a tantalum alloy film such as a TaN film is deposited on the insulating film <highlight><bold>201</bold></highlight> by the sputtering or the electroplating. Thereafter, a first silicon oxide film <highlight><bold>203</bold></highlight> with a thickness of 1.0 &mgr;m is deposited on the first metal film <highlight><bold>202</bold></highlight>, and a first resist pattern <highlight><bold>204</bold></highlight> having openings corresponding to interconnect forming areas of a first layer is formed on the first silicon oxide film <highlight><bold>203</bold></highlight>. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>10</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>10</bold></highlight>(<highlight><italic>c</italic></highlight>), the first silicon oxide film <highlight><bold>203</bold></highlight> is etched by using a CF etching gas at a low temperature with the first resist pattern <highlight><bold>204</bold></highlight> used as a mask, thereby forming a first interlayer insulating film <highlight><bold>203</bold></highlight>A. Then, the first metal film <highlight><bold>202</bold></highlight> is etched so as to expose the insulating film <highlight><bold>201</bold></highlight> by using a Cl etching gas at a high temperature, thereby forming first metal interconnects <highlight><bold>202</bold></highlight>A having a first line spacing <highlight><bold>205</bold></highlight>. Then, the first resist pattern <highlight><bold>204</bold></highlight> is removed. </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>11</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>11</bold></highlight>(<highlight><italic>c</italic></highlight>), a second interlayer insulating film <highlight><bold>206</bold></highlight> of an organic film is deposited on the entire surface of the semiconductor substrate <highlight><bold>200</bold></highlight> by the spin coater method or the plasma enhanced CVD, and a portion of the second interlayer insulating film <highlight><bold>206</bold></highlight> exposed on the first metal interconnects <highlight><bold>202</bold></highlight>A is removed by the CMP. An example of the material for the organic film used for forming the second interlayer insulating film <highlight><bold>206</bold></highlight> is an organic substance including organic polysiloxane or fluorine. The organic film made from such a material is characterized by a smaller dielectric constant than the first silicon oxide film <highlight><bold>203</bold></highlight> (first interlayer insulating film <highlight><bold>203</bold></highlight>A) and a lower etching rate against a CF etching gas than the first silicon oxide film <highlight><bold>203</bold></highlight>. Since the second interlayer insulating film <highlight><bold>206</bold></highlight> has a small dielectric constant, the capacity between the first metal interconnects <highlight><bold>202</bold></highlight>A can be reduced. </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>12</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>12</bold></highlight>(<highlight><italic>c</italic></highlight>), a first stopper film <highlight><bold>207</bold></highlight> of, for example, a silicon nitride film and a sacrifice film <highlight><bold>208</bold></highlight> of, for example, a silicon oxide film are successively deposited on the entire surface of the semiconductor substrate <highlight><bold>200</bold></highlight>. Thereafter, a second resist pattern <highlight><bold>209</bold></highlight> having openings corresponding to line spacings of a second layer is formed on the sacrifice film <highlight><bold>208</bold></highlight>. </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>13</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>13</bold></highlight>(<highlight><italic>c</italic></highlight>), the sacrifice film <highlight><bold>208</bold></highlight> is etched by using the second resist pattern <highlight><bold>209</bold></highlight> as a mask and the first stopper film <highlight><bold>207</bold></highlight> as an etching stopper, thereby forming interconnect patterns <highlight><bold>208</bold></highlight>A having a second line spacing <highlight><bold>210</bold></highlight>. Thereafter, the second resist pattern <highlight><bold>209</bold></highlight> is removed. The interconnect patterns <highlight><bold>208</bold></highlight>A are to be replaced with second metal interconnects in the future. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>14</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>14</bold></highlight>(<highlight><italic>c</italic></highlight>), a third interlayer insulating film <highlight><bold>211</bold></highlight> of an organic film is deposited on the entire surface of the semiconductor substrate <highlight><bold>200</bold></highlight> by the spin coater method or the plasma enhanced CVD, and a portion of the third interlayer insulating film <highlight><bold>211</bold></highlight> exposed on the interconnect patterns <highlight><bold>208</bold></highlight>A is removed by the CMP. Thus, the top surface of the third interlayer insulating film <highlight><bold>211</bold></highlight> is placed at the same level as the top surfaces of the interconnect patterns <highlight><bold>208</bold></highlight>A. An example of the material used for forming the third interlayer insulating film <highlight><bold>211</bold></highlight> is an organic substance including organic polysiloxane or fluorine similarly to the second interlayer insulating film <highlight><bold>206</bold></highlight>. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>15</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>15</bold></highlight>(<highlight><italic>c</italic></highlight>), a second stopper film <highlight><bold>212</bold></highlight> of, for example, a silicon nitride film and a titanium nitride film <highlight><bold>213</bold></highlight> are successively deposited on the entire surface of the semiconductor substrate <highlight><bold>200</bold></highlight>, and a third resist pattern <highlight><bold>214</bold></highlight> having via openings <highlight><bold>216</bold></highlight> is formed on the titanium nitride film <highlight><bold>213</bold></highlight>. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>16</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>16</bold></highlight>(<highlight><italic>c</italic></highlight>), the titanium nitride film <highlight><bold>213</bold></highlight> is etched by using the third resist pattern <highlight><bold>214</bold></highlight> as a mask and the second stopper film <highlight><bold>212</bold></highlight> as an etching stopper, thereby forming a hard mask <highlight><bold>213</bold></highlight>A onto which the via openings <highlight><bold>216</bold></highlight> have been transferred. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> Thereafter, as is shown in FIGS. <highlight><bold>17</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>17</bold></highlight>(<highlight><italic>c</italic></highlight>), the second stopper film <highlight><bold>212</bold></highlight>, the interconnect patterns <highlight><bold>208</bold></highlight>A, the first stopper film <highlight><bold>207</bold></highlight> and the first interlayer insulating film <highlight><bold>203</bold></highlight>A are successively etched by a CF etching gas with the hard mask <highlight><bold>213</bold></highlight>A used as a mask, thereby forming via holes <highlight><bold>217</bold></highlight> in the first interlayer insulating film <highlight><bold>203</bold></highlight>A and the second interlayer insulating film <highlight><bold>206</bold></highlight>. In this case, each via opening <highlight><bold>216</bold></highlight> of the third resist pattern <highlight><bold>214</bold></highlight> is set to have a dimension W<highlight><subscript>3 </subscript></highlight>corresponding to the line width W<highlight><subscript>1 </subscript></highlight>of the first metal interconnect <highlight><bold>202</bold></highlight>A and the line width W<highlight><subscript>2 </subscript></highlight>of a second metal interconnect <highlight><bold>215</bold></highlight>A (see FIGS. <highlight><bold>20</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>20</bold></highlight>(<highlight><italic>c</italic></highlight>)) both provided with clearances &oacute; on both sides. Thus, the alignment shift caused in the lithography can be canceled. Furthermore, since the side faces exposed to the opening of the third interlayer insulating film <highlight><bold>211</bold></highlight> and the second interlayer insulating film <highlight><bold>206</bold></highlight> made from the organic films work as side etching stoppers in the etching, the via holes <highlight><bold>217</bold></highlight> each having a dimension of W<highlight><subscript>1</subscript></highlight>&times;W<highlight><subscript>2 </subscript></highlight>can be definitely formed on the first metal interconnects <highlight><bold>202</bold></highlight>A in a self-alignment manner. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>18</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>18</bold></highlight>(<highlight><italic>c</italic></highlight>), after removing the hard mask <highlight><bold>213</bold></highlight>A by using an etching gas for a metal film, the interconnect patterns <highlight><bold>208</bold></highlight>A are etched by using a patterned first stopper film <highlight><bold>207</bold></highlight>A as an etching stopper, thereby removing the interconnect patterns <highlight><bold>208</bold></highlight>A. In this case, since the third interlayer insulating film <highlight><bold>211</bold></highlight> is made from the organic film and hence has an etching resistance against the etching gas for a metal film, the shape of the third interlayer insulating film <highlight><bold>211</bold></highlight> can be satisfactorily kept. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> Then, although not shown in the drawings, an adhesion layer of a very thin TaN film and a seed layer of a copper film are formed on the entire surface of the semiconductor substrate <highlight><bold>200</bold></highlight> including the via holes <highlight><bold>217</bold></highlight>. Thereafter, as is shown in FIGS. <highlight><bold>19</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>19</bold></highlight>(<highlight><italic>c</italic></highlight>), a copper film <highlight><bold>215</bold></highlight> is deposited so as to fill the via holes <highlight><bold>217</bold></highlight> by the electroplating. </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>20</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>20</bold></highlight>(<highlight><italic>c</italic></highlight>), a portion of the copper film <highlight><bold>215</bold></highlight> exposed on the third interlayer insulating film <highlight><bold>211</bold></highlight> is removed by the CMP, resulting in obtaining the second metal interconnects <highlight><bold>215</bold></highlight>A having a dual damascene structure. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> According to Embodiment 2, the second interlayer insulating film <highlight><bold>206</bold></highlight> of the organic film having a small dielectric constant is disposed in the interval in the first metal interconnects <highlight><bold>202</bold></highlight>A, and the third interlayer insulating film <highlight><bold>211</bold></highlight> of the organic film having a small dielectric constant is disposed in the interval in the second metal interconnects <highlight><bold>215</bold></highlight>A. Therefore, the capacity between the first metal interconnects <highlight><bold>202</bold></highlight>A and between the second metal interconnects <highlight><bold>215</bold></highlight>A can be reduced. Furthermore, the first interlayer insulating film <highlight><bold>203</bold></highlight>A (first silicon oxide film <highlight><bold>203</bold></highlight>) better in the heat conducting property than the organic films is disposed between the first metal interconnect <highlight><bold>202</bold></highlight>A and the second metal interconnect <highlight><bold>215</bold></highlight>A. Therefore, heat generated in the first metal interconnect <highlight><bold>202</bold></highlight>A and the second metal interconnect <highlight><bold>215</bold></highlight>A can be easily released. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> Furthermore, according to Embodiment 2, the via holes <highlight><bold>217</bold></highlight> are formed in the first interlayer insulating film <highlight><bold>203</bold></highlight>A and the second interlayer insulating film <highlight><bold>206</bold></highlight> by successively etching the second stopper film <highlight><bold>221</bold></highlight>, the interconnect patterns <highlight><bold>208</bold></highlight>A, the first stopper film <highlight><bold>207</bold></highlight> and the first interlayer insulating film <highlight><bold>203</bold></highlight>A by using the hard mask <highlight><bold>213</bold></highlight>A having the via openings <highlight><bold>216</bold></highlight> as a mask. Therefore, the via holes <highlight><bold>217</bold></highlight> can be formed in a self-alignment manner. In this case, by setting the size of each via opening <highlight><bold>216</bold></highlight> formed in the third resist pattern <highlight><bold>214</bold></highlight> to be larger than the line width of the first metal interconnect <highlight><bold>202</bold></highlight>A and the line width of the second metal interconnect <highlight><bold>215</bold></highlight>A formed in the subsequent procedure, the via holes <highlight><bold>217</bold></highlight> can be definitely formed on the first metal interconnects <highlight><bold>202</bold></highlight>A even when the alignment shift is caused in the third resist pattern <highlight><bold>214</bold></highlight>. </paragraph>
<paragraph id="P-0114" lvl="7"><number>&lsqb;0114&rsqb;</number> Embodiment 3 </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> Now, a method of fabricating a semiconductor device according to Embodiment <highlight><bold>3</bold></highlight> of the invention will be described with reference to FIGS. <highlight><bold>21</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>21</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>22</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>22</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>23</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>23</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>24</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>24</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>25</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>25</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>26</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>26</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>27</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>27</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>28</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>28</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>29</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>29</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>30</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>30</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>31</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>31</bold></highlight>(<highlight><italic>c</italic></highlight>), <highlight><bold>32</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>32</bold></highlight>(<highlight><italic>c</italic></highlight>) and <highlight><bold>33</bold></highlight>(<highlight><italic>a</italic></highlight>) though <highlight><bold>33</bold></highlight>(<highlight><italic>c</italic></highlight>). </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> First, as is shown in FIGS. <highlight><bold>21</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>21</bold></highlight>(<highlight><italic>c</italic></highlight>), an insulating film <highlight><bold>301</bold></highlight> having a thickness of 2.0 &mgr;m is formed on the entire surface of a semiconductor substrate <highlight><bold>300</bold></highlight> bearing a semiconductor active device not shown. Then, a first metal film <highlight><bold>302</bold></highlight> with a thickness of 0.5 &mgr;m of a multi-layer film including a copper film and a tantalum alloy film such as a TaN film is deposited on the insulating film <highlight><bold>301</bold></highlight> by the sputtering or the electroplating. Thereafter, a first silicon oxide film <highlight><bold>303</bold></highlight> with a thickness of 1.0 &mgr;m is deposited on the first metal film <highlight><bold>302</bold></highlight>, and a first resist pattern <highlight><bold>304</bold></highlight> having openings corresponding to interconnect forming areas of a first layer is formed on the first silicon oxide film <highlight><bold>303</bold></highlight>. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> Next, the first silicon oxide film <highlight><bold>303</bold></highlight> is etched by using a CF etching gas at a low temperature with the first resist pattern <highlight><bold>304</bold></highlight> used as a mask, and the first metal film <highlight><bold>302</bold></highlight> is etched by using a Cl etching gas at a high temperature. Thus, as is shown in FIGS. <highlight><bold>22</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>22</bold></highlight>(<highlight><italic>c</italic></highlight>), a first interlayer insulating film <highlight><bold>303</bold></highlight>A is formed from the first silicon oxide film <highlight><bold>303</bold></highlight> and first metal interconnects <highlight><bold>302</bold></highlight>A having a first line spacing <highlight><bold>305</bold></highlight> are formed. Then, the first resist pattern <highlight><bold>304</bold></highlight> is removed. </paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> Thereafter, as is shown in FIGS. <highlight><bold>23</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>23</bold></highlight>(<highlight><italic>c</italic></highlight>), a second interlayer insulating film <highlight><bold>306</bold></highlight> of an organic film is deposited on the entire surface of the semiconductor substrate <highlight><bold>300</bold></highlight> by the spin coater method or the plasma enhanced CVD, and a portion of the second interlayer insulating film <highlight><bold>306</bold></highlight> exposed on the first metal interconnects <highlight><bold>302</bold></highlight>A is removed by the CMP. An example of the material for the organic film used for forming the second interlayer insulating film <highlight><bold>306</bold></highlight> is an organic substance including organic polysiloxane or fluorine. The organic film made from such a material is characterized by a smaller dielectric constant than the first silicon oxide film <highlight><bold>303</bold></highlight> (first interlayer insulating film <highlight><bold>303</bold></highlight>A) and a lower etching rate against a CF etching gas than the first silicon oxide film <highlight><bold>303</bold></highlight>. Since the second interlayer insulating film <highlight><bold>306</bold></highlight> has a small dielectric constant, the capacity between the first metal interconnects <highlight><bold>302</bold></highlight>A can be reduced. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>24</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>24</bold></highlight>(<highlight><italic>c</italic></highlight>), a first stopper film <highlight><bold>307</bold></highlight> of a silicon nitride film, a second metal film <highlight><bold>308</bold></highlight> with a thickness of 0.5 &mgr;m of a multi-layer film including a copper film and a tantalum alloy film such as a TaN film, and a second silicon oxide film <highlight><bold>309</bold></highlight> with a thickness of 1.0 &mgr;m are successively deposited on the entire surface of the semiconductor substrate <highlight><bold>300</bold></highlight>. Thereafter, a second resist pattern <highlight><bold>310</bold></highlight> having openings corresponding to interconnect forming areas of a second layer is formed on the second silicon oxide film <highlight><bold>309</bold></highlight>. </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>25</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>25</bold></highlight>(<highlight><italic>c</italic></highlight>), the second silicon oxide film <highlight><bold>309</bold></highlight> is etched by using the second resist pattern <highlight><bold>310</bold></highlight> as a mask, thereby forming a third interlayer insulating film <highlight><bold>309</bold></highlight>A. Subsequently, the second metal film <highlight><bold>308</bold></highlight> is etched by using the first stopper film <highlight><bold>307</bold></highlight> as an etching stopper, thereby forming second metal interconnects <highlight><bold>308</bold></highlight>A having a second line spacing <highlight><bold>311</bold></highlight>. Then, the second resist pattern <highlight><bold>310</bold></highlight> is removed. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>26</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>26</bold></highlight>(<highlight><italic>c</italic></highlight>), a fourth interlayer insulating film <highlight><bold>312</bold></highlight> of an organic film is deposited on the entire surface of the semiconductor substrate <highlight><bold>300</bold></highlight> by the spin coater method or the plasma enhanced CVD, and a portion of the fourth interlayer insulating film <highlight><bold>312</bold></highlight> exposed on the third interlayer insulating film <highlight><bold>309</bold></highlight>A is removed by the CMP. Thus, the top surface of the fourth interlayer insulating film <highlight><bold>312</bold></highlight> is placed at the same level as the top surface of the third interlayer insulating film <highlight><bold>309</bold></highlight>A. An example of the material for the organic film used for forming the fourth interlayer insulating film <highlight><bold>312</bold></highlight> is an organic substance including organic polysiloxane or fluorine. Thereafter, a second stopper film <highlight><bold>313</bold></highlight> of a silicon nitride film, a first titanium nitride film <highlight><bold>314</bold></highlight>, a third stopper film <highlight><bold>315</bold></highlight> of a silicon nitride film and a second titanium nitride film <highlight><bold>316</bold></highlight> are successively deposited on the third interlayer insulating film <highlight><bold>309</bold></highlight>A and the fourth interlayer insulating film <highlight><bold>312</bold></highlight>. Then, a third resist pattern <highlight><bold>317</bold></highlight> having via openings <highlight><bold>320</bold></highlight> is formed on the second titanium nitride film <highlight><bold>316</bold></highlight>. </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>27</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>27</bold></highlight>(<highlight><italic>c</italic></highlight>), the second titanium nitride film <highlight><bold>316</bold></highlight>, the third stopper film <highlight><bold>315</bold></highlight> and the first titanium nitride film <highlight><bold>314</bold></highlight> are successively etched by using the third resist pattern <highlight><bold>317</bold></highlight> as a mask and the second stopper film <highlight><bold>313</bold></highlight> as an etching stopper. Thus, a second hard mask <highlight><bold>316</bold></highlight>A, a patterned third stopper film <highlight><bold>315</bold></highlight>A and a first hard mask <highlight><bold>314</bold></highlight>A are formed, and the third resist pattern <highlight><bold>317</bold></highlight> is then removed. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>28</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>28</bold></highlight>(<highlight><italic>c</italic></highlight>), the second stopper film <highlight><bold>313</bold></highlight> and the third interlayer insulating film <highlight><bold>309</bold></highlight>A are etched by using an etching gas for a silicon oxide film with the second hard mask <highlight><bold>316</bold></highlight>A used as a mask, thereby forming a patterned second stopper film <highlight><bold>313</bold></highlight>A and transferring the via openings <highlight><bold>320</bold></highlight> onto the third interlayer insulating film <highlight><bold>309</bold></highlight>A. This etching is completed when the top surfaces of the second metal interconnects <highlight><bold>308</bold></highlight>A are exposed. Also, since the fourth interlayer insulating film <highlight><bold>312</bold></highlight> is made from the organic film and hence is minimally etched by the etching gas for a silicon oxide film, the shape of the fourth interlayer insulating film <highlight><bold>312</bold></highlight> can be satisfactorily kept. </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> Subsequently, as is shown in FIGS. <highlight><bold>29</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>29</bold></highlight>(<highlight><italic>c</italic></highlight>), the second metal interconnects <highlight><bold>308</bold></highlight>A are etched by using an etching gas for a metal film with the patterned third stopper film <highlight><bold>315</bold></highlight>A used as a mask, thereby transferring the via openings <highlight><bold>320</bold></highlight> onto the second metal interconnects <highlight><bold>308</bold></highlight>A. During this etching, the second hard mask <highlight><bold>316</bold></highlight>A remaining on the patterned third stopper film <highlight><bold>315</bold></highlight>A is removed. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>30</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>30</bold></highlight>(<highlight><italic>c</italic></highlight>), the first stopper film <highlight><bold>307</bold></highlight> and the first interlayer insulating film <highlight><bold>303</bold></highlight>A are etched by using an etching gas for a silicon oxide film with the first hard mask <highlight><bold>314</bold></highlight>A as a mask, thereby forming a patterned first stopper film <highlight><bold>307</bold></highlight>A and forming via holes <highlight><bold>321</bold></highlight> in the first interlayer insulating film <highlight><bold>303</bold></highlight>A. This etching is completed when the top surfaces of the first metal interconnects <highlight><bold>302</bold></highlight>A are exposed. Also, since the second interlayer insulating film <highlight><bold>306</bold></highlight> is made from the organic film and hence is minimally etched by the etching gas for a silicon oxide film, the shape of the second interlayer insulating film <highlight><bold>306</bold></highlight> can be satisfactorily kept. During this etching, the patterned first stopper film <highlight><bold>315</bold></highlight>A remaining on the first hard mask <highlight><bold>314</bold></highlight>A is removed. In this case, each via opening <highlight><bold>320</bold></highlight> of the third resist pattern <highlight><bold>317</bold></highlight> is set to have a dimension W<highlight><subscript>3 </subscript></highlight>corresponding to the line width W<highlight><subscript>1 </subscript></highlight>of the first metal interconnect <highlight><bold>302</bold></highlight>A and the line width W<highlight><subscript>2 </subscript></highlight>of the second metal interconnect <highlight><bold>308</bold></highlight>A both provided with clearances <highlight><bold>6</bold></highlight> on both sides. Thus, the alignment shift caused in the lithography can be canceled. Furthermore, the side faces exposed to the opening of the fourth interlayer insulating film <highlight><bold>312</bold></highlight> and the second interlayer insulating film <highlight><bold>306</bold></highlight> made from the organic films work as side etching stoppers in the etching, and hence, the via holes <highlight><bold>321</bold></highlight> each having a dimension of W<highlight><subscript>1</subscript></highlight>&times;W<highlight><subscript>2 </subscript></highlight>can be definitely formed on the first metal interconnects <highlight><bold>302</bold></highlight>A in a self-alignment manner. </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> Thereafter, although not shown in the drawings, an adhesion layer of a very thin TaN film and a seed layer of a copper film are formed on the entire surface of the semiconductor substrate <highlight><bold>300</bold></highlight> including the via holes <highlight><bold>321</bold></highlight>. Then, as is shown in FIGS. <highlight><bold>31</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>31</bold></highlight>(<highlight><italic>c</italic></highlight>), a copper film <highlight><bold>318</bold></highlight> is deposited so as to fill the via holes <highlight><bold>321</bold></highlight> by the electroplating. Thus, the first metal interconnects <highlight><bold>302</bold></highlight>A and the second metal interconnects <highlight><bold>308</bold></highlight>A are connected through the copper film <highlight><bold>318</bold></highlight>, and the second metal interconnects <highlight><bold>308</bold></highlight>A are mutually connected through the copper film <highlight><bold>318</bold></highlight>. Instead of depositing the copper film <highlight><bold>318</bold></highlight> by the electroplating, a tungsten film can be deposited by a blanket method with a TiN material used as an underlying film. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> Then, as is shown in FIGS. <highlight><bold>32</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>32</bold></highlight>(<highlight><italic>c</italic></highlight>), the copper film <highlight><bold>318</bold></highlight> and the first hard mask <highlight><bold>314</bold></highlight>A are etched by using an etching gas for a metal film until the top surface of the copper film <highlight><bold>318</bold></highlight> is placed at the same level as the top surfaces of the second metal interconnects <highlight><bold>308</bold></highlight>A. Thus, via contacts <highlight><bold>318</bold></highlight>A are formed from the copper film <highlight><bold>318</bold></highlight>. </paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> Next, as is shown in FIGS. <highlight><bold>33</bold></highlight>(<highlight><italic>a</italic></highlight>) through <highlight><bold>33</bold></highlight>(<highlight><italic>c</italic></highlight>), a burying insulating film <highlight><bold>319</bold></highlight> is deposited on the entire surface of the semiconductor substrate <highlight><bold>300</bold></highlight>, and a portion of the burying insulating film <highlight><bold>319</bold></highlight> exposed on the patterned second stopper film <highlight><bold>313</bold></highlight>A is removed by the CMP, thereby flattening the burying insulating film <highlight><bold>319</bold></highlight>. </paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> The aforementioned procedures are repeated so as to fabricate a semiconductor device having a multilayer interconnect structure including three or more interconnect layers. </paragraph>
<paragraph id="P-0130" lvl="0"><number>&lsqb;0130&rsqb;</number> According to Embodiment 3, the second interlayer insulating film <highlight><bold>306</bold></highlight> of the organic film having a small dielectric constant is disposed in the interval in the first metal interconnects <highlight><bold>302</bold></highlight>A and the fourth interlayer insulating film <highlight><bold>312</bold></highlight> of the organic film having a small dielectric constant is disposed in the interval in the second metal interconnects <highlight><bold>308</bold></highlight>A. Therefore, the capacity between the first metal interconnects <highlight><bold>302</bold></highlight>A and between the second metal interconnects <highlight><bold>308</bold></highlight>A can be reduced. Furthermore, the first interlayer insulating film <highlight><bold>303</bold></highlight>A (first silicon oxide film <highlight><bold>303</bold></highlight>) better in the heat conducting property than the organic films is disposed between the first metal interconnect <highlight><bold>302</bold></highlight>A and the second metal interconnect <highlight><bold>308</bold></highlight>A. Therefore, heat generated in the first metal interconnect <highlight><bold>302</bold></highlight>A and the second metal interconnect <highlight><bold>308</bold></highlight>A can be easily released. </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> Furthermore, according to Embodiment 3, the via holes <highlight><bold>321</bold></highlight> are formed in the first interlayer insulating film <highlight><bold>303</bold></highlight>A by etching the first interlayer insulating film <highlight><bold>303</bold></highlight>A with the first hard mask <highlight><bold>314</bold></highlight>A having the via openings <highlight><bold>320</bold></highlight> used as a mask. Therefore, the via holes <highlight><bold>321</bold></highlight> can be formed in a self-alignment manner. In this case, by setting the size of each via opening <highlight><bold>320</bold></highlight> formed in the third resist pattern <highlight><bold>317</bold></highlight> to be larger than the line width of the first metal interconnect <highlight><bold>302</bold></highlight>A and the line width of the second metal interconnect <highlight><bold>308</bold></highlight>A formed in the subsequent procedure, the via holes <highlight><bold>321</bold></highlight> can be definitely formed on the first metal interconnects <highlight><bold>302</bold></highlight>A even when the alignment shift is caused in the third resist pattern <highlight><bold>317</bold></highlight> and further in the first hard mask <highlight><bold>314</bold></highlight>A and the second hard mask <highlight><bold>316</bold></highlight>A. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A method of fabricating a semiconductor device comprising the steps of: 
<claim-text>successively depositing a first metal film and a first interlayer insulating film on an insulating film formed on a semiconductor substrate; </claim-text>
<claim-text>forming a first mask pattern for masking first metal interconnect forming areas on said first interlayer insulating film, and etching said first interlayer insulating film and said first metal film by using said first mask pattern, whereby forming openings in said first interlayer insulating film and forming first metal interconnects from said first metal film; </claim-text>
<claim-text>filling a second interlayer insulating film made from a different material from said first interlayer insulating film in said openings of said first interlayer insulating film; </claim-text>
<claim-text>forming a second mask pattern having via openings corresponding to via hole forming areas on said first interlayer insulating film and said second interlayer insulating film; </claim-text>
<claim-text>etching said first interlayer insulating film by using said second mask pattern under etching conditions that an etching rate for said first interlayer insulating film is higher than an etching rate for said second interlayer insulating film, whereby forming via holes for exposing said first metal interconnects in said second interlayer insulating film; </claim-text>
<claim-text>depositing a second metal film on said first interlayer insulating film and said second interlayer insulating film so as to fill said via holes; </claim-text>
<claim-text>depositing a third interlayer insulating film on said second metal film; </claim-text>
<claim-text>forming a third mask pattern for masking second metal interconnect forming areas on said third interlayer insulating film, and etching said second interlayer insulating film and said second metal film by using said third mask pattern, whereby forming openings in said third interlayer insulating film and forming second metal interconnects from said second metal film; and </claim-text>
<claim-text>filling a fourth interlayer insulating film in an interval in said second metal interconnects and in said openings of said third interlayer insulating film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, 
<claim-text>wherein said first interlayer insulating film is made from a material including an inorganic component as a main component, and </claim-text>
<claim-text>said second interlayer insulating film is made from a material including an organic component as a main component. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, 
<claim-text>wherein said second interlayer insulating film has a smaller dielectric constant than said first interlayer insulating film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, 
<claim-text>wherein said second mask pattern is a hard mask made from a metal material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, 
<claim-text>wherein each of said via openings is in a larger plan shape than each of said via holes. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A method of fabricating a semiconductor device comprising the steps of: 
<claim-text>successively depositing a first metal film and a first interlayer insulating film on an insulating film formed on a semiconductor substrate; </claim-text>
<claim-text>forming a first mask pattern for masking first metal interconnect forming areas on said first interlayer insulating film, and etching said first interlayer insulating film and said first metal film by using said first mask pattern, whereby forming openings in said first interlayer insulating film and forming first metal interconnects from said first metal film; </claim-text>
<claim-text>filling a second interlayer insulating film made from a different material from said first interlayer insulating film in an interval in said first metal interconnects and in said openings of said first interlayer insulating film; </claim-text>
<claim-text>depositing a sacrifice film of an insulating material on said first interlayer insulating film and said second interlayer insulating film; </claim-text>
<claim-text>forming a second mask pattern for masking second metal interconnect forming areas on said sacrifice film, and etching said sacrifice film by using said second mask pattern, whereby forming interconnect patterns from said sacrifice film; </claim-text>
<claim-text>filling a third interlayer insulating film in an interval in said interconnect patterns; </claim-text>
<claim-text>forming a third mask pattern having via openings corresponding to via hole forming areas on said interconnect patterns and said third interlayer insulating film, and etching said interconnect patterns and said first interlayer insulating film by using said third mask pattern under etching conditions that an etching rate for said interconnect patterns is higher than an etching rate for said third interlayer insulating film and that an etching rate for said first interlayer insulating film is higher than an etching rate for said second interlayer insulating film, whereby forming via holes for exposing said first metal interconnects in said second interlayer insulating film; </claim-text>
<claim-text>forming interconnect openings in said third interlayer insulating film by removing said interconnect patterns; and </claim-text>
<claim-text>filling a second metal film in said via holes of said second interlayer insulating film and in said interconnect openings of said third interlayer insulating film, whereby simultaneously forming via contacts and second metal interconnects from said second metal film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, 
<claim-text>wherein said first interlayer insulating film is made from a material including an inorganic component as a main component, and </claim-text>
<claim-text>each of said second interlayer insulating film and said third interlayer insulating film is made from a material including an organic component as a main component. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, 
<claim-text>wherein said second interlayer insulating film and said third interlayer insulating film have smaller dielectric constants than said first interlayer insulating film. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, 
<claim-text>wherein said third mask pattern is a hard mask made from a metal material. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of fabricating a semiconductor device of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference>, 
<claim-text>wherein each of said via openings is in a larger plan shape than each of said via holes.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1A</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003741A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003741A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003741A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003741A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003741A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003741A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003741A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003741A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003741A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003741A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003741A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003741A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030003741A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030003741A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030003741A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030003741A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030003741A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030003741A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030003741A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030003741A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030003741A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030003741A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030003741A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030003741A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030003741A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030003741A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030003741A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030003741A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00028">
<image id="EMI-D00028" file="US20030003741A1-20030102-D00028.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00029">
<image id="EMI-D00029" file="US20030003741A1-20030102-D00029.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00030">
<image id="EMI-D00030" file="US20030003741A1-20030102-D00030.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00031">
<image id="EMI-D00031" file="US20030003741A1-20030102-D00031.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00032">
<image id="EMI-D00032" file="US20030003741A1-20030102-D00032.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00033">
<image id="EMI-D00033" file="US20030003741A1-20030102-D00033.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00034">
<image id="EMI-D00034" file="US20030003741A1-20030102-D00034.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00035">
<image id="EMI-D00035" file="US20030003741A1-20030102-D00035.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
