
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: C:\Microchip\Libero_SoC_v2022.2\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC09

Implementation : synthesis

# Written on Tue Dec  6 12:50:06 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\designer\aufgabe2\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start            Requested     Requested     Clock        Clock               Clock
Level     Clock            Frequency     Period        Type         Group               Load 
---------------------------------------------------------------------------------------------
0 -       System           100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                             
0 -       aufgabe2|clk     100.0 MHz     10.000        inferred     (multiple)          33   
=============================================================================================


Clock Load Summary
******************

                 Clock     Source        Clock Pin          Non-clock Pin     Non-clock Pin
Clock            Load      Pin           Seq Example        Seq Example       Comb Example 
-------------------------------------------------------------------------------------------
System           0         -             -                  -                 -            
                                                                                           
aufgabe2|clk     33        clk(port)     u3.reg[13:0].C     -                 -            
===========================================================================================
