{"vcs1":{"timestamp_begin":1680317608.921836986, "rt":0.72, "ut":0.24, "st":0.15}}
{"vcselab":{"timestamp_begin":1680317609.673355685, "rt":0.76, "ut":0.21, "st":0.09}}
{"link":{"timestamp_begin":1680317610.452832209, "rt":0.55, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680317608.636798735}
{"VCS_COMP_START_TIME": 1680317608.636798735}
{"VCS_COMP_END_TIME": 1680317611.918194265}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340156}}
{"stitch_vcselab": {"peak_mem": 239012}}
