command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	2068016	File	/home/p4ultr4n/workplace/ReVeal/raw_code/decode_src_opc_1.c								
ANR	2068017	Function	decode_src_opc	1:0:0:2625							
ANR	2068018	FunctionDef	"decode_src_opc (CPUTriCoreState * env , DisasContext * ctx , int op1)"		2068017	0					
ANR	2068019	CompoundStatement		3:0:78:2625	2068017	0					
ANR	2068020	IdentifierDeclStatement	int r1 ;	5:4:85:91	2068017	0	True				
ANR	2068021	IdentifierDecl	r1		2068017	0					
ANR	2068022	IdentifierDeclType	int		2068017	0					
ANR	2068023	Identifier	r1		2068017	1					
ANR	2068024	IdentifierDeclStatement	int32_t const4 ;	7:4:98:112	2068017	1	True				
ANR	2068025	IdentifierDecl	const4		2068017	0					
ANR	2068026	IdentifierDeclType	int32_t		2068017	0					
ANR	2068027	Identifier	const4		2068017	1					
ANR	2068028	IdentifierDeclStatement	"TCGv temp , temp2 ;"	9:4:119:135	2068017	2	True				
ANR	2068029	IdentifierDecl	temp		2068017	0					
ANR	2068030	IdentifierDeclType	TCGv		2068017	0					
ANR	2068031	Identifier	temp		2068017	1					
ANR	2068032	IdentifierDecl	temp2		2068017	1					
ANR	2068033	IdentifierDeclType	TCGv		2068017	0					
ANR	2068034	Identifier	temp2		2068017	1					
ANR	2068035	ExpressionStatement	r1 = MASK_OP_SRC_S1D ( ctx -> opcode )	13:4:144:177	2068017	3	True				
ANR	2068036	AssignmentExpression	r1 = MASK_OP_SRC_S1D ( ctx -> opcode )		2068017	0		=			
ANR	2068037	Identifier	r1		2068017	0					
ANR	2068038	CallExpression	MASK_OP_SRC_S1D ( ctx -> opcode )		2068017	1					
ANR	2068039	Callee	MASK_OP_SRC_S1D		2068017	0					
ANR	2068040	Identifier	MASK_OP_SRC_S1D		2068017	0					
ANR	2068041	ArgumentList	ctx -> opcode		2068017	1					
ANR	2068042	Argument	ctx -> opcode		2068017	0					
ANR	2068043	PtrMemberAccess	ctx -> opcode		2068017	0					
ANR	2068044	Identifier	ctx		2068017	0					
ANR	2068045	Identifier	opcode		2068017	1					
ANR	2068046	ExpressionStatement	const4 = MASK_OP_SRC_CONST4_SEXT ( ctx -> opcode )	15:4:184:229	2068017	4	True				
ANR	2068047	AssignmentExpression	const4 = MASK_OP_SRC_CONST4_SEXT ( ctx -> opcode )		2068017	0		=			
ANR	2068048	Identifier	const4		2068017	0					
ANR	2068049	CallExpression	MASK_OP_SRC_CONST4_SEXT ( ctx -> opcode )		2068017	1					
ANR	2068050	Callee	MASK_OP_SRC_CONST4_SEXT		2068017	0					
ANR	2068051	Identifier	MASK_OP_SRC_CONST4_SEXT		2068017	0					
ANR	2068052	ArgumentList	ctx -> opcode		2068017	1					
ANR	2068053	Argument	ctx -> opcode		2068017	0					
ANR	2068054	PtrMemberAccess	ctx -> opcode		2068017	0					
ANR	2068055	Identifier	ctx		2068017	0					
ANR	2068056	Identifier	opcode		2068017	1					
ANR	2068057	SwitchStatement	switch ( op1 )		2068017	5					
ANR	2068058	Condition	op1	19:12:246:248	2068017	0	True				
ANR	2068059	Identifier	op1		2068017	0					
ANR	2068060	CompoundStatement		17:17:172:172	2068017	1					
ANR	2068061	Label	case OPC1_16_SRC_ADD :	21:4:258:278	2068017	0	True				
ANR	2068062	Identifier	OPC1_16_SRC_ADD		2068017	0					
ANR	2068063	ExpressionStatement	"gen_addi_d ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"	23:8:289:337	2068017	1	True				
ANR	2068064	CallExpression	"gen_addi_d ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068065	Callee	gen_addi_d		2068017	0					
ANR	2068066	Identifier	gen_addi_d		2068017	0					
ANR	2068067	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068068	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068069	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068070	Identifier	cpu_gpr_d		2068017	0					
ANR	2068071	Identifier	r1		2068017	1					
ANR	2068072	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068073	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068074	Identifier	cpu_gpr_d		2068017	0					
ANR	2068075	Identifier	r1		2068017	1					
ANR	2068076	Argument	const4		2068017	2					
ANR	2068077	Identifier	const4		2068017	0					
ANR	2068078	BreakStatement	break ;	25:8:348:353	2068017	2	True				
ANR	2068079	Label	case OPC1_16_SRC_ADD_A15 :	27:4:360:384	2068017	3	True				
ANR	2068080	Identifier	OPC1_16_SRC_ADD_A15		2068017	0					
ANR	2068081	ExpressionStatement	"gen_addi_d ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , const4 )"	29:8:395:443	2068017	4	True				
ANR	2068082	CallExpression	"gen_addi_d ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , const4 )"		2068017	0					
ANR	2068083	Callee	gen_addi_d		2068017	0					
ANR	2068084	Identifier	gen_addi_d		2068017	0					
ANR	2068085	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068086	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068087	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068088	Identifier	cpu_gpr_d		2068017	0					
ANR	2068089	Identifier	r1		2068017	1					
ANR	2068090	Argument	cpu_gpr_d [ 15 ]		2068017	1					
ANR	2068091	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068092	Identifier	cpu_gpr_d		2068017	0					
ANR	2068093	PrimaryExpression	15		2068017	1					
ANR	2068094	Argument	const4		2068017	2					
ANR	2068095	Identifier	const4		2068017	0					
ANR	2068096	BreakStatement	break ;	31:8:454:459	2068017	5	True				
ANR	2068097	Label	case OPC1_16_SRC_ADD_15A :	33:4:466:490	2068017	6	True				
ANR	2068098	Identifier	OPC1_16_SRC_ADD_15A		2068017	0					
ANR	2068099	ExpressionStatement	"gen_addi_d ( cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"	35:8:501:549	2068017	7	True				
ANR	2068100	CallExpression	"gen_addi_d ( cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068101	Callee	gen_addi_d		2068017	0					
ANR	2068102	Identifier	gen_addi_d		2068017	0					
ANR	2068103	ArgumentList	cpu_gpr_d [ 15 ]		2068017	1					
ANR	2068104	Argument	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068105	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068106	Identifier	cpu_gpr_d		2068017	0					
ANR	2068107	PrimaryExpression	15		2068017	1					
ANR	2068108	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068109	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068110	Identifier	cpu_gpr_d		2068017	0					
ANR	2068111	Identifier	r1		2068017	1					
ANR	2068112	Argument	const4		2068017	2					
ANR	2068113	Identifier	const4		2068017	0					
ANR	2068114	BreakStatement	break ;	37:8:560:565	2068017	8	True				
ANR	2068115	Label	case OPC1_16_SRC_ADD_A :	39:4:572:594	2068017	9	True				
ANR	2068116	Identifier	OPC1_16_SRC_ADD_A		2068017	0					
ANR	2068117	ExpressionStatement	"tcg_gen_addi_tl ( cpu_gpr_a [ r1 ] , cpu_gpr_a [ r1 ] , const4 )"	41:8:605:658	2068017	10	True				
ANR	2068118	CallExpression	"tcg_gen_addi_tl ( cpu_gpr_a [ r1 ] , cpu_gpr_a [ r1 ] , const4 )"		2068017	0					
ANR	2068119	Callee	tcg_gen_addi_tl		2068017	0					
ANR	2068120	Identifier	tcg_gen_addi_tl		2068017	0					
ANR	2068121	ArgumentList	cpu_gpr_a [ r1 ]		2068017	1					
ANR	2068122	Argument	cpu_gpr_a [ r1 ]		2068017	0					
ANR	2068123	ArrayIndexing	cpu_gpr_a [ r1 ]		2068017	0					
ANR	2068124	Identifier	cpu_gpr_a		2068017	0					
ANR	2068125	Identifier	r1		2068017	1					
ANR	2068126	Argument	cpu_gpr_a [ r1 ]		2068017	1					
ANR	2068127	ArrayIndexing	cpu_gpr_a [ r1 ]		2068017	0					
ANR	2068128	Identifier	cpu_gpr_a		2068017	0					
ANR	2068129	Identifier	r1		2068017	1					
ANR	2068130	Argument	const4		2068017	2					
ANR	2068131	Identifier	const4		2068017	0					
ANR	2068132	BreakStatement	break ;	43:8:669:674	2068017	11	True				
ANR	2068133	Label	case OPC1_16_SRC_CADD :	45:4:681:702	2068017	12	True				
ANR	2068134	Identifier	OPC1_16_SRC_CADD		2068017	0					
ANR	2068135	ExpressionStatement	"gen_condi_add ( TCG_COND_NE , cpu_gpr_d [ r1 ] , const4 , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] )"	47:8:713:815	2068017	13	True				
ANR	2068136	CallExpression	"gen_condi_add ( TCG_COND_NE , cpu_gpr_d [ r1 ] , const4 , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] )"		2068017	0					
ANR	2068137	Callee	gen_condi_add		2068017	0					
ANR	2068138	Identifier	gen_condi_add		2068017	0					
ANR	2068139	ArgumentList	TCG_COND_NE		2068017	1					
ANR	2068140	Argument	TCG_COND_NE		2068017	0					
ANR	2068141	Identifier	TCG_COND_NE		2068017	0					
ANR	2068142	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068143	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068144	Identifier	cpu_gpr_d		2068017	0					
ANR	2068145	Identifier	r1		2068017	1					
ANR	2068146	Argument	const4		2068017	2					
ANR	2068147	Identifier	const4		2068017	0					
ANR	2068148	Argument	cpu_gpr_d [ r1 ]		2068017	3					
ANR	2068149	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068150	Identifier	cpu_gpr_d		2068017	0					
ANR	2068151	Identifier	r1		2068017	1					
ANR	2068152	Argument	cpu_gpr_d [ 15 ]		2068017	4					
ANR	2068153	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068154	Identifier	cpu_gpr_d		2068017	0					
ANR	2068155	PrimaryExpression	15		2068017	1					
ANR	2068156	BreakStatement	break ;	51:8:826:831	2068017	14	True				
ANR	2068157	Label	case OPC1_16_SRC_CADDN :	53:4:838:860	2068017	15	True				
ANR	2068158	Identifier	OPC1_16_SRC_CADDN		2068017	0					
ANR	2068159	ExpressionStatement	"gen_condi_add ( TCG_COND_EQ , cpu_gpr_d [ r1 ] , const4 , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] )"	55:8:871:973	2068017	16	True				
ANR	2068160	CallExpression	"gen_condi_add ( TCG_COND_EQ , cpu_gpr_d [ r1 ] , const4 , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] )"		2068017	0					
ANR	2068161	Callee	gen_condi_add		2068017	0					
ANR	2068162	Identifier	gen_condi_add		2068017	0					
ANR	2068163	ArgumentList	TCG_COND_EQ		2068017	1					
ANR	2068164	Argument	TCG_COND_EQ		2068017	0					
ANR	2068165	Identifier	TCG_COND_EQ		2068017	0					
ANR	2068166	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068167	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068168	Identifier	cpu_gpr_d		2068017	0					
ANR	2068169	Identifier	r1		2068017	1					
ANR	2068170	Argument	const4		2068017	2					
ANR	2068171	Identifier	const4		2068017	0					
ANR	2068172	Argument	cpu_gpr_d [ r1 ]		2068017	3					
ANR	2068173	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068174	Identifier	cpu_gpr_d		2068017	0					
ANR	2068175	Identifier	r1		2068017	1					
ANR	2068176	Argument	cpu_gpr_d [ 15 ]		2068017	4					
ANR	2068177	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068178	Identifier	cpu_gpr_d		2068017	0					
ANR	2068179	PrimaryExpression	15		2068017	1					
ANR	2068180	BreakStatement	break ;	59:8:984:989	2068017	17	True				
ANR	2068181	Label	case OPC1_16_SRC_CMOV :	61:4:996:1017	2068017	18	True				
ANR	2068182	Identifier	OPC1_16_SRC_CMOV		2068017	0					
ANR	2068183	ExpressionStatement	temp = tcg_const_tl ( 0 )	63:8:1028:1050	2068017	19	True				
ANR	2068184	AssignmentExpression	temp = tcg_const_tl ( 0 )		2068017	0		=			
ANR	2068185	Identifier	temp		2068017	0					
ANR	2068186	CallExpression	tcg_const_tl ( 0 )		2068017	1					
ANR	2068187	Callee	tcg_const_tl		2068017	0					
ANR	2068188	Identifier	tcg_const_tl		2068017	0					
ANR	2068189	ArgumentList	0		2068017	1					
ANR	2068190	Argument	0		2068017	0					
ANR	2068191	PrimaryExpression	0		2068017	0					
ANR	2068192	ExpressionStatement	temp2 = tcg_const_tl ( const4 )	65:8:1061:1089	2068017	20	True				
ANR	2068193	AssignmentExpression	temp2 = tcg_const_tl ( const4 )		2068017	0		=			
ANR	2068194	Identifier	temp2		2068017	0					
ANR	2068195	CallExpression	tcg_const_tl ( const4 )		2068017	1					
ANR	2068196	Callee	tcg_const_tl		2068017	0					
ANR	2068197	Identifier	tcg_const_tl		2068017	0					
ANR	2068198	ArgumentList	const4		2068017	1					
ANR	2068199	Argument	const4		2068017	0					
ANR	2068200	Identifier	const4		2068017	0					
ANR	2068201	ExpressionStatement	"tcg_gen_movcond_tl ( TCG_COND_NE , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , temp , temp2 , cpu_gpr_d [ r1 ] )"	67:8:1100:1217	2068017	21	True				
ANR	2068202	CallExpression	"tcg_gen_movcond_tl ( TCG_COND_NE , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , temp , temp2 , cpu_gpr_d [ r1 ] )"		2068017	0					
ANR	2068203	Callee	tcg_gen_movcond_tl		2068017	0					
ANR	2068204	Identifier	tcg_gen_movcond_tl		2068017	0					
ANR	2068205	ArgumentList	TCG_COND_NE		2068017	1					
ANR	2068206	Argument	TCG_COND_NE		2068017	0					
ANR	2068207	Identifier	TCG_COND_NE		2068017	0					
ANR	2068208	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068209	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068210	Identifier	cpu_gpr_d		2068017	0					
ANR	2068211	Identifier	r1		2068017	1					
ANR	2068212	Argument	cpu_gpr_d [ 15 ]		2068017	2					
ANR	2068213	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068214	Identifier	cpu_gpr_d		2068017	0					
ANR	2068215	PrimaryExpression	15		2068017	1					
ANR	2068216	Argument	temp		2068017	3					
ANR	2068217	Identifier	temp		2068017	0					
ANR	2068218	Argument	temp2		2068017	4					
ANR	2068219	Identifier	temp2		2068017	0					
ANR	2068220	Argument	cpu_gpr_d [ r1 ]		2068017	5					
ANR	2068221	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068222	Identifier	cpu_gpr_d		2068017	0					
ANR	2068223	Identifier	r1		2068017	1					
ANR	2068224	ExpressionStatement	tcg_temp_free ( temp )	71:8:1228:1247	2068017	22	True				
ANR	2068225	CallExpression	tcg_temp_free ( temp )		2068017	0					
ANR	2068226	Callee	tcg_temp_free		2068017	0					
ANR	2068227	Identifier	tcg_temp_free		2068017	0					
ANR	2068228	ArgumentList	temp		2068017	1					
ANR	2068229	Argument	temp		2068017	0					
ANR	2068230	Identifier	temp		2068017	0					
ANR	2068231	ExpressionStatement	tcg_temp_free ( temp2 )	73:8:1258:1278	2068017	23	True				
ANR	2068232	CallExpression	tcg_temp_free ( temp2 )		2068017	0					
ANR	2068233	Callee	tcg_temp_free		2068017	0					
ANR	2068234	Identifier	tcg_temp_free		2068017	0					
ANR	2068235	ArgumentList	temp2		2068017	1					
ANR	2068236	Argument	temp2		2068017	0					
ANR	2068237	Identifier	temp2		2068017	0					
ANR	2068238	BreakStatement	break ;	75:8:1289:1294	2068017	24	True				
ANR	2068239	Label	case OPC1_16_SRC_CMOVN :	77:4:1301:1323	2068017	25	True				
ANR	2068240	Identifier	OPC1_16_SRC_CMOVN		2068017	0					
ANR	2068241	ExpressionStatement	temp = tcg_const_tl ( 0 )	79:8:1334:1356	2068017	26	True				
ANR	2068242	AssignmentExpression	temp = tcg_const_tl ( 0 )		2068017	0		=			
ANR	2068243	Identifier	temp		2068017	0					
ANR	2068244	CallExpression	tcg_const_tl ( 0 )		2068017	1					
ANR	2068245	Callee	tcg_const_tl		2068017	0					
ANR	2068246	Identifier	tcg_const_tl		2068017	0					
ANR	2068247	ArgumentList	0		2068017	1					
ANR	2068248	Argument	0		2068017	0					
ANR	2068249	PrimaryExpression	0		2068017	0					
ANR	2068250	ExpressionStatement	temp2 = tcg_const_tl ( const4 )	81:8:1367:1395	2068017	27	True				
ANR	2068251	AssignmentExpression	temp2 = tcg_const_tl ( const4 )		2068017	0		=			
ANR	2068252	Identifier	temp2		2068017	0					
ANR	2068253	CallExpression	tcg_const_tl ( const4 )		2068017	1					
ANR	2068254	Callee	tcg_const_tl		2068017	0					
ANR	2068255	Identifier	tcg_const_tl		2068017	0					
ANR	2068256	ArgumentList	const4		2068017	1					
ANR	2068257	Argument	const4		2068017	0					
ANR	2068258	Identifier	const4		2068017	0					
ANR	2068259	ExpressionStatement	"tcg_gen_movcond_tl ( TCG_COND_EQ , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , temp , temp2 , cpu_gpr_d [ r1 ] )"	83:8:1406:1523	2068017	28	True				
ANR	2068260	CallExpression	"tcg_gen_movcond_tl ( TCG_COND_EQ , cpu_gpr_d [ r1 ] , cpu_gpr_d [ 15 ] , temp , temp2 , cpu_gpr_d [ r1 ] )"		2068017	0					
ANR	2068261	Callee	tcg_gen_movcond_tl		2068017	0					
ANR	2068262	Identifier	tcg_gen_movcond_tl		2068017	0					
ANR	2068263	ArgumentList	TCG_COND_EQ		2068017	1					
ANR	2068264	Argument	TCG_COND_EQ		2068017	0					
ANR	2068265	Identifier	TCG_COND_EQ		2068017	0					
ANR	2068266	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068267	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068268	Identifier	cpu_gpr_d		2068017	0					
ANR	2068269	Identifier	r1		2068017	1					
ANR	2068270	Argument	cpu_gpr_d [ 15 ]		2068017	2					
ANR	2068271	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068272	Identifier	cpu_gpr_d		2068017	0					
ANR	2068273	PrimaryExpression	15		2068017	1					
ANR	2068274	Argument	temp		2068017	3					
ANR	2068275	Identifier	temp		2068017	0					
ANR	2068276	Argument	temp2		2068017	4					
ANR	2068277	Identifier	temp2		2068017	0					
ANR	2068278	Argument	cpu_gpr_d [ r1 ]		2068017	5					
ANR	2068279	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068280	Identifier	cpu_gpr_d		2068017	0					
ANR	2068281	Identifier	r1		2068017	1					
ANR	2068282	ExpressionStatement	tcg_temp_free ( temp )	87:8:1534:1553	2068017	29	True				
ANR	2068283	CallExpression	tcg_temp_free ( temp )		2068017	0					
ANR	2068284	Callee	tcg_temp_free		2068017	0					
ANR	2068285	Identifier	tcg_temp_free		2068017	0					
ANR	2068286	ArgumentList	temp		2068017	1					
ANR	2068287	Argument	temp		2068017	0					
ANR	2068288	Identifier	temp		2068017	0					
ANR	2068289	ExpressionStatement	tcg_temp_free ( temp2 )	89:8:1564:1584	2068017	30	True				
ANR	2068290	CallExpression	tcg_temp_free ( temp2 )		2068017	0					
ANR	2068291	Callee	tcg_temp_free		2068017	0					
ANR	2068292	Identifier	tcg_temp_free		2068017	0					
ANR	2068293	ArgumentList	temp2		2068017	1					
ANR	2068294	Argument	temp2		2068017	0					
ANR	2068295	Identifier	temp2		2068017	0					
ANR	2068296	BreakStatement	break ;	91:8:1595:1600	2068017	31	True				
ANR	2068297	Label	case OPC1_16_SRC_EQ :	93:4:1607:1626	2068017	32	True				
ANR	2068298	Identifier	OPC1_16_SRC_EQ		2068017	0					
ANR	2068299	ExpressionStatement	"tcg_gen_setcondi_tl ( TCG_COND_EQ , cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"	95:8:1637:1736	2068017	33	True				
ANR	2068300	CallExpression	"tcg_gen_setcondi_tl ( TCG_COND_EQ , cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068301	Callee	tcg_gen_setcondi_tl		2068017	0					
ANR	2068302	Identifier	tcg_gen_setcondi_tl		2068017	0					
ANR	2068303	ArgumentList	TCG_COND_EQ		2068017	1					
ANR	2068304	Argument	TCG_COND_EQ		2068017	0					
ANR	2068305	Identifier	TCG_COND_EQ		2068017	0					
ANR	2068306	Argument	cpu_gpr_d [ 15 ]		2068017	1					
ANR	2068307	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068308	Identifier	cpu_gpr_d		2068017	0					
ANR	2068309	PrimaryExpression	15		2068017	1					
ANR	2068310	Argument	cpu_gpr_d [ r1 ]		2068017	2					
ANR	2068311	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068312	Identifier	cpu_gpr_d		2068017	0					
ANR	2068313	Identifier	r1		2068017	1					
ANR	2068314	Argument	const4		2068017	3					
ANR	2068315	Identifier	const4		2068017	0					
ANR	2068316	BreakStatement	break ;	99:8:1747:1752	2068017	34	True				
ANR	2068317	Label	case OPC1_16_SRC_LT :	101:4:1759:1778	2068017	35	True				
ANR	2068318	Identifier	OPC1_16_SRC_LT		2068017	0					
ANR	2068319	ExpressionStatement	"tcg_gen_setcondi_tl ( TCG_COND_LT , cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"	103:8:1789:1888	2068017	36	True				
ANR	2068320	CallExpression	"tcg_gen_setcondi_tl ( TCG_COND_LT , cpu_gpr_d [ 15 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068321	Callee	tcg_gen_setcondi_tl		2068017	0					
ANR	2068322	Identifier	tcg_gen_setcondi_tl		2068017	0					
ANR	2068323	ArgumentList	TCG_COND_LT		2068017	1					
ANR	2068324	Argument	TCG_COND_LT		2068017	0					
ANR	2068325	Identifier	TCG_COND_LT		2068017	0					
ANR	2068326	Argument	cpu_gpr_d [ 15 ]		2068017	1					
ANR	2068327	ArrayIndexing	cpu_gpr_d [ 15 ]		2068017	0					
ANR	2068328	Identifier	cpu_gpr_d		2068017	0					
ANR	2068329	PrimaryExpression	15		2068017	1					
ANR	2068330	Argument	cpu_gpr_d [ r1 ]		2068017	2					
ANR	2068331	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068332	Identifier	cpu_gpr_d		2068017	0					
ANR	2068333	Identifier	r1		2068017	1					
ANR	2068334	Argument	const4		2068017	3					
ANR	2068335	Identifier	const4		2068017	0					
ANR	2068336	BreakStatement	break ;	107:8:1899:1904	2068017	37	True				
ANR	2068337	Label	case OPC1_16_SRC_MOV :	109:4:1911:1931	2068017	38	True				
ANR	2068338	Identifier	OPC1_16_SRC_MOV		2068017	0					
ANR	2068339	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r1 ] , const4 )"	111:8:1942:1980	2068017	39	True				
ANR	2068340	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068341	Callee	tcg_gen_movi_tl		2068017	0					
ANR	2068342	Identifier	tcg_gen_movi_tl		2068017	0					
ANR	2068343	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068344	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068345	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068346	Identifier	cpu_gpr_d		2068017	0					
ANR	2068347	Identifier	r1		2068017	1					
ANR	2068348	Argument	const4		2068017	1					
ANR	2068349	Identifier	const4		2068017	0					
ANR	2068350	BreakStatement	break ;	113:8:1991:1996	2068017	40	True				
ANR	2068351	Label	case OPC1_16_SRC_MOV_A :	115:4:2003:2025	2068017	41	True				
ANR	2068352	Identifier	OPC1_16_SRC_MOV_A		2068017	0					
ANR	2068353	ExpressionStatement	const4 = MASK_OP_SRC_CONST4 ( ctx -> opcode )	117:8:2036:2076	2068017	42	True				
ANR	2068354	AssignmentExpression	const4 = MASK_OP_SRC_CONST4 ( ctx -> opcode )		2068017	0		=			
ANR	2068355	Identifier	const4		2068017	0					
ANR	2068356	CallExpression	MASK_OP_SRC_CONST4 ( ctx -> opcode )		2068017	1					
ANR	2068357	Callee	MASK_OP_SRC_CONST4		2068017	0					
ANR	2068358	Identifier	MASK_OP_SRC_CONST4		2068017	0					
ANR	2068359	ArgumentList	ctx -> opcode		2068017	1					
ANR	2068360	Argument	ctx -> opcode		2068017	0					
ANR	2068361	PtrMemberAccess	ctx -> opcode		2068017	0					
ANR	2068362	Identifier	ctx		2068017	0					
ANR	2068363	Identifier	opcode		2068017	1					
ANR	2068364	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_a [ r1 ] , const4 )"	119:8:2087:2125	2068017	43	True				
ANR	2068365	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_a [ r1 ] , const4 )"		2068017	0					
ANR	2068366	Callee	tcg_gen_movi_tl		2068017	0					
ANR	2068367	Identifier	tcg_gen_movi_tl		2068017	0					
ANR	2068368	ArgumentList	cpu_gpr_a [ r1 ]		2068017	1					
ANR	2068369	Argument	cpu_gpr_a [ r1 ]		2068017	0					
ANR	2068370	ArrayIndexing	cpu_gpr_a [ r1 ]		2068017	0					
ANR	2068371	Identifier	cpu_gpr_a		2068017	0					
ANR	2068372	Identifier	r1		2068017	1					
ANR	2068373	Argument	const4		2068017	1					
ANR	2068374	Identifier	const4		2068017	0					
ANR	2068375	BreakStatement	break ;	121:8:2136:2141	2068017	44	True				
ANR	2068376	Label	case OPC1_16_SRC_MOV_E :	123:4:2148:2170	2068017	45	True				
ANR	2068377	Identifier	OPC1_16_SRC_MOV_E		2068017	0					
ANR	2068378	IfStatement	"if ( tricore_feature ( env , TRICORE_FEATURE_16 ) )"		2068017	46					
ANR	2068379	Condition	"tricore_feature ( env , TRICORE_FEATURE_16 )"	125:12:2185:2224	2068017	0	True				
ANR	2068380	CallExpression	"tricore_feature ( env , TRICORE_FEATURE_16 )"		2068017	0					
ANR	2068381	Callee	tricore_feature		2068017	0					
ANR	2068382	Identifier	tricore_feature		2068017	0					
ANR	2068383	ArgumentList	env		2068017	1					
ANR	2068384	Argument	env		2068017	0					
ANR	2068385	Identifier	env		2068017	0					
ANR	2068386	Argument	TRICORE_FEATURE_16		2068017	1					
ANR	2068387	Identifier	TRICORE_FEATURE_16		2068017	0					
ANR	2068388	CompoundStatement		123:54:2148:2148	2068017	1					
ANR	2068389	ExpressionStatement	"tcg_gen_movi_tl ( cpu_gpr_d [ r1 ] , const4 )"	127:12:2242:2280	2068017	0	True				
ANR	2068390	CallExpression	"tcg_gen_movi_tl ( cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068391	Callee	tcg_gen_movi_tl		2068017	0					
ANR	2068392	Identifier	tcg_gen_movi_tl		2068017	0					
ANR	2068393	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068394	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068395	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068396	Identifier	cpu_gpr_d		2068017	0					
ANR	2068397	Identifier	r1		2068017	1					
ANR	2068398	Argument	const4		2068017	1					
ANR	2068399	Identifier	const4		2068017	0					
ANR	2068400	ExpressionStatement	"tcg_gen_sari_tl ( cpu_gpr_d [ r1 + 1 ] , cpu_gpr_d [ r1 ] , 31 )"	129:12:2295:2346	2068017	1	True				
ANR	2068401	CallExpression	"tcg_gen_sari_tl ( cpu_gpr_d [ r1 + 1 ] , cpu_gpr_d [ r1 ] , 31 )"		2068017	0					
ANR	2068402	Callee	tcg_gen_sari_tl		2068017	0					
ANR	2068403	Identifier	tcg_gen_sari_tl		2068017	0					
ANR	2068404	ArgumentList	cpu_gpr_d [ r1 + 1 ]		2068017	1					
ANR	2068405	Argument	cpu_gpr_d [ r1 + 1 ]		2068017	0					
ANR	2068406	ArrayIndexing	cpu_gpr_d [ r1 + 1 ]		2068017	0					
ANR	2068407	Identifier	cpu_gpr_d		2068017	0					
ANR	2068408	AdditiveExpression	r1 + 1		2068017	1		+			
ANR	2068409	Identifier	r1		2068017	0					
ANR	2068410	PrimaryExpression	1		2068017	1					
ANR	2068411	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068412	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068413	Identifier	cpu_gpr_d		2068017	0					
ANR	2068414	Identifier	r1		2068017	1					
ANR	2068415	Argument	31		2068017	2					
ANR	2068416	PrimaryExpression	31		2068017	0					
ANR	2068417	BreakStatement	break ;	133:8:2411:2416	2068017	47	True				
ANR	2068418	Label	case OPC1_16_SRC_SH :	135:4:2423:2442	2068017	48	True				
ANR	2068419	Identifier	OPC1_16_SRC_SH		2068017	0					
ANR	2068420	ExpressionStatement	"gen_shi ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"	137:8:2453:2498	2068017	49	True				
ANR	2068421	CallExpression	"gen_shi ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068422	Callee	gen_shi		2068017	0					
ANR	2068423	Identifier	gen_shi		2068017	0					
ANR	2068424	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068425	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068426	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068427	Identifier	cpu_gpr_d		2068017	0					
ANR	2068428	Identifier	r1		2068017	1					
ANR	2068429	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068430	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068431	Identifier	cpu_gpr_d		2068017	0					
ANR	2068432	Identifier	r1		2068017	1					
ANR	2068433	Argument	const4		2068017	2					
ANR	2068434	Identifier	const4		2068017	0					
ANR	2068435	BreakStatement	break ;	139:8:2509:2514	2068017	50	True				
ANR	2068436	Label	case OPC1_16_SRC_SHA :	141:4:2521:2541	2068017	51	True				
ANR	2068437	Identifier	OPC1_16_SRC_SHA		2068017	0					
ANR	2068438	ExpressionStatement	"gen_shaci ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"	143:8:2552:2599	2068017	52	True				
ANR	2068439	CallExpression	"gen_shaci ( cpu_gpr_d [ r1 ] , cpu_gpr_d [ r1 ] , const4 )"		2068017	0					
ANR	2068440	Callee	gen_shaci		2068017	0					
ANR	2068441	Identifier	gen_shaci		2068017	0					
ANR	2068442	ArgumentList	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068443	Argument	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068444	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068445	Identifier	cpu_gpr_d		2068017	0					
ANR	2068446	Identifier	r1		2068017	1					
ANR	2068447	Argument	cpu_gpr_d [ r1 ]		2068017	1					
ANR	2068448	ArrayIndexing	cpu_gpr_d [ r1 ]		2068017	0					
ANR	2068449	Identifier	cpu_gpr_d		2068017	0					
ANR	2068450	Identifier	r1		2068017	1					
ANR	2068451	Argument	const4		2068017	2					
ANR	2068452	Identifier	const4		2068017	0					
ANR	2068453	BreakStatement	break ;	145:8:2610:2615	2068017	53	True				
ANR	2068454	ReturnType	static void		2068017	1					
ANR	2068455	Identifier	decode_src_opc		2068017	2					
ANR	2068456	ParameterList	"CPUTriCoreState * env , DisasContext * ctx , int op1"		2068017	3					
ANR	2068457	Parameter	CPUTriCoreState * env	1:27:27:46	2068017	0	True				
ANR	2068458	ParameterType	CPUTriCoreState *		2068017	0					
ANR	2068459	Identifier	env		2068017	1					
ANR	2068460	Parameter	DisasContext * ctx	1:49:49:65	2068017	1	True				
ANR	2068461	ParameterType	DisasContext *		2068017	0					
ANR	2068462	Identifier	ctx		2068017	1					
ANR	2068463	Parameter	int op1	1:68:68:74	2068017	2	True				
ANR	2068464	ParameterType	int		2068017	0					
ANR	2068465	Identifier	op1		2068017	1					
ANR	2068466	CFGEntryNode	ENTRY		2068017		True				
ANR	2068467	CFGExitNode	EXIT		2068017		True				
ANR	2068468	Symbol	temp		2068017						
ANR	2068469	Symbol	* cpu_gpr_d		2068017						
ANR	2068470	Symbol	ctx -> opcode		2068017						
ANR	2068471	Symbol	cpu_gpr_a		2068017						
ANR	2068472	Symbol	TCG_COND_NE		2068017						
ANR	2068473	Symbol	ctx		2068017						
ANR	2068474	Symbol	* r1		2068017						
ANR	2068475	Symbol	cpu_gpr_d		2068017						
ANR	2068476	Symbol	TRICORE_FEATURE_16		2068017						
ANR	2068477	Symbol	TCG_COND_EQ		2068017						
ANR	2068478	Symbol	env		2068017						
ANR	2068479	Symbol	temp2		2068017						
ANR	2068480	Symbol	const4		2068017						
ANR	2068481	Symbol	* ctx		2068017						
ANR	2068482	Symbol	op1		2068017						
ANR	2068483	Symbol	tricore_feature		2068017						
ANR	2068484	Symbol	MASK_OP_SRC_CONST4_SEXT		2068017						
ANR	2068485	Symbol	tcg_const_tl		2068017						
ANR	2068486	Symbol	TCG_COND_LT		2068017						
ANR	2068487	Symbol	MASK_OP_SRC_CONST4		2068017						
ANR	2068488	Symbol	* cpu_gpr_a		2068017						
ANR	2068489	Symbol	r1		2068017						
ANR	2068490	Symbol	MASK_OP_SRC_S1D		2068017						
