{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701340454187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701340454187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 05:34:14 2023 " "Processing started: Thu Nov 30 05:34:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701340454187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340454187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340454187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701340454798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701340454798 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PS2_Demo.v(236) " "Verilog HDL information at PS2_Demo.v(236): always construct contains both blocking and non-blocking assignments" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701340464540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701340464737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "top_module.v" "VGA" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340464749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340464759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340464841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340464841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE AMP_BACKGROUND.mif " "Parameter \"INIT_FILE\" = \"AMP_BACKGROUND.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340464841 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701340464841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7n1 " "Found entity 1: altsyncram_m7n1" {  } { { "db/altsyncram_m7n1.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340464925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340464925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated " "Elaborating entity \"altsyncram_m7n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340464938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340465024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m7n1.tdf" "decode2" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340465086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m7n1.tdf" "rden_decode_b" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340465177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m7n1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_m7n1.tdf" "mux3" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altsyncram_m7n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701340465331 ""}  } { { "vga_pll.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701340465331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340465418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465433 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_plot.v 1 1 " "Using design file vga_plot.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_plot " "Found entity 1: vga_plot" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701340465461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1701340465461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_plot vga_plot:VGAOutput " "Elaborating entity \"vga_plot\" for hierarchy \"vga_plot:VGAOutput\"" {  } { { "top_module.v" "VGAOutput" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(52) " "Verilog HDL assignment warning at vga_plot.v(52): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465467 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(53) " "Verilog HDL assignment warning at vga_plot.v(53): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465468 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(61) " "Verilog HDL assignment warning at vga_plot.v(61): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465468 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_plot.v(69) " "Verilog HDL assignment warning at vga_plot.v(69): truncated value with size 32 to match size of target (8)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465468 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(70) " "Verilog HDL assignment warning at vga_plot.v(70): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465468 "|top_module|vga_plot:VGAOutput"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vga_plot.v(78) " "Verilog HDL assignment warning at vga_plot.v(78): truncated value with size 32 to match size of target (7)" {  } { { "vga_plot.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/vga_plot.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701340465468 "|top_module|vga_plot:VGAOutput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:KeyboardInput " "Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:KeyboardInput\"" {  } { { "top_module.v" "KeyboardInput" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465471 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PS2_Demo.v(241) " "Verilog HDL Case Statement warning at PS2_Demo.v(241): incomplete case statement has no default case item" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701340465477 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "PS2_Demo.v(241) " "Verilog HDL Case Statement information at PS2_Demo.v(241): all case item expressions in this case statement are onehot" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701340465477 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "volume_data PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"volume_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465478 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pitch_data PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"pitch_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465479 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "distortion_data PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"distortion_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465479 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VolumeGo PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"VolumeGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465479 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PitchGo PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"PitchGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465480 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DistortionGo PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"DistortionGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465480 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EffectGo PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"EffectGo\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465480 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop1 PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"loop1\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465480 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop2 PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"loop2\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465480 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "loop3 PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"loop3\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465481 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465481 "|top_module|PS2_Demo:KeyboardInput"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "final_data PS2_Demo.v(236) " "Verilog HDL Always Construct warning at PS2_Demo.v(236): inferring latch(es) for variable \"final_data\", which holds its previous value in one or more paths through the always construct" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 236 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701340465481 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] PS2_Demo.v(241) " "Inferred latch for \"data\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465487 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] PS2_Demo.v(241) " "Inferred latch for \"data\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465487 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] PS2_Demo.v(241) " "Inferred latch for \"data\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465487 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] PS2_Demo.v(241) " "Inferred latch for \"data\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465487 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] PS2_Demo.v(241) " "Inferred latch for \"data\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] PS2_Demo.v(241) " "Inferred latch for \"data\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] PS2_Demo.v(241) " "Inferred latch for \"data\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] PS2_Demo.v(241) " "Inferred latch for \"data\[7\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] PS2_Demo.v(241) " "Inferred latch for \"data\[8\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] PS2_Demo.v(241) " "Inferred latch for \"data\[9\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] PS2_Demo.v(241) " "Inferred latch for \"data\[10\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] PS2_Demo.v(241) " "Inferred latch for \"data\[11\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465488 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[0\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465489 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[1\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465489 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[2\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465489 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[3\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465489 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[4\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465489 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[5\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465490 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[6\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465490 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[7\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[7\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465490 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[8\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[8\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465490 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[9\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[9\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465490 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[10\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[10\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[11\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[11\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[12\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[12\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[13\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[13\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[14\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[14\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[15\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[15\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[16\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[16\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[17\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[17\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[18\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[18\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465491 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[19\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[19\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[20\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[20\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[21\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[21\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[22\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[22\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop3\[23\] PS2_Demo.v(241) " "Inferred latch for \"loop3\[23\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[0\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[1\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465492 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[2\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[3\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[4\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[5\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[6\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[7\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[7\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[8\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[8\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[9\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[9\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[10\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[10\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465493 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[11\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[11\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[12\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[12\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[13\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[13\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[14\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[14\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[15\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[15\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[16\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[16\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[17\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[17\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[18\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[18\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[19\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[19\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[20\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[20\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[21\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[21\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[22\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[22\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop2\[23\] PS2_Demo.v(241) " "Inferred latch for \"loop2\[23\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465494 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[0\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[1\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[2\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[3\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[4\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[5\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[6\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[7\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[7\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[8\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[8\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[9\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[9\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[10\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[10\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465495 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[11\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[11\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[12\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[12\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[13\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[13\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[14\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[14\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[15\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[15\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[16\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[16\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[17\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[17\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[18\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[18\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465496 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[19\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[19\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[20\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[20\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[21\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[21\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[22\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[22\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "loop1\[23\] PS2_Demo.v(241) " "Inferred latch for \"loop1\[23\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EffectGo PS2_Demo.v(241) " "Inferred latch for \"EffectGo\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DistortionGo PS2_Demo.v(241) " "Inferred latch for \"DistortionGo\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PitchGo PS2_Demo.v(241) " "Inferred latch for \"PitchGo\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VolumeGo PS2_Demo.v(241) " "Inferred latch for \"VolumeGo\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465497 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[0\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[1\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[2\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[3\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[4\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[5\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distortion_data\[6\] PS2_Demo.v(241) " "Inferred latch for \"distortion_data\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465498 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[0\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[1\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[2\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[3\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[4\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[5\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pitch_data\[6\] PS2_Demo.v(241) " "Inferred latch for \"pitch_data\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[0\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[0\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465499 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[1\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[1\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[2\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[2\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[3\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[3\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[4\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[4\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[5\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[5\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "volume_data\[6\] PS2_Demo.v(241) " "Inferred latch for \"volume_data\[6\]\" at PS2_Demo.v(241)" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340465500 "|top_module|PS2_Demo:KeyboardInput"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "top_module.v" "PS2" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:Segment0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "top_module.v" "Segment0" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340465553 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701340466586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[10\] " "Latch PS2_Demo:KeyboardInput\|data\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[9\] " "Latch PS2_Demo:KeyboardInput\|data\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[8\] " "Latch PS2_Demo:KeyboardInput\|data\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[11\] " "Latch PS2_Demo:KeyboardInput\|data\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[7\] " "Latch PS2_Demo:KeyboardInput\|data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[6\] " "Latch PS2_Demo:KeyboardInput\|data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[5\] " "Latch PS2_Demo:KeyboardInput\|data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[4\] " "Latch PS2_Demo:KeyboardInput\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[3\] " "Latch PS2_Demo:KeyboardInput\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[2\] " "Latch PS2_Demo:KeyboardInput\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[1\] " "Latch PS2_Demo:KeyboardInput\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|data\[0\] " "Latch PS2_Demo:KeyboardInput\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_SAVE" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|DistortionGo " "Latch PS2_Demo:KeyboardInput\|DistortionGo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_DISTORTION " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_DISTORTION" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|PitchGo " "Latch PS2_Demo:KeyboardInput\|PitchGo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_PITCH " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_PITCH" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|VolumeGo " "Latch PS2_Demo:KeyboardInput\|VolumeGo has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_VOLUME " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_VOLUME" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 62 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[0\] " "Latch PS2_Demo:KeyboardInput\|loop1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[1\] " "Latch PS2_Demo:KeyboardInput\|loop1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[2\] " "Latch PS2_Demo:KeyboardInput\|loop1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[3\] " "Latch PS2_Demo:KeyboardInput\|loop1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[4\] " "Latch PS2_Demo:KeyboardInput\|loop1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[5\] " "Latch PS2_Demo:KeyboardInput\|loop1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[6\] " "Latch PS2_Demo:KeyboardInput\|loop1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[7\] " "Latch PS2_Demo:KeyboardInput\|loop1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[8\] " "Latch PS2_Demo:KeyboardInput\|loop1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[9\] " "Latch PS2_Demo:KeyboardInput\|loop1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[10\] " "Latch PS2_Demo:KeyboardInput\|loop1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[11\] " "Latch PS2_Demo:KeyboardInput\|loop1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[12\] " "Latch PS2_Demo:KeyboardInput\|loop1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[13\] " "Latch PS2_Demo:KeyboardInput\|loop1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[14\] " "Latch PS2_Demo:KeyboardInput\|loop1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[15\] " "Latch PS2_Demo:KeyboardInput\|loop1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[16\] " "Latch PS2_Demo:KeyboardInput\|loop1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[17\] " "Latch PS2_Demo:KeyboardInput\|loop1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[18\] " "Latch PS2_Demo:KeyboardInput\|loop1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[19\] " "Latch PS2_Demo:KeyboardInput\|loop1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[20\] " "Latch PS2_Demo:KeyboardInput\|loop1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[21\] " "Latch PS2_Demo:KeyboardInput\|loop1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[22\] " "Latch PS2_Demo:KeyboardInput\|loop1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop1\[23\] " "Latch PS2_Demo:KeyboardInput\|loop1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L1_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[0\] " "Latch PS2_Demo:KeyboardInput\|loop2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[1\] " "Latch PS2_Demo:KeyboardInput\|loop2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[2\] " "Latch PS2_Demo:KeyboardInput\|loop2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[3\] " "Latch PS2_Demo:KeyboardInput\|loop2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[4\] " "Latch PS2_Demo:KeyboardInput\|loop2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[5\] " "Latch PS2_Demo:KeyboardInput\|loop2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[6\] " "Latch PS2_Demo:KeyboardInput\|loop2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[7\] " "Latch PS2_Demo:KeyboardInput\|loop2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[8\] " "Latch PS2_Demo:KeyboardInput\|loop2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[9\] " "Latch PS2_Demo:KeyboardInput\|loop2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[10\] " "Latch PS2_Demo:KeyboardInput\|loop2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[11\] " "Latch PS2_Demo:KeyboardInput\|loop2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[12\] " "Latch PS2_Demo:KeyboardInput\|loop2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[13\] " "Latch PS2_Demo:KeyboardInput\|loop2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[14\] " "Latch PS2_Demo:KeyboardInput\|loop2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[15\] " "Latch PS2_Demo:KeyboardInput\|loop2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[16\] " "Latch PS2_Demo:KeyboardInput\|loop2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[17\] " "Latch PS2_Demo:KeyboardInput\|loop2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[18\] " "Latch PS2_Demo:KeyboardInput\|loop2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[19\] " "Latch PS2_Demo:KeyboardInput\|loop2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466588 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[20\] " "Latch PS2_Demo:KeyboardInput\|loop2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[21\] " "Latch PS2_Demo:KeyboardInput\|loop2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[22\] " "Latch PS2_Demo:KeyboardInput\|loop2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop2\[23\] " "Latch PS2_Demo:KeyboardInput\|loop2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L2_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[0\] " "Latch PS2_Demo:KeyboardInput\|loop3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[1\] " "Latch PS2_Demo:KeyboardInput\|loop3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[2\] " "Latch PS2_Demo:KeyboardInput\|loop3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[3\] " "Latch PS2_Demo:KeyboardInput\|loop3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[4\] " "Latch PS2_Demo:KeyboardInput\|loop3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[5\] " "Latch PS2_Demo:KeyboardInput\|loop3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466604 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[6\] " "Latch PS2_Demo:KeyboardInput\|loop3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[7\] " "Latch PS2_Demo:KeyboardInput\|loop3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[8\] " "Latch PS2_Demo:KeyboardInput\|loop3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[9\] " "Latch PS2_Demo:KeyboardInput\|loop3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[10\] " "Latch PS2_Demo:KeyboardInput\|loop3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[11\] " "Latch PS2_Demo:KeyboardInput\|loop3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[12\] " "Latch PS2_Demo:KeyboardInput\|loop3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[13\] " "Latch PS2_Demo:KeyboardInput\|loop3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466605 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[14\] " "Latch PS2_Demo:KeyboardInput\|loop3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466606 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[15\] " "Latch PS2_Demo:KeyboardInput\|loop3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466606 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[16\] " "Latch PS2_Demo:KeyboardInput\|loop3\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466606 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[17\] " "Latch PS2_Demo:KeyboardInput\|loop3\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466606 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[18\] " "Latch PS2_Demo:KeyboardInput\|loop3\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[19\] " "Latch PS2_Demo:KeyboardInput\|loop3\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[20\] " "Latch PS2_Demo:KeyboardInput\|loop3\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[21\] " "Latch PS2_Demo:KeyboardInput\|loop3\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[22\] " "Latch PS2_Demo:KeyboardInput\|loop3\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PS2_Demo:KeyboardInput\|loop3\[23\] " "Latch PS2_Demo:KeyboardInput\|loop3\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT " "Ports D and ENA on the latch are fed by the same signal PS2_Demo:KeyboardInput\|current_state.S_L3_WAIT" {  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 80 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701340466607 ""}  } { { "PS2_Demo.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/PS2_Demo.v" 241 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701340466607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701340466831 "|top_module|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701340466831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701340466974 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701340467465 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1701340467527 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1701340467527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg " "Generated suppressed messages file C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340467626 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701340467923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701340467923 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1701340467999 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1701340467999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_module.v" "" { Text "C:/Users/chris/Downloads/PS2_Demo/FPGA_VGA_and_Keyboard/top_module.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701340468131 "|top_module|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701340468131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "640 " "Implemented 640 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701340468136 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701340468136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701340468136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "536 " "Implemented 536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701340468136 ""} { "Info" "ICUT_CUT_TM_RAMS" "36 " "Implemented 36 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701340468136 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1701340468136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701340468136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 593 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 593 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701340468212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 05:34:28 2023 " "Processing ended: Thu Nov 30 05:34:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701340468212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701340468212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701340468212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701340468212 ""}
