-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity processor is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    memory_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    memory_ce0 : OUT STD_LOGIC;
    memory_we0 : OUT STD_LOGIC;
    memory_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    memory_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    o_error : OUT STD_LOGIC_VECTOR (0 downto 0);
    o_pc : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of processor is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.203667,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1491,HLS_SYN_LUT=2946,HLS_VERSION=2023_1_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_63FFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000001100011111111111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv32_18FFF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000011000111111111111";

    signal g_pc : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal g_error : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_ZL6g_xreg_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZL6g_xreg_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal old_pc_reg_2036 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal op_code_fu_789_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal op_code_reg_2052 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal funct3_reg_2057 : STD_LOGIC_VECTOR (2 downto 0);
    signal funct7_reg_2062 : STD_LOGIC_VECTOR (6 downto 0);
    signal rd_reg_2067 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp7_reg_2071 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_s_reg_2076 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_reg_2081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2086 : STD_LOGIC_VECTOR (0 downto 0);
    signal imm_I_reg_2092 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_reg_2099 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_3_reg_2104 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_2109 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_2114 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_7_reg_2119 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_reg_2124 : STD_LOGIC_VECTOR (19 downto 0);
    signal source1_fu_1071_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal source1_reg_2129 : STD_LOGIC_VECTOR (31 downto 0);
    signal source2_fu_1141_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal source2_reg_2140 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_1_fu_1211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_1_reg_2155 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal select_ln96_fu_1262_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln91_fu_1270_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln86_fu_1278_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln81_fu_1286_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln76_fu_1294_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln71_fu_1302_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln64_fu_1316_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln59_fu_1321_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln113_fu_1416_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln113_reg_2229 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln166_fu_1598_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln166_reg_2301 : STD_LOGIC_VECTOR (2 downto 0);
    signal memory_addr_8_reg_2308 : STD_LOGIC_VECTOR (16 downto 0);
    signal memory_addr_7_reg_2313 : STD_LOGIC_VECTOR (16 downto 0);
    signal memory_addr_6_reg_2318 : STD_LOGIC_VECTOR (16 downto 0);
    signal memory_addr_5_reg_2323 : STD_LOGIC_VECTOR (16 downto 0);
    signal memory_addr_4_reg_2328 : STD_LOGIC_VECTOR (16 downto 0);
    signal memory_addr_3_reg_2333 : STD_LOGIC_VECTOR (16 downto 0);
    signal call_ret_execute_arithm_fu_672_ap_ready : STD_LOGIC;
    signal call_ret_execute_arithm_fu_672_imm_U_val : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_execute_arithm_fu_672_g_error : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_execute_arithm_fu_672_g_error_ap_vld : STD_LOGIC;
    signal call_ret_execute_arithm_fu_672_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal call_ret_execute_arithm_fu_672_ap_return_1 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_pc_new_7_reg_477 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_write_back_1_phi_fu_507_p20 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_back_1_reg_502 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_15_reg_538 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_g_pc_new_8_phi_fu_566_p38 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_pc_new_8_reg_563 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_phi_mux_p_0_0_0570_phi_fu_611_p38 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0570_reg_607 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln154_1_fu_1667_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln152_1_fu_1676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln147_1_fu_1681_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln145_1_fu_1686_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln143_1_fu_1691_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln141_1_fu_1700_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln133_fu_1705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln131_fu_1714_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln126_fu_1719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln124_fu_1724_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln122_fu_1729_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln120_fu_1738_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_g_pc_new_9_phi_fu_661_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln28_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln154_fu_1436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln152_fu_1441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln147_fu_1446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_fu_1451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_fu_1456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln141_fu_1461_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln137_fu_1466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln133_fu_1471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln131_fu_1476_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln126_fu_1481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln124_fu_1486_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln122_fu_1491_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln120_fu_1496_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln190_fu_1618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln186_fu_1623_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln184_fu_1628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln179_fu_1633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln177_fu_1638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln175_fu_1643_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln173_fu_1648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln114_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln167_fu_1606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln26_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_fu_1746_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_fu_1762_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_1778_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1794_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_1810_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_1826_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln40_fu_1226_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln26_fu_746_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln26_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_1_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_756_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal source1_fu_1071_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal source2_fu_1141_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal imm_B_fu_1216_p6 : STD_LOGIC_VECTOR (12 downto 0);
    signal imm_J_fu_1234_p6 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln41_fu_1231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln42_fu_1244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln112_fu_1326_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln112_fu_1329_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln112_fu_1332_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal sub_ln112_fu_1346_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln112_1_fu_1352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1338_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln112_1_fu_1362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln112_2_fu_1368_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln113_1_fu_1390_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_and_t_fu_1394_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln113_fu_1386_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln113_fu_1402_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_12_fu_1408_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal pos_1_fu_1378_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1248_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln165_fu_1507_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln165_fu_1510_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal add_ln165_fu_1514_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal sub_ln165_fu_1528_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln165_1_fu_1534_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_1520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln165_1_fu_1544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln165_2_fu_1550_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln166_1_fu_1572_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_and_t3_fu_1576_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln166_fu_1568_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln166_fu_1584_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_1590_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal pos_fu_1560_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_702_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_13_fu_1672_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_712_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_732_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_9_fu_1696_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal result_7_fu_1710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal result_3_fu_1734_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln186_fu_1743_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln184_fu_1759_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln179_fu_1775_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln177_fu_1791_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln175_fu_1807_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln173_fu_1823_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_condition_423 : BOOLEAN;
    signal ap_condition_426 : BOOLEAN;
    signal ap_condition_363 : BOOLEAN;
    signal ap_condition_367 : BOOLEAN;
    signal ap_condition_371 : BOOLEAN;
    signal ap_condition_374 : BOOLEAN;
    signal ap_condition_378 : BOOLEAN;
    signal ap_condition_381 : BOOLEAN;
    signal ap_condition_384 : BOOLEAN;
    signal ap_condition_387 : BOOLEAN;
    signal ap_condition_390 : BOOLEAN;
    signal ap_condition_393 : BOOLEAN;
    signal ap_condition_396 : BOOLEAN;
    signal ap_condition_399 : BOOLEAN;
    signal ap_condition_403 : BOOLEAN;
    signal ap_condition_1416 : BOOLEAN;
    signal ap_condition_1420 : BOOLEAN;
    signal ap_condition_1424 : BOOLEAN;
    signal ap_condition_1428 : BOOLEAN;
    signal ap_condition_1432 : BOOLEAN;
    signal ap_condition_1436 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component processor_execute_arithm IS
    port (
        ap_ready : OUT STD_LOGIC;
        op_code_val : IN STD_LOGIC_VECTOR (6 downto 0);
        funct3_val : IN STD_LOGIC_VECTOR (2 downto 0);
        funct7_val : IN STD_LOGIC_VECTOR (6 downto 0);
        source1_val : IN STD_LOGIC_VECTOR (31 downto 0);
        source2_val : IN STD_LOGIC_VECTOR (31 downto 0);
        imm_I_val : IN STD_LOGIC_VECTOR (11 downto 0);
        imm_U_val : IN STD_LOGIC_VECTOR (31 downto 0);
        old_pc_val : IN STD_LOGIC_VECTOR (31 downto 0);
        g_error : OUT STD_LOGIC_VECTOR (0 downto 0);
        g_error_ap_vld : OUT STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component processor_mux_32_5_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    call_ret_execute_arithm_fu_672 : component processor_execute_arithm
    port map (
        ap_ready => call_ret_execute_arithm_fu_672_ap_ready,
        op_code_val => op_code_reg_2052,
        funct3_val => funct3_reg_2057,
        funct7_val => funct7_reg_2062,
        source1_val => source1_reg_2129,
        source2_val => source2_reg_2140,
        imm_I_val => imm_I_reg_2092,
        imm_U_val => call_ret_execute_arithm_fu_672_imm_U_val,
        old_pc_val => old_pc_reg_2036,
        g_error => call_ret_execute_arithm_fu_672_g_error,
        g_error_ap_vld => call_ret_execute_arithm_fu_672_g_error_ap_vld,
        ap_return_0 => call_ret_execute_arithm_fu_672_ap_return_0,
        ap_return_1 => call_ret_execute_arithm_fu_672_ap_return_1);

    mux_32_5_32_1_1_U10 : component processor_mux_32_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => p_ZL6g_xreg_1,
        din2 => p_ZL6g_xreg_2,
        din3 => p_ZL6g_xreg_3,
        din4 => p_ZL6g_xreg_4,
        din5 => p_ZL6g_xreg_5,
        din6 => p_ZL6g_xreg_6,
        din7 => p_ZL6g_xreg_7,
        din8 => p_ZL6g_xreg_8,
        din9 => p_ZL6g_xreg_9,
        din10 => p_ZL6g_xreg_10,
        din11 => p_ZL6g_xreg_11,
        din12 => p_ZL6g_xreg_12,
        din13 => p_ZL6g_xreg_13,
        din14 => p_ZL6g_xreg_14,
        din15 => p_ZL6g_xreg_15,
        din16 => p_ZL6g_xreg_16,
        din17 => p_ZL6g_xreg_17,
        din18 => p_ZL6g_xreg_18,
        din19 => p_ZL6g_xreg_19,
        din20 => p_ZL6g_xreg_20,
        din21 => p_ZL6g_xreg_21,
        din22 => p_ZL6g_xreg_22,
        din23 => p_ZL6g_xreg_23,
        din24 => p_ZL6g_xreg_24,
        din25 => p_ZL6g_xreg_25,
        din26 => p_ZL6g_xreg_26,
        din27 => p_ZL6g_xreg_27,
        din28 => p_ZL6g_xreg_28,
        din29 => p_ZL6g_xreg_29,
        din30 => p_ZL6g_xreg_30,
        din31 => p_ZL6g_xreg_31,
        din32 => source1_fu_1071_p33,
        dout => source1_fu_1071_p34);

    mux_32_5_32_1_1_U11 : component processor_mux_32_5_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => p_ZL6g_xreg_1,
        din2 => p_ZL6g_xreg_2,
        din3 => p_ZL6g_xreg_3,
        din4 => p_ZL6g_xreg_4,
        din5 => p_ZL6g_xreg_5,
        din6 => p_ZL6g_xreg_6,
        din7 => p_ZL6g_xreg_7,
        din8 => p_ZL6g_xreg_8,
        din9 => p_ZL6g_xreg_9,
        din10 => p_ZL6g_xreg_10,
        din11 => p_ZL6g_xreg_11,
        din12 => p_ZL6g_xreg_12,
        din13 => p_ZL6g_xreg_13,
        din14 => p_ZL6g_xreg_14,
        din15 => p_ZL6g_xreg_15,
        din16 => p_ZL6g_xreg_16,
        din17 => p_ZL6g_xreg_17,
        din18 => p_ZL6g_xreg_18,
        din19 => p_ZL6g_xreg_19,
        din20 => p_ZL6g_xreg_20,
        din21 => p_ZL6g_xreg_21,
        din22 => p_ZL6g_xreg_22,
        din23 => p_ZL6g_xreg_23,
        din24 => p_ZL6g_xreg_24,
        din25 => p_ZL6g_xreg_25,
        din26 => p_ZL6g_xreg_26,
        din27 => p_ZL6g_xreg_27,
        din28 => p_ZL6g_xreg_28,
        din29 => p_ZL6g_xreg_29,
        din30 => p_ZL6g_xreg_30,
        din31 => p_ZL6g_xreg_31,
        din32 => source2_fu_1141_p33,
        dout => source2_fu_1141_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    g_pc_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                g_pc <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    g_pc <= ap_phi_mux_g_pc_new_9_phi_fu_661_p6;
                end if; 
            end if;
        end if;
    end process;


    g_error_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((or_ln26_fu_772_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not((funct3_reg_2057 = ap_const_lv3_2)) and not((funct3_reg_2057 = ap_const_lv3_0)) and not((funct3_reg_2057 = ap_const_lv3_1)) and not((funct3_reg_2057 = ap_const_lv3_4)) and not((funct3_reg_2057 = ap_const_lv3_5)) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((funct3_reg_2057 = ap_const_lv3_2)) and not((funct3_reg_2057 = ap_const_lv3_0)) and not((funct3_reg_2057 = ap_const_lv3_1)) and (op_code_reg_2052 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((op_code_reg_2052 = ap_const_lv7_23) and (icmp_ln167_fu_1606_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((op_code_reg_2052 = ap_const_lv7_3) and (icmp_ln114_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((funct3_reg_2057 = ap_const_lv3_3) and (op_code_reg_2052 = ap_const_lv7_63)) or ((funct3_reg_2057 = ap_const_lv3_2) and 
    (op_code_reg_2052 = ap_const_lv7_63)))))) then 
                g_error <= ap_const_lv1_1;
            elsif ((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and not((op_code_reg_2052 = ap_const_lv7_6F)) and not((op_code_reg_2052 = ap_const_lv7_67)) and not((op_code_reg_2052 = ap_const_lv7_63)) and (call_ret_execute_arithm_fu_672_g_error_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_error <= call_ret_execute_arithm_fu_672_g_error;
            end if; 
        end if;
    end process;

    g_pc_new_7_reg_477_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln71_fu_1302_p3;
            elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln76_fu_1294_p3;
            elsif (((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln81_fu_1286_p3;
            elsif (((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln86_fu_1278_p3;
            elsif (((funct3_reg_2057 = ap_const_lv3_6) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln91_fu_1270_p3;
            elsif (((funct3_reg_2057 = ap_const_lv3_7) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= select_ln96_fu_1262_p3;
            elsif (((op_code_reg_2052 = ap_const_lv7_6F) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= add_ln59_fu_1321_p2;
            elsif (((op_code_reg_2052 = ap_const_lv7_67) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                g_pc_new_7_reg_477 <= add_ln64_fu_1316_p2;
            elsif (((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and not((op_code_reg_2052 = ap_const_lv7_6F)) and not((op_code_reg_2052 = ap_const_lv7_67)) and not((op_code_reg_2052 = ap_const_lv7_63)) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((funct3_reg_2057 = ap_const_lv3_3) and (op_code_reg_2052 = ap_const_lv7_63)) or ((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_63)))))) then 
                g_pc_new_7_reg_477 <= result_1_fu_1211_p2;
            end if; 
        end if;
    end process;

    g_pc_new_8_reg_563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                g_pc_new_8_reg_563 <= g_pc_new_7_reg_477;
            elsif ((((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) 
    and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = 
    ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)))) then 
                g_pc_new_8_reg_563 <= result_1_reg_2155;
            elsif (((not((select_ln113_fu_1416_p3 = ap_const_lv3_1)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_3)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_0)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_2)) and (funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((select_ln113_fu_1416_p3 = ap_const_lv3_1)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_3)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_0)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_2)) and (funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((select_ln113_fu_1416_p3 = ap_const_lv3_0)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_2)) and (funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((select_ln113_fu_1416_p3 = ap_const_lv3_0)) and not((select_ln113_fu_1416_p3 = ap_const_lv3_2)) and (funct3_reg_2057 = ap_const_lv3_5) 
    and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not((funct3_reg_2057 = ap_const_lv3_2)) and not((funct3_reg_2057 = ap_const_lv3_0)) and not((funct3_reg_2057 = ap_const_lv3_1)) and not((funct3_reg_2057 = ap_const_lv3_4)) and not((funct3_reg_2057 = ap_const_lv3_5)) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                g_pc_new_8_reg_563 <= result_1_fu_1211_p2;
            end if; 
        end if;
    end process;

    p_0_0_0570_reg_607_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                if ((ap_const_boolean_1 = ap_condition_403)) then 
                    p_0_0_0570_reg_607 <= result_15_reg_538;
                elsif ((ap_const_boolean_1 = ap_condition_399)) then 
                    p_0_0_0570_reg_607 <= sext_ln120_fu_1738_p1;
                elsif ((ap_const_boolean_1 = ap_condition_396)) then 
                    p_0_0_0570_reg_607 <= sext_ln122_fu_1729_p1;
                elsif ((ap_const_boolean_1 = ap_condition_393)) then 
                    p_0_0_0570_reg_607 <= sext_ln124_fu_1724_p1;
                elsif ((ap_const_boolean_1 = ap_condition_390)) then 
                    p_0_0_0570_reg_607 <= sext_ln126_fu_1719_p1;
                elsif ((ap_const_boolean_1 = ap_condition_387)) then 
                    p_0_0_0570_reg_607 <= sext_ln131_fu_1714_p1;
                elsif ((ap_const_boolean_1 = ap_condition_384)) then 
                    p_0_0_0570_reg_607 <= sext_ln133_fu_1705_p1;
                elsif ((ap_const_boolean_1 = ap_condition_381)) then 
                    p_0_0_0570_reg_607 <= zext_ln141_1_fu_1700_p1;
                elsif ((ap_const_boolean_1 = ap_condition_378)) then 
                    p_0_0_0570_reg_607 <= zext_ln143_1_fu_1691_p1;
                elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                    p_0_0_0570_reg_607 <= zext_ln145_1_fu_1686_p1;
                elsif ((ap_const_boolean_1 = ap_condition_371)) then 
                    p_0_0_0570_reg_607 <= zext_ln147_1_fu_1681_p1;
                elsif ((ap_const_boolean_1 = ap_condition_367)) then 
                    p_0_0_0570_reg_607 <= zext_ln152_1_fu_1676_p1;
                elsif ((ap_const_boolean_1 = ap_condition_363)) then 
                    p_0_0_0570_reg_607 <= zext_ln154_1_fu_1667_p1;
                elsif (((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3))) then 
                    p_0_0_0570_reg_607 <= memory_q0;
                end if;
            end if; 
        end if;
    end process;

    result_15_reg_538_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((op_code_reg_2052 = ap_const_lv7_6F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((op_code_reg_2052 = ap_const_lv7_67) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_6) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_7) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((funct3_reg_2057 = ap_const_lv3_3) and (op_code_reg_2052 = ap_const_lv7_63)) 
    or ((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_63)))))) then 
                result_15_reg_538 <= result_1_fu_1211_p2;
            elsif ((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and not((op_code_reg_2052 = ap_const_lv7_6F)) and not((op_code_reg_2052 = ap_const_lv7_67)) and not((op_code_reg_2052 = ap_const_lv7_63)) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                result_15_reg_538 <= call_ret_execute_arithm_fu_672_ap_return_0;
            end if; 
        end if;
    end process;

    write_back_1_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_6) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_7) and (op_code_reg_2052 = ap_const_lv7_63) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (((funct3_reg_2057 = ap_const_lv3_3) and (op_code_reg_2052 = ap_const_lv7_63)) or ((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_63)))))) then 
                write_back_1_reg_502 <= ap_const_lv1_0;
            elsif ((((op_code_reg_2052 = ap_const_lv7_6F) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((op_code_reg_2052 = ap_const_lv7_67) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                write_back_1_reg_502 <= ap_const_lv1_1;
            elsif ((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and not((op_code_reg_2052 = ap_const_lv7_6F)) and not((op_code_reg_2052 = ap_const_lv7_67)) and not((op_code_reg_2052 = ap_const_lv7_63)) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                write_back_1_reg_502 <= call_ret_execute_arithm_fu_672_ap_return_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                funct3_reg_2057 <= memory_q0(14 downto 12);
                funct7_reg_2062 <= memory_q0(31 downto 25);
                imm_I_reg_2092 <= memory_q0(31 downto 20);
                op_code_reg_2052 <= op_code_fu_789_p1;
                rd_reg_2067 <= memory_q0(11 downto 7);
                source1_reg_2129 <= source1_fu_1071_p34;
                source2_reg_2140 <= source2_fu_1141_p34;
                tmp7_reg_2071 <= memory_q0(11 downto 8);
                tmp_1_reg_2086 <= memory_q0(31 downto 31);
                tmp_2_reg_2099 <= memory_q0(30 downto 21);
                tmp_3_reg_2104 <= memory_q0(20 downto 20);
                tmp_5_reg_2109 <= memory_q0(19 downto 12);
                tmp_6_reg_2114 <= memory_q0(11 downto 7);
                tmp_7_reg_2119 <= memory_q0(31 downto 25);
                tmp_8_reg_2124 <= memory_q0(31 downto 12);
                tmp_reg_2081 <= memory_q0(7 downto 7);
                tmp_s_reg_2076 <= memory_q0(30 downto 25);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_3_reg_2333 <= zext_ln173_fu_1648_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_4_reg_2328 <= zext_ln175_fu_1643_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_5_reg_2323 <= zext_ln177_fu_1638_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_6_reg_2318 <= zext_ln179_fu_1633_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_7_reg_2313 <= zext_ln184_fu_1628_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                memory_addr_8_reg_2308 <= zext_ln186_fu_1623_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                old_pc_reg_2036 <= g_pc;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_1 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_A) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_A) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_10 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_B) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_B) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_11 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_C) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_C) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_12 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_D) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_D) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_13 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_E) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_E) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_14 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_F) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_F) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_15 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_10) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_10) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_16 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_11) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_11) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_17 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_12) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_12) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_18 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_13) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_13) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_19 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_2) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_2) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_2 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_14) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_14) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_20 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_15) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_15) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_21 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_16) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_16) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_22 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_17) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_17) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_23 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_18) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_18) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_24 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_19) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_19) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_25 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1A) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1A) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_26 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1B) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1B) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_27 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1C) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1C) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_28 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1D) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1D) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_29 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_3) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_3) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_3 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1E) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1E) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_30 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1F) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_1F) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_31 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_4) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_4) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_4 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_5) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_5) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_5 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_6) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_6) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_6 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_7) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_7) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_7 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_8) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_8) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_8 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_9) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (rd_reg_2067 = ap_const_lv5_9) and (op_code_reg_2052 = ap_const_lv7_3))))) then
                p_ZL6g_xreg_9 <= ap_phi_mux_p_0_0_0570_phi_fu_611_p38;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                result_1_reg_2155 <= result_1_fu_1211_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                select_ln113_reg_2229 <= select_ln113_fu_1416_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((op_code_reg_2052 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                select_ln166_reg_2301 <= select_ln166_fu_1598_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln112_fu_1332_p2 <= std_logic_vector(unsigned(zext_ln112_fu_1326_p1) + unsigned(sext_ln112_fu_1329_p1));
    add_ln165_fu_1514_p2 <= std_logic_vector(unsigned(zext_ln165_fu_1507_p1) + unsigned(sext_ln165_fu_1510_p1));
    add_ln59_fu_1321_p2 <= std_logic_vector(unsigned(old_pc_reg_2036) + unsigned(sext_ln42_fu_1244_p1));
    add_ln64_fu_1316_p2 <= std_logic_vector(unsigned(source1_reg_2129) + unsigned(sext_ln41_fu_1231_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_ST_fsm_state1_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_condition_1416_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1416 <= ((funct3_reg_2057 = ap_const_lv3_1) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_1420_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1420 <= ((funct3_reg_2057 = ap_const_lv3_1) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_1424_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1424 <= ((funct3_reg_2057 = ap_const_lv3_0) and (select_ln166_reg_2301 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_1428_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1428 <= ((funct3_reg_2057 = ap_const_lv3_0) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_1432_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1432 <= ((funct3_reg_2057 = ap_const_lv3_0) and (select_ln166_reg_2301 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_1436_assign_proc : process(funct3_reg_2057, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
                ap_condition_1436 <= ((funct3_reg_2057 = ap_const_lv3_0) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4));
    end process;


    ap_condition_363_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_363 <= ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_2));
    end process;


    ap_condition_367_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_367 <= ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_0));
    end process;


    ap_condition_371_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_371 <= ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_3));
    end process;


    ap_condition_374_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_374 <= ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_2));
    end process;


    ap_condition_378_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_378 <= ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_1));
    end process;


    ap_condition_381_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_381 <= ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_0));
    end process;


    ap_condition_384_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_384 <= ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_2));
    end process;


    ap_condition_387_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_387 <= ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_0));
    end process;


    ap_condition_390_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_390 <= ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_3));
    end process;


    ap_condition_393_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_393 <= ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_2));
    end process;


    ap_condition_396_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_396 <= ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_1));
    end process;


    ap_condition_399_assign_proc : process(op_code_reg_2052, funct3_reg_2057, select_ln113_reg_2229)
    begin
                ap_condition_399 <= ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (select_ln113_reg_2229 = ap_const_lv3_0));
    end process;


    ap_condition_403_assign_proc : process(op_code_reg_2052, ap_phi_mux_write_back_1_phi_fu_507_p20)
    begin
                ap_condition_403 <= (not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1));
    end process;


    ap_condition_423_assign_proc : process(op_code_reg_2052, ap_phi_mux_write_back_1_phi_fu_507_p20)
    begin
                ap_condition_423 <= ((not((op_code_reg_2052 = ap_const_lv7_23)) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1)) or (not((op_code_reg_2052 = ap_const_lv7_23)) and (op_code_reg_2052 = ap_const_lv7_3)));
    end process;


    ap_condition_426_assign_proc : process(op_code_reg_2052, ap_phi_mux_write_back_1_phi_fu_507_p20)
    begin
                ap_condition_426 <= (not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_0));
    end process;


    ap_phi_mux_g_pc_new_8_phi_fu_566_p38_assign_proc : process(op_code_reg_2052, funct3_reg_2057, result_1_reg_2155, select_ln113_reg_2229, g_pc_new_7_reg_477, ap_phi_mux_write_back_1_phi_fu_507_p20, g_pc_new_8_reg_563, ap_CS_fsm_state4)
    begin
        if ((not((op_code_reg_2052 = ap_const_lv7_23)) and not((op_code_reg_2052 = ap_const_lv7_3)) and (ap_phi_mux_write_back_1_phi_fu_507_p20 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_phi_mux_g_pc_new_8_phi_fu_566_p38 <= g_pc_new_7_reg_477;
        elsif ((((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) 
    and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = 
    ap_CS_fsm_state4) and (select_ln113_reg_2229 = ap_const_lv3_2)))) then 
            ap_phi_mux_g_pc_new_8_phi_fu_566_p38 <= result_1_reg_2155;
        else 
            ap_phi_mux_g_pc_new_8_phi_fu_566_p38 <= g_pc_new_8_reg_563;
        end if; 
    end process;


    ap_phi_mux_g_pc_new_9_phi_fu_661_p6_assign_proc : process(op_code_reg_2052, result_1_reg_2155, g_pc_new_7_reg_477, ap_phi_mux_g_pc_new_8_phi_fu_566_p38, ap_CS_fsm_state4, ap_condition_423, ap_condition_426)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((op_code_reg_2052 = ap_const_lv7_23)) then 
                ap_phi_mux_g_pc_new_9_phi_fu_661_p6 <= result_1_reg_2155;
            elsif ((ap_const_boolean_1 = ap_condition_426)) then 
                ap_phi_mux_g_pc_new_9_phi_fu_661_p6 <= g_pc_new_7_reg_477;
            elsif ((ap_const_boolean_1 = ap_condition_423)) then 
                ap_phi_mux_g_pc_new_9_phi_fu_661_p6 <= ap_phi_mux_g_pc_new_8_phi_fu_566_p38;
            else 
                ap_phi_mux_g_pc_new_9_phi_fu_661_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_g_pc_new_9_phi_fu_661_p6 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_p_0_0_0570_phi_fu_611_p38_assign_proc : process(memory_q0, op_code_reg_2052, funct3_reg_2057, result_15_reg_538, ap_CS_fsm_state4, p_0_0_0570_reg_607, zext_ln154_1_fu_1667_p1, zext_ln152_1_fu_1676_p1, zext_ln147_1_fu_1681_p1, zext_ln145_1_fu_1686_p1, zext_ln143_1_fu_1691_p1, zext_ln141_1_fu_1700_p1, sext_ln133_fu_1705_p1, sext_ln131_fu_1714_p1, sext_ln126_fu_1719_p1, sext_ln124_fu_1724_p1, sext_ln122_fu_1729_p1, sext_ln120_fu_1738_p1, ap_condition_363, ap_condition_367, ap_condition_371, ap_condition_374, ap_condition_378, ap_condition_381, ap_condition_384, ap_condition_387, ap_condition_390, ap_condition_393, ap_condition_396, ap_condition_399, ap_condition_403)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((ap_const_boolean_1 = ap_condition_403)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= result_15_reg_538;
            elsif ((ap_const_boolean_1 = ap_condition_399)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln120_fu_1738_p1;
            elsif ((ap_const_boolean_1 = ap_condition_396)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln122_fu_1729_p1;
            elsif ((ap_const_boolean_1 = ap_condition_393)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln124_fu_1724_p1;
            elsif ((ap_const_boolean_1 = ap_condition_390)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln126_fu_1719_p1;
            elsif ((ap_const_boolean_1 = ap_condition_387)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln131_fu_1714_p1;
            elsif ((ap_const_boolean_1 = ap_condition_384)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= sext_ln133_fu_1705_p1;
            elsif ((ap_const_boolean_1 = ap_condition_381)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln141_1_fu_1700_p1;
            elsif ((ap_const_boolean_1 = ap_condition_378)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln143_1_fu_1691_p1;
            elsif ((ap_const_boolean_1 = ap_condition_374)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln145_1_fu_1686_p1;
            elsif ((ap_const_boolean_1 = ap_condition_371)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln147_1_fu_1681_p1;
            elsif ((ap_const_boolean_1 = ap_condition_367)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln152_1_fu_1676_p1;
            elsif ((ap_const_boolean_1 = ap_condition_363)) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= zext_ln154_1_fu_1667_p1;
            elsif (((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3))) then 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= memory_q0;
            else 
                ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= p_0_0_0570_reg_607;
            end if;
        else 
            ap_phi_mux_p_0_0_0570_phi_fu_611_p38 <= p_0_0_0570_reg_607;
        end if; 
    end process;

    ap_phi_mux_write_back_1_phi_fu_507_p20 <= write_back_1_reg_502;
    call_ret_execute_arithm_fu_672_imm_U_val <= (tmp_8_reg_2124 & ap_const_lv12_0);
    grp_fu_686_p2 <= "1" when (unsigned(source1_reg_2129) < unsigned(source2_reg_2140)) else "0";
    grp_fu_690_p2 <= std_logic_vector(unsigned(old_pc_reg_2036) + unsigned(sext_ln40_fu_1226_p1));
    grp_fu_694_p2 <= "1" when (signed(source1_reg_2129) < signed(source2_reg_2140)) else "0";
    grp_fu_698_p2 <= "1" when (source1_reg_2129 = source2_reg_2140) else "0";
    grp_fu_702_p4 <= memory_q0(31 downto 16);
    grp_fu_712_p4 <= memory_q0(31 downto 24);
    grp_fu_722_p4 <= memory_q0(23 downto 16);
    grp_fu_732_p4 <= memory_q0(15 downto 8);
    icmp_ln114_fu_1424_p2 <= "1" when (unsigned(pos_1_fu_1378_p3) > unsigned(ap_const_lv32_18FFF)) else "0";
    icmp_ln167_fu_1606_p2 <= "1" when (unsigned(pos_fu_1560_p3) > unsigned(ap_const_lv32_18FFF)) else "0";
    icmp_ln26_1_fu_766_p2 <= "1" when (unsigned(g_pc) > unsigned(ap_const_lv32_63FFF)) else "0";
    icmp_ln26_fu_750_p2 <= "0" when (trunc_ln26_fu_746_p1 = ap_const_lv2_0) else "1";
    imm_B_fu_1216_p6 <= ((((tmp_1_reg_2086 & tmp_reg_2081) & tmp_s_reg_2076) & tmp7_reg_2071) & ap_const_lv1_0);
    imm_J_fu_1234_p6 <= ((((tmp_1_reg_2086 & tmp_5_reg_2109) & tmp_3_reg_2104) & tmp_2_reg_2099) & ap_const_lv1_0);
    lshr_ln_fu_756_p4 <= g_pc(18 downto 2);

    memory_address0_assign_proc : process(ap_CS_fsm_state1, op_code_reg_2052, funct3_reg_2057, ap_CS_fsm_state3, select_ln113_fu_1416_p3, select_ln166_fu_1598_p3, select_ln166_reg_2301, memory_addr_8_reg_2308, memory_addr_7_reg_2313, memory_addr_6_reg_2318, memory_addr_5_reg_2323, memory_addr_4_reg_2328, memory_addr_3_reg_2333, ap_CS_fsm_state4, zext_ln28_fu_784_p1, zext_ln154_fu_1436_p1, zext_ln152_fu_1441_p1, zext_ln147_fu_1446_p1, zext_ln145_fu_1451_p1, zext_ln143_fu_1456_p1, zext_ln141_fu_1461_p1, zext_ln137_fu_1466_p1, zext_ln133_fu_1471_p1, zext_ln131_fu_1476_p1, zext_ln126_fu_1481_p1, zext_ln124_fu_1486_p1, zext_ln122_fu_1491_p1, zext_ln120_fu_1496_p1, zext_ln190_fu_1618_p1, zext_ln186_fu_1623_p1, zext_ln184_fu_1628_p1, zext_ln179_fu_1633_p1, zext_ln177_fu_1638_p1, zext_ln175_fu_1643_p1, zext_ln173_fu_1648_p1)
    begin
        if (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_3_reg_2333;
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_4_reg_2328;
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_5_reg_2323;
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_6_reg_2318;
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_7_reg_2313;
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            memory_address0 <= memory_addr_8_reg_2308;
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln173_fu_1648_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln175_fu_1643_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln177_fu_1638_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln179_fu_1633_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln184_fu_1628_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln186_fu_1623_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln190_fu_1618_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0))) then 
            memory_address0 <= zext_ln120_fu_1496_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_1))) then 
            memory_address0 <= zext_ln122_fu_1491_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2))) then 
            memory_address0 <= zext_ln124_fu_1486_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_3))) then 
            memory_address0 <= zext_ln126_fu_1481_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0))) then 
            memory_address0 <= zext_ln131_fu_1476_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2))) then 
            memory_address0 <= zext_ln133_fu_1471_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            memory_address0 <= zext_ln137_fu_1466_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0))) then 
            memory_address0 <= zext_ln141_fu_1461_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_1))) then 
            memory_address0 <= zext_ln143_fu_1456_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2))) then 
            memory_address0 <= zext_ln145_fu_1451_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_3))) then 
            memory_address0 <= zext_ln147_fu_1446_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0))) then 
            memory_address0 <= zext_ln152_fu_1441_p1(17 - 1 downto 0);
        elsif (((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2))) then 
            memory_address0 <= zext_ln154_fu_1436_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            memory_address0 <= zext_ln28_fu_784_p1(17 - 1 downto 0);
        else 
            memory_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    memory_ce0_assign_proc : process(ap_CS_fsm_state1, op_code_reg_2052, funct3_reg_2057, ap_CS_fsm_state3, select_ln113_fu_1416_p3, select_ln166_fu_1598_p3, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) or ((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) 
    and (select_ln166_fu_1598_p3 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 
    = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_fu_1598_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) 
    and (select_ln113_fu_1416_p3 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_1)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_3)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_4) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 
    = ap_const_lv3_0)) or ((funct3_reg_2057 = ap_const_lv3_5) and (op_code_reg_2052 = ap_const_lv7_3) and (ap_const_logic_1 = ap_CS_fsm_state3) and (select_ln113_fu_1416_p3 = ap_const_lv3_2)))) then 
            memory_ce0 <= ap_const_logic_1;
        else 
            memory_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    memory_d0_assign_proc : process(op_code_reg_2052, funct3_reg_2057, source2_reg_2140, ap_CS_fsm_state3, tmp_18_fu_1746_p5, tmp_17_fu_1762_p5, tmp_16_fu_1778_p5, tmp_15_fu_1794_p5, tmp_14_fu_1810_p5, tmp_13_fu_1826_p5, ap_condition_1416, ap_condition_1420, ap_condition_1424, ap_condition_1428, ap_condition_1432, ap_condition_1436)
    begin
        if ((op_code_reg_2052 = ap_const_lv7_23)) then
            if ((ap_const_boolean_1 = ap_condition_1436)) then 
                memory_d0 <= tmp_13_fu_1826_p5;
            elsif ((ap_const_boolean_1 = ap_condition_1432)) then 
                memory_d0 <= tmp_14_fu_1810_p5;
            elsif ((ap_const_boolean_1 = ap_condition_1428)) then 
                memory_d0 <= tmp_15_fu_1794_p5;
            elsif ((ap_const_boolean_1 = ap_condition_1424)) then 
                memory_d0 <= tmp_16_fu_1778_p5;
            elsif ((ap_const_boolean_1 = ap_condition_1420)) then 
                memory_d0 <= tmp_17_fu_1762_p5;
            elsif ((ap_const_boolean_1 = ap_condition_1416)) then 
                memory_d0 <= tmp_18_fu_1746_p5;
            elsif (((funct3_reg_2057 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                memory_d0 <= source2_reg_2140;
            else 
                memory_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            memory_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    memory_we0_assign_proc : process(op_code_reg_2052, funct3_reg_2057, ap_CS_fsm_state3, select_ln166_reg_2301, ap_CS_fsm_state4)
    begin
        if ((((funct3_reg_2057 = ap_const_lv3_2) and (op_code_reg_2052 = ap_const_lv7_23) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_0) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) and (select_ln166_reg_2301 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((funct3_reg_2057 = ap_const_lv3_1) and (op_code_reg_2052 = ap_const_lv7_23) 
    and (select_ln166_reg_2301 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            memory_we0 <= ap_const_logic_1;
        else 
            memory_we0 <= ap_const_logic_0;
        end if; 
    end process;

    o_error <= g_error;
    o_pc <= ap_phi_mux_g_pc_new_9_phi_fu_661_p6;
    op_code_fu_789_p1 <= memory_q0(7 - 1 downto 0);
    or_ln26_fu_772_p2 <= (icmp_ln26_fu_750_p2 or icmp_ln26_1_fu_766_p2);
    p_and_t3_fu_1576_p3 <= (ap_const_lv1_0 & trunc_ln166_1_fu_1572_p1);
    p_and_t_fu_1394_p3 <= (ap_const_lv1_0 & trunc_ln113_1_fu_1390_p1);
    pos_1_fu_1378_p3 <= 
        sub_ln112_1_fu_1362_p2 when (tmp_11_fu_1338_p3(0) = '1') else 
        trunc_ln112_2_fu_1368_p4;
    pos_fu_1560_p3 <= 
        sub_ln165_1_fu_1544_p2 when (tmp_9_fu_1520_p3(0) = '1') else 
        trunc_ln165_2_fu_1550_p4;
    result_13_fu_1672_p1 <= memory_q0(16 - 1 downto 0);
    result_1_fu_1211_p2 <= std_logic_vector(unsigned(old_pc_reg_2036) + unsigned(ap_const_lv32_4));
    result_3_fu_1734_p1 <= memory_q0(8 - 1 downto 0);
    result_7_fu_1710_p1 <= memory_q0(16 - 1 downto 0);
    result_9_fu_1696_p1 <= memory_q0(8 - 1 downto 0);
    select_ln113_fu_1416_p3 <= 
        sub_ln113_fu_1402_p2 when (tmp_11_fu_1338_p3(0) = '1') else 
        tmp_12_fu_1408_p3;
    select_ln166_fu_1598_p3 <= 
        sub_ln166_fu_1584_p2 when (tmp_9_fu_1520_p3(0) = '1') else 
        tmp_10_fu_1590_p3;
    select_ln71_fu_1302_p3 <= 
        grp_fu_690_p2 when (grp_fu_698_p2(0) = '1') else 
        result_1_fu_1211_p2;
    select_ln76_fu_1294_p3 <= 
        result_1_fu_1211_p2 when (grp_fu_698_p2(0) = '1') else 
        grp_fu_690_p2;
    select_ln81_fu_1286_p3 <= 
        grp_fu_690_p2 when (grp_fu_694_p2(0) = '1') else 
        result_1_fu_1211_p2;
    select_ln86_fu_1278_p3 <= 
        result_1_fu_1211_p2 when (grp_fu_694_p2(0) = '1') else 
        grp_fu_690_p2;
    select_ln91_fu_1270_p3 <= 
        grp_fu_690_p2 when (grp_fu_686_p2(0) = '1') else 
        result_1_fu_1211_p2;
    select_ln96_fu_1262_p3 <= 
        result_1_fu_1211_p2 when (grp_fu_686_p2(0) = '1') else 
        grp_fu_690_p2;
        sext_ln112_fu_1329_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imm_I_reg_2092),34));

        sext_ln120_fu_1738_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(result_3_fu_1734_p1),32));

        sext_ln122_fu_1729_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_732_p4),32));

        sext_ln124_fu_1724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_722_p4),32));

        sext_ln126_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_712_p4),32));

        sext_ln131_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(result_7_fu_1710_p1),32));

        sext_ln133_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_702_p4),32));

        sext_ln165_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_fu_1248_p3),34));

        sext_ln40_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imm_B_fu_1216_p6),32));

        sext_ln41_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imm_I_reg_2092),32));

        sext_ln42_fu_1244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(imm_J_fu_1234_p6),32));

    source1_fu_1071_p33 <= memory_q0(19 downto 15);
    source2_fu_1141_p33 <= memory_q0(24 downto 20);
    sub_ln112_1_fu_1362_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(trunc_ln112_1_fu_1352_p4));
    sub_ln112_fu_1346_p2 <= std_logic_vector(unsigned(ap_const_lv34_0) - unsigned(add_ln112_fu_1332_p2));
    sub_ln113_fu_1402_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(p_and_t_fu_1394_p3));
    sub_ln165_1_fu_1544_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(trunc_ln165_1_fu_1534_p4));
    sub_ln165_fu_1528_p2 <= std_logic_vector(unsigned(ap_const_lv34_0) - unsigned(add_ln165_fu_1514_p2));
    sub_ln166_fu_1584_p2 <= std_logic_vector(unsigned(ap_const_lv3_0) - unsigned(p_and_t3_fu_1576_p3));
    tmp_10_fu_1590_p3 <= (ap_const_lv1_0 & trunc_ln166_fu_1568_p1);
    tmp_11_fu_1338_p3 <= add_ln112_fu_1332_p2(33 downto 33);
    tmp_12_fu_1408_p3 <= (ap_const_lv1_0 & trunc_ln113_fu_1386_p1);
    tmp_13_fu_1826_p5 <= (memory_q0(31 downto 8) & trunc_ln173_fu_1823_p1);
    tmp_14_fu_1810_p5 <= (memory_q0(31 downto 16) & trunc_ln175_fu_1807_p1 & memory_q0(7 downto 0));
    tmp_15_fu_1794_p5 <= (memory_q0(31 downto 24) & trunc_ln177_fu_1791_p1 & memory_q0(15 downto 0));
    tmp_16_fu_1778_p5 <= (trunc_ln179_fu_1775_p1 & memory_q0(23 downto 0));
    tmp_17_fu_1762_p5 <= (memory_q0(31 downto 16) & trunc_ln184_fu_1759_p1);
    tmp_18_fu_1746_p5 <= (trunc_ln186_fu_1743_p1 & memory_q0(15 downto 0));
    tmp_4_fu_1248_p3 <= (tmp_7_reg_2119 & tmp_6_reg_2114);
    tmp_9_fu_1520_p3 <= add_ln165_fu_1514_p2(33 downto 33);
    trunc_ln112_1_fu_1352_p4 <= sub_ln112_fu_1346_p2(33 downto 2);
    trunc_ln112_2_fu_1368_p4 <= add_ln112_fu_1332_p2(33 downto 2);
    trunc_ln113_1_fu_1390_p1 <= sub_ln112_fu_1346_p2(2 - 1 downto 0);
    trunc_ln113_fu_1386_p1 <= add_ln112_fu_1332_p2(2 - 1 downto 0);
    trunc_ln165_1_fu_1534_p4 <= sub_ln165_fu_1528_p2(33 downto 2);
    trunc_ln165_2_fu_1550_p4 <= add_ln165_fu_1514_p2(33 downto 2);
    trunc_ln166_1_fu_1572_p1 <= sub_ln165_fu_1528_p2(2 - 1 downto 0);
    trunc_ln166_fu_1568_p1 <= add_ln165_fu_1514_p2(2 - 1 downto 0);
    trunc_ln173_fu_1823_p1 <= source2_reg_2140(8 - 1 downto 0);
    trunc_ln175_fu_1807_p1 <= source2_reg_2140(8 - 1 downto 0);
    trunc_ln177_fu_1791_p1 <= source2_reg_2140(8 - 1 downto 0);
    trunc_ln179_fu_1775_p1 <= source2_reg_2140(8 - 1 downto 0);
    trunc_ln184_fu_1759_p1 <= source2_reg_2140(16 - 1 downto 0);
    trunc_ln186_fu_1743_p1 <= source2_reg_2140(16 - 1 downto 0);
    trunc_ln26_fu_746_p1 <= g_pc(2 - 1 downto 0);
    zext_ln112_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(source1_reg_2129),34));
    zext_ln120_fu_1496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln122_fu_1491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln124_fu_1486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln126_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln131_fu_1476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln133_fu_1471_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln137_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln141_1_fu_1700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_9_fu_1696_p1),32));
    zext_ln141_fu_1461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln143_1_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_732_p4),32));
    zext_ln143_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln145_1_fu_1686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_722_p4),32));
    zext_ln145_fu_1451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln147_1_fu_1681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_712_p4),32));
    zext_ln147_fu_1446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln152_1_fu_1676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_13_fu_1672_p1),32));
    zext_ln152_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln154_1_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_702_p4),32));
    zext_ln154_fu_1436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_1_fu_1378_p3),64));
    zext_ln165_fu_1507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(source1_reg_2129),34));
    zext_ln173_fu_1648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln175_fu_1643_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln177_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln179_fu_1633_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln184_fu_1628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln186_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln190_fu_1618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pos_fu_1560_p3),64));
    zext_ln28_fu_784_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_756_p4),64));
end behav;
