{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489968399808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489968399808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 20:06:39 2017 " "Processing started: Sun Mar 19 20:06:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489968399808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489968399808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489968399808 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489968400208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_64_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_64_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64_tb-register_64_tb_arch " "Found design unit 1: register_64_tb-register_64_tb_arch" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/reg_64_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400748 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64_tb " "Found entity 1: register_64_tb" {  } { { "reg_64_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/reg_64_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2_tb_ld.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase2_tb_ld.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase2_tb_ld-phase2_tb_arch " "Found design unit 1: phase2_tb_ld-phase2_tb_arch" {  } { { "phase2_tb_ld.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2_tb_ld.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400753 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase2_tb_ld " "Found entity 1: phase2_tb_ld" {  } { { "phase2_tb_ld.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2_tb_ld.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file phase2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase2-bdf_type " "Found design unit 1: phase2-bdf_type" {  } { { "phase2.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400758 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase2 " "Found entity 1: phase2" {  } { { "phase2.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_r0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_r0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_R0-behavioral " "Found design unit 1: register_R0-behavioral" {  } { { "register_R0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400761 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_R0 " "Found entity 1: register_R0" {  } { { "register_R0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch " "Found design unit 1: select_encode_logic_sel_tb-select_encode_logic_sel_tb_arch" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/select_encode_logic_sel_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400765 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel_tb " "Found entity 1: select_encode_logic_sel_tb" {  } { { "select_encode_logic_sel_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/select_encode_logic_sel_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_logic_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_encode_logic_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_encode_logic_sel-behavioral " "Found design unit 1: select_encode_logic_sel-behavioral" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/select_encode_logic_sel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400769 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_encode_logic_sel " "Found entity 1: select_encode_logic_sel" {  } { { "select_encode_logic_sel.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/select_encode_logic_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file z_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z_split-behavioral " "Found design unit 1: Z_split-behavioral" {  } { { "Z_split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/Z_split.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400772 ""} { "Info" "ISGN_ENTITY_NAME" "1 Z_split " "Found entity 1: Z_split" {  } { { "Z_split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/Z_split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_64-behavioral " "Found design unit 1: register_64-behavioral" {  } { { "register_64.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_64.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400775 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_64 " "Found entity 1: register_64" {  } { { "register_64.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_64.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-behavioral " "Found design unit 1: register_32-behavioral" {  } { { "register_32.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400780 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "register_32.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDMUX-behavioral " "Found design unit 1: MDMUX-behavioral" {  } { { "MDMux.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MDMux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400783 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDMUX " "Found entity 1: MDMUX" {  } { { "MDMux.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MDMux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_to_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_32_to_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_32_to_5-behavioral " "Found design unit 1: encoder_32_to_5-behavioral" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/encoder_32_to_5.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400787 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_to_5 " "Found entity 1: encoder_32_to_5" {  } { { "encoder_32_to_5.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/encoder_32_to_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_32_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_32_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_32_to_1-behavioral " "Found design unit 1: bus_mux_32_to_1-behavioral" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/bus_mux_32_to_1.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400791 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_32_to_1 " "Found entity 1: bus_mux_32_to_1" {  } { { "bus_mux_32_to_1.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/bus_mux_32_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400795 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic-behavioral " "Found design unit 1: con_ff_logic-behavioral" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400799 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic " "Found entity 1: con_ff_logic" {  } { { "con_ff_logic.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-behavioral " "Found design unit 1: d_flipflop-behavioral" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/D_flipflop.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400803 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/D_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "con_ff_logic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file con_ff_logic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 con_ff_logic_tb-con_ff_logic_tb_arch " "Found design unit 1: con_ff_logic_tb-con_ff_logic_tb_arch" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400806 ""} { "Info" "ISGN_ENTITY_NAME" "1 con_ff_logic_tb " "Found entity 1: con_ff_logic_tb" {  } { { "con_ff_logic_tb.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_splicer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mar_splicer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAR_splicer-behavioral " "Found design unit 1: MAR_splicer-behavioral" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MAR_splicer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400810 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAR_splicer " "Found entity 1: MAR_splicer" {  } { { "MAR_splicer.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/MAR_splicer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecencodelogic_r_splitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecencodelogic_r_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectEncodeLogic_R_splitter-behavioral " "Found design unit 1: SelectEncodeLogic_R_splitter-behavioral" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/SelecEncodeLogic_R_splitter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400814 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectEncodeLogic_R_splitter " "Found entity 1: SelectEncodeLogic_R_splitter" {  } { { "SelecEncodeLogic_R_splitter.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/SelecEncodeLogic_R_splitter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_conff_split.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_conff_split.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_ConFF_Split-behavioral " "Found design unit 1: IR_ConFF_Split-behavioral" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/IR_ConFF_Split.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400819 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_ConFF_Split " "Found entity 1: IR_ConFF_Split" {  } { { "IR_ConFF_Split.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/IR_ConFF_Split.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_ta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_ta-SYN " "Found design unit 1: ram_ta-SYN" {  } { { "ram_TA.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_TA " "Found entity 1: ram_TA" {  } { { "ram_TA.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400829 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968400829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968400829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase2 " "Elaborating entity \"phase2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489968400920 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "In_port_in phase2.vhd(318) " "VHDL Signal Declaration warning at phase2.vhd(318): used implicit default value for signal \"In_port_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "phase2.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 318 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1489968400933 "|phase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:b2v_C_sign_extended " "Elaborating entity \"register_32\" for hierarchy \"register_32:b2v_C_sign_extended\"" {  } { { "phase2.vhd" "b2v_C_sign_extended" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_to_5 encoder_32_to_5:b2v_inst " "Elaborating entity \"encoder_32_to_5\" for hierarchy \"encoder_32_to_5:b2v_inst\"" {  } { { "phase2.vhd" "b2v_inst" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_32_to_1 bus_mux_32_to_1:b2v_inst1 " "Elaborating entity \"bus_mux_32_to_1\" for hierarchy \"bus_mux_32_to_1:b2v_inst1\"" {  } { { "phase2.vhd" "b2v_inst1" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:b2v_inst11 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:b2v_inst11\"" {  } { { "phase2.vhd" "b2v_inst11" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489968400984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968400985 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489968400985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_msh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_msh " "Found entity 1: add_sub_msh" {  } { { "db/add_sub_msh.tdf" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/db/add_sub_msh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968401056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968401056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_msh lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_msh:auto_generated " "Elaborating entity \"add_sub_msh\" for hierarchy \"lpm_add_sub0:b2v_inst11\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_msh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_R0 register_R0:b2v_inst16 " "Elaborating entity \"register_R0\" for hierarchy \"register_R0:b2v_inst16\"" {  } { { "phase2.vhd" "b2v_inst16" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401062 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BAout register_R0.vhd(25) " "VHDL Process Statement warning at register_R0.vhd(25): signal \"BAout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_R0.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/register_R0.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489968401064 "|phase2|register_R0:b2v_inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "con_ff_logic con_ff_logic:b2v_inst17 " "Elaborating entity \"con_ff_logic\" for hierarchy \"con_ff_logic:b2v_inst17\"" {  } { { "phase2.vhd" "b2v_inst17" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con " "Elaborating entity \"d_flipflop\" for hierarchy \"con_ff_logic:b2v_inst17\|d_flipflop:d_ff_con\"" {  } { { "con_ff_logic.vhd" "d_ff_con" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/con_ff_logic.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401068 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable D_flipflop.vhd(14) " "VHDL Process Statement warning at D_flipflop.vhd(14): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "D_flipflop.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/D_flipflop.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1489968401069 "|con_ff_logic|d_flipflop:d_ff_con"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_ConFF_Split IR_ConFF_Split:b2v_inst18 " "Elaborating entity \"IR_ConFF_Split\" for hierarchy \"IR_ConFF_Split:b2v_inst18\"" {  } { { "phase2.vhd" "b2v_inst18" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_TA ram_TA:b2v_inst2 " "Elaborating entity \"ram_TA\" for hierarchy \"ram_TA:b2v_inst2\"" {  } { { "phase2.vhd" "b2v_inst2" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "altsyncram_component" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\"" {  } { { "ram_TA.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489968401114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_TA:b2v_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_mif.mif " "Parameter \"init_file\" = \"ram_mif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401115 ""}  } { { "ram_TA.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ram_TA.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1489968401115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k7i1 " "Found entity 1: altsyncram_k7i1" {  } { { "db/altsyncram_k7i1.tdf" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/db/altsyncram_k7i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489968401191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489968401191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k7i1 ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated " "Elaborating entity \"altsyncram_k7i1\" for hierarchy \"ram_TA:b2v_inst2\|altsyncram:altsyncram_component\|altsyncram_k7i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst3\"" {  } { { "phase2.vhd" "b2v_inst3" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401199 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_C ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"temp_C\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1489968401201 "|phase2|ALU:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_split Z_split:b2v_inst4 " "Elaborating entity \"Z_split\" for hierarchy \"Z_split:b2v_inst4\"" {  } { { "phase2.vhd" "b2v_inst4" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode_logic_sel select_encode_logic_sel:b2v_inst5 " "Elaborating entity \"select_encode_logic_sel\" for hierarchy \"select_encode_logic_sel:b2v_inst5\"" {  } { { "phase2.vhd" "b2v_inst5" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDMUX MDMUX:b2v_inst6 " "Elaborating entity \"MDMUX\" for hierarchy \"MDMUX:b2v_inst6\"" {  } { { "phase2.vhd" "b2v_inst6" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_splicer MAR_splicer:b2v_inst7 " "Elaborating entity \"MAR_splicer\" for hierarchy \"MAR_splicer:b2v_inst7\"" {  } { { "phase2.vhd" "b2v_inst7" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectEncodeLogic_R_splitter SelectEncodeLogic_R_splitter:b2v_inst8 " "Elaborating entity \"SelectEncodeLogic_R_splitter\" for hierarchy \"SelectEncodeLogic_R_splitter:b2v_inst8\"" {  } { { "phase2.vhd" "b2v_inst8" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64 register_64:b2v_Z " "Elaborating entity \"register_64\" for hierarchy \"register_64:b2v_Z\"" {  } { { "phase2.vhd" "b2v_Z" { Text "C:/Users/lukea/Documents/ELEC374_RISC_Computer/phase2.vhd" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489968401254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489968401813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 20:06:41 2017 " "Processing ended: Sun Mar 19 20:06:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489968401813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489968401813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489968401813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489968401813 ""}
