<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\impl\gwsynthesis\Data_acquisition.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\Data_acquisition_prototype\src\PSRAM_UART_pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Dec 21 12:10:28 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1513</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>709</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>clk2/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>86.198(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.152</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_0_s1/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.739</td>
</tr>
<tr>
<td>2</td>
<td>0.212</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_16_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.322</td>
</tr>
<tr>
<td>3</td>
<td>0.234</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_1_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.656</td>
</tr>
<tr>
<td>4</td>
<td>0.234</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_2_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.656</td>
</tr>
<tr>
<td>5</td>
<td>0.391</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_8_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.499</td>
</tr>
<tr>
<td>6</td>
<td>0.391</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_9_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.499</td>
</tr>
<tr>
<td>7</td>
<td>0.391</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_10_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.499</td>
</tr>
<tr>
<td>8</td>
<td>0.391</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_11_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.499</td>
</tr>
<tr>
<td>9</td>
<td>0.543</td>
<td>initialize/qpi_on_s2/Q</td>
<td>initialize/PSRAM_com/mem_ce_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.028</td>
</tr>
<tr>
<td>10</td>
<td>0.564</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_7_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>4.970</td>
</tr>
<tr>
<td>11</td>
<td>0.568</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_15_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.322</td>
</tr>
<tr>
<td>12</td>
<td>0.568</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_12_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.322</td>
</tr>
<tr>
<td>13</td>
<td>0.568</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_13_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.322</td>
</tr>
<tr>
<td>14</td>
<td>0.568</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_14_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.322</td>
</tr>
<tr>
<td>15</td>
<td>0.594</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_4_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.297</td>
</tr>
<tr>
<td>16</td>
<td>0.594</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_5_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.297</td>
</tr>
<tr>
<td>17</td>
<td>0.594</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_6_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.297</td>
</tr>
<tr>
<td>18</td>
<td>0.594</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_7_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.297</td>
</tr>
<tr>
<td>19</td>
<td>0.602</td>
<td>initialize/PSRAM_com/counter_5_s1/Q</td>
<td>initialize/PSRAM_com/data_out_3_s0/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>5.289</td>
</tr>
<tr>
<td>20</td>
<td>0.614</td>
<td>initialize/qpi_on_s2/Q</td>
<td>initialize/PSRAM_com/sendcommand_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>4.957</td>
</tr>
<tr>
<td>21</td>
<td>0.654</td>
<td>initialize/qpi_on_s2/Q</td>
<td>initialize/PSRAM_com/sendcommand_s1/CE</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>5.952</td>
<td>-0.019</td>
<td>5.274</td>
</tr>
<tr>
<td>22</td>
<td>0.685</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_15_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>4.849</td>
</tr>
<tr>
<td>23</td>
<td>0.774</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_11_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>4.760</td>
</tr>
<tr>
<td>24</td>
<td>0.774</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_13_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>4.760</td>
</tr>
<tr>
<td>25</td>
<td>0.787</td>
<td>initialize/PSRAM_com/endcommand_s0/Q</td>
<td>i_17_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>5.952</td>
<td>0.019</td>
<td>4.747</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.561</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/Q</td>
<td>debuttonA/sync_button_debounced/button_once_s0/RESET</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>UART1/txCounter_7_s2/Q</td>
<td>UART1/txCounter_7_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>UART1/rxBitNumber_1_s1/Q</td>
<td>UART1/rxBitNumber_1_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>UART1/rxBitNumber_2_s1/Q</td>
<td>UART1/rxBitNumber_2_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>UART1/rxCounter_11_s1/Q</td>
<td>UART1/rxCounter_11_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>initialize/command_5_s2/Q</td>
<td>initialize/command_5_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>initialize/command_7_s2/Q</td>
<td>initialize/command_7_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>initialize/timer_0_s1/Q</td>
<td>initialize/timer_0_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.709</td>
<td>UART1/txBitNumber_1_s2/Q</td>
<td>UART1/txBitNumber_1_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>UART1/txCounter_3_s2/Q</td>
<td>UART1/txCounter_3_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>UART1/txCounter_4_s2/Q</td>
<td>UART1/txCounter_4_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>UART1/txCounter_6_s2/Q</td>
<td>UART1/txCounter_6_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>UART1/rxCounter_7_s1/Q</td>
<td>UART1/rxCounter_7_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>UART1/txCounter_1_s2/Q</td>
<td>UART1/txCounter_1_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>UART1/rxBitNumber_0_s1/Q</td>
<td>UART1/rxBitNumber_0_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>UART1/rxCounter_1_s1/Q</td>
<td>UART1/rxCounter_1_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>UART1/rxCounter_5_s1/Q</td>
<td>UART1/rxCounter_5_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>i_11_s0/Q</td>
<td>i_11_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>i_16_s0/Q</td>
<td>i_16_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.711</td>
<td>i_6_s0/Q</td>
<td>i_6_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>i_9_s0/Q</td>
<td>i_9_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>i_13_s0/Q</td>
<td>i_13_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>i_17_s0/Q</td>
<td>i_17_s0/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>initialize/PSRAM_com/counter_4_s1/Q</td>
<td>initialize/PSRAM_com/counter_4_s1/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.712</td>
<td>UART1/txByteCounter_1_s2/Q</td>
<td>UART1/txByteCounter_1_s2/D</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>d_com_start_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>start_acquisition_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>process_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>read_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i_17_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>i_pivot_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_uart_s4</td>
</tr>
<tr>
<td>8</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>UART1/rxCounter_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>UART1/rxCounter_2_s1</td>
</tr>
<tr>
<td>10</td>
<td>4.624</td>
<td>5.874</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>led_rgb_2_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.336</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>initialize/PSRAM_com/n746_s2/I0</td>
</tr>
<tr>
<td>13.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n746_s2/F</td>
</tr>
<tr>
<td>14.336</td>
<td>0.790</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>initialize/PSRAM_com/data_out_0_s1/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>initialize/PSRAM_com/data_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 39.538%; route: 3.011, 52.475%; tC2Q: 0.458, 7.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.820</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>n1260_s9/I3</td>
</tr>
<tr>
<td>13.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">n1260_s9/F</td>
</tr>
<tr>
<td>13.919</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">i_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_16_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.725, 32.414%; route: 3.138, 58.973%; tC2Q: 0.458, 8.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>initialize/PSRAM_com/n746_s2/I0</td>
</tr>
<tr>
<td>13.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n746_s2/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>initialize/PSRAM_com/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>initialize/PSRAM_com/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 40.116%; route: 2.929, 51.781%; tC2Q: 0.458, 8.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>initialize/PSRAM_com/n746_s2/I0</td>
</tr>
<tr>
<td>13.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n746_s2/F</td>
</tr>
<tr>
<td>14.254</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>initialize/PSRAM_com/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>initialize/PSRAM_com/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 40.116%; route: 2.929, 51.781%; tC2Q: 0.458, 8.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>initialize/PSRAM_com/n738_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n738_s0/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>initialize/PSRAM_com/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>initialize/PSRAM_com/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.477%; route: 2.595, 47.189%; tC2Q: 0.458, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>initialize/PSRAM_com/n738_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n738_s0/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>initialize/PSRAM_com/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>initialize/PSRAM_com/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.477%; route: 2.595, 47.189%; tC2Q: 0.458, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>initialize/PSRAM_com/n738_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n738_s0/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>initialize/PSRAM_com/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>initialize/PSRAM_com/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.477%; route: 2.595, 47.189%; tC2Q: 0.458, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][B]</td>
<td>initialize/PSRAM_com/n738_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n738_s0/F</td>
</tr>
<tr>
<td>14.097</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>initialize/PSRAM_com/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>initialize/PSRAM_com/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.446, 44.477%; route: 2.595, 47.189%; tC2Q: 0.458, 8.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.543</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/qpi_on_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/mem_ce_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>initialize/qpi_on_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">initialize/qpi_on_s2/Q</td>
</tr>
<tr>
<td>4.397</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[3][A]</td>
<td>initialize/PSRAM_com/n469_s1/I2</td>
</tr>
<tr>
<td>5.022</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R5C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n469_s1/F</td>
</tr>
<tr>
<td>5.451</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>initialize/PSRAM_com/n274_s5/I3</td>
</tr>
<tr>
<td>6.550</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n274_s5/F</td>
</tr>
<tr>
<td>6.555</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>initialize/PSRAM_com/n274_s0/I2</td>
</tr>
<tr>
<td>7.654</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n274_s0/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/mem_ce_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>initialize/PSRAM_com/mem_ce_s1/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>initialize/PSRAM_com/mem_ce_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.823, 56.149%; route: 1.746, 34.734%; tC2Q: 0.458, 9.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.535</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>n1278_s9/I2</td>
</tr>
<tr>
<td>13.567</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" background: #97FFFF;">n1278_s9/F</td>
</tr>
<tr>
<td>13.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td style=" font-weight:bold;">i_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>i_7_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][B]</td>
<td>i_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.658, 33.363%; route: 2.853, 57.414%; tC2Q: 0.458, 9.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.086</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s0/I2</td>
</tr>
<tr>
<td>13.134</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s0/F</td>
</tr>
<tr>
<td>13.920</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>initialize/PSRAM_com/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>initialize/PSRAM_com/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 42.256%; route: 2.615, 49.132%; tC2Q: 0.458, 8.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.086</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s0/I2</td>
</tr>
<tr>
<td>13.134</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s0/F</td>
</tr>
<tr>
<td>13.920</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>initialize/PSRAM_com/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>initialize/PSRAM_com/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 42.256%; route: 2.615, 49.132%; tC2Q: 0.458, 8.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.086</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s0/I2</td>
</tr>
<tr>
<td>13.134</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s0/F</td>
</tr>
<tr>
<td>13.920</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>initialize/PSRAM_com/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>initialize/PSRAM_com/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 42.256%; route: 2.615, 49.132%; tC2Q: 0.458, 8.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.086</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.509</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s0/I2</td>
</tr>
<tr>
<td>13.134</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s0/F</td>
</tr>
<tr>
<td>13.920</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>initialize/PSRAM_com/data_out_14_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>initialize/PSRAM_com/data_out_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.249, 42.256%; route: 2.615, 49.132%; tC2Q: 0.458, 8.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>initialize/PSRAM_com/n742_s0/I2</td>
</tr>
<tr>
<td>13.551</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n742_s0/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>initialize/PSRAM_com/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>initialize/PSRAM_com/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 42.839%; route: 2.569, 48.508%; tC2Q: 0.458, 8.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>initialize/PSRAM_com/n742_s0/I2</td>
</tr>
<tr>
<td>13.551</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n742_s0/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>initialize/PSRAM_com/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>initialize/PSRAM_com/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 42.839%; route: 2.569, 48.508%; tC2Q: 0.458, 8.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>initialize/PSRAM_com/n742_s0/I2</td>
</tr>
<tr>
<td>13.551</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n742_s0/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>initialize/PSRAM_com/data_out_6_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>initialize/PSRAM_com/data_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 42.839%; route: 2.569, 48.508%; tC2Q: 0.458, 8.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.926</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td>initialize/PSRAM_com/n742_s0/I2</td>
</tr>
<tr>
<td>13.551</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n742_s0/F</td>
</tr>
<tr>
<td>13.894</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>initialize/PSRAM_com/data_out_7_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>initialize/PSRAM_com/data_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 42.839%; route: 2.569, 48.508%; tC2Q: 0.458, 8.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.488</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][B]</td>
<td>initialize/PSRAM_com/counter_5_s1/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R7C3[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_5_s1/Q</td>
</tr>
<tr>
<td>9.487</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td>initialize/PSRAM_com/n735_s2/I0</td>
</tr>
<tr>
<td>10.309</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s2/F</td>
</tr>
<tr>
<td>11.284</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][A]</td>
<td>initialize/PSRAM_com/n735_s1/I3</td>
</tr>
<tr>
<td>12.106</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C3[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n735_s1/F</td>
</tr>
<tr>
<td>12.921</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>initialize/PSRAM_com/n746_s2/I0</td>
</tr>
<tr>
<td>13.546</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n746_s2/F</td>
</tr>
<tr>
<td>13.886</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>initialize/PSRAM_com/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>14.488</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>initialize/PSRAM_com/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.269, 42.904%; route: 2.561, 48.429%; tC2Q: 0.458, 8.667%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.584</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/qpi_on_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/sendcommand_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>initialize/qpi_on_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">initialize/qpi_on_s2/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>initialize/PSRAM_com/n469_s2/I3</td>
</tr>
<tr>
<td>5.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n469_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>initialize/PSRAM_com/n469_s0/I3</td>
</tr>
<tr>
<td>6.339</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n469_s0/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>initialize/PSRAM_com/n192_s4/I2</td>
</tr>
<tr>
<td>7.584</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n192_s4/F</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/sendcommand_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>initialize/PSRAM_com/sendcommand_s1/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>initialize/PSRAM_com/sendcommand_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.880, 58.096%; route: 1.619, 32.658%; tC2Q: 0.458, 9.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/qpi_on_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/sendcommand_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.627</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C4[2][B]</td>
<td>initialize/qpi_on_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R8C4[2][B]</td>
<td style=" font-weight:bold;">initialize/qpi_on_s2/Q</td>
</tr>
<tr>
<td>4.270</td>
<td>1.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>initialize/PSRAM_com/n469_s2/I3</td>
</tr>
<tr>
<td>5.302</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n469_s2/F</td>
</tr>
<tr>
<td>5.313</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>initialize/PSRAM_com/n469_s0/I3</td>
</tr>
<tr>
<td>6.339</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R4C3[2][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n469_s0/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td>initialize/PSRAM_com/sendcommand_s3/I3</td>
</tr>
<tr>
<td>7.564</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C3[3][B]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/sendcommand_s3/F</td>
</tr>
<tr>
<td>7.900</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/sendcommand_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>initialize/PSRAM_com/sendcommand_s1/CLK</td>
</tr>
<tr>
<td>8.554</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][A]</td>
<td>initialize/PSRAM_com/sendcommand_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.860, 54.233%; route: 1.955, 37.076%; tC2Q: 0.458, 8.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.820</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>n1262_s9/I3</td>
</tr>
<tr>
<td>13.446</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" background: #97FFFF;">n1262_s9/F</td>
</tr>
<tr>
<td>13.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td style=" font-weight:bold;">i_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>i_15_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C11[0][B]</td>
<td>i_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.252, 25.821%; route: 3.138, 64.726%; tC2Q: 0.458, 9.453%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.535</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>n1270_s9/I3</td>
</tr>
<tr>
<td>13.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">n1270_s9/F</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">i_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>i_11_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>i_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 30.423%; route: 2.853, 59.947%; tC2Q: 0.458, 9.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.535</td>
<td>1.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n1266_s9/I2</td>
</tr>
<tr>
<td>13.357</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n1266_s9/F</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">i_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>i_13_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 30.423%; route: 2.853, 59.947%; tC2Q: 0.458, 9.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/endcommand_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>initialize/PSRAM_com/endcommand_s0/CLK</td>
</tr>
<tr>
<td>9.056</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>15</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/endcommand_s0/Q</td>
</tr>
<tr>
<td>10.707</td>
<td>1.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>n1248_s12/I1</td>
</tr>
<tr>
<td>11.333</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">n1248_s12/F</td>
</tr>
<tr>
<td>12.523</td>
<td>1.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>n1258_s9/I3</td>
</tr>
<tr>
<td>13.345</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n1258_s9/F</td>
</tr>
<tr>
<td>13.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">i_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>11.905</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.532</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_17_s0/CLK</td>
</tr>
<tr>
<td>14.132</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.952</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 30.503%; route: 2.841, 59.842%; tC2Q: 0.458, 9.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>debuttonA/sync_button_debounced/resync_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>debuttonA/sync_button_debounced/resync_2_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/resync_2_s0/Q</td>
</tr>
<tr>
<td>3.143</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td style=" font-weight:bold;">debuttonA/sync_button_debounced/button_once_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0/CLK</td>
</tr>
<tr>
<td>2.582</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[0][A]</td>
<td>debuttonA/sync_button_debounced/button_once_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 42.123%; tC2Q: 0.333, 57.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>UART1/txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_7_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>UART1/n1123_s18/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" background: #97FFFF;">UART1/n1123_s18/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>UART1/txCounter_7_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>UART1/txCounter_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxBitNumber_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxBitNumber_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>UART1/rxBitNumber_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_1_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>UART1/n202_s12/I1</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">UART1/n202_s12/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>UART1/rxBitNumber_1_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>UART1/rxBitNumber_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_2_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/n200_s13/I2</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">UART1/n200_s13/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/rxBitNumber_2_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>UART1/rxBitNumber_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/n187_s12/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">UART1/n187_s12/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/rxCounter_11_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>UART1/rxCounter_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/command_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/command_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>initialize/command_5_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">initialize/command_5_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>initialize/n134_s2/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" background: #97FFFF;">initialize/n134_s2/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">initialize/command_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>initialize/command_5_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>initialize/command_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/command_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/command_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>initialize/command_7_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">initialize/command_7_s2/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>initialize/n84_s4/I3</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" background: #97FFFF;">initialize/n84_s4/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td style=" font-weight:bold;">initialize/command_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>initialize/command_7_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C2[1][A]</td>
<td>initialize/command_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.275</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>initialize/timer_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">initialize/timer_0_s1/Q</td>
</tr>
<tr>
<td>2.903</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>initialize/n41_s3/I0</td>
</tr>
<tr>
<td>3.275</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/n41_s3/F</td>
</tr>
<tr>
<td>3.275</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td style=" font-weight:bold;">initialize/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>initialize/timer_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[0][A]</td>
<td>initialize/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txBitNumber_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>UART1/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txBitNumber_1_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>UART1/n1147_s9/I1</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">UART1/n1147_s9/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txBitNumber_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>UART1/txBitNumber_1_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>UART1/txBitNumber_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>UART1/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_3_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>UART1/n1127_s18/I2</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" background: #97FFFF;">UART1/n1127_s18/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>UART1/txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>UART1/txCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>UART1/txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_4_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>UART1/n1126_s18/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" background: #97FFFF;">UART1/n1126_s18/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>UART1/txCounter_4_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C19[0][A]</td>
<td>UART1/txCounter_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_6_s2/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/n1124_s18/I0</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" background: #97FFFF;">UART1/n1124_s18/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_6_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>UART1/txCounter_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>UART1/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_7_s1/Q</td>
</tr>
<tr>
<td>2.904</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>UART1/n191_s12/I3</td>
</tr>
<tr>
<td>3.276</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">UART1/n191_s12/F</td>
</tr>
<tr>
<td>3.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>UART1/rxCounter_7_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>UART1/rxCounter_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txCounter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>UART1/txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_1_s2/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>UART1/n1129_s19/I3</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" background: #97FFFF;">UART1/n1129_s19/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>UART1/txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>UART1/txCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>UART1/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_0_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>UART1/n204_s8/I2</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" background: #97FFFF;">UART1/n204_s8/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td style=" font-weight:bold;">UART1/rxBitNumber_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>UART1/rxBitNumber_0_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[0][A]</td>
<td>UART1/rxBitNumber_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>UART1/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_1_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>UART1/n197_s12/I3</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">UART1/n197_s12/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>UART1/rxCounter_1_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>UART1/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/rxCounter_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>UART1/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_5_s1/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>UART1/n193_s12/I3</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" background: #97FFFF;">UART1/n193_s12/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">UART1/rxCounter_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>UART1/rxCounter_5_s1/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>UART1/rxCounter_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>i_11_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">i_11_s0/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>n1270_s9/I2</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">n1270_s9/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">i_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>i_11_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>i_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.278</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_16_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">i_16_s0/Q</td>
</tr>
<tr>
<td>2.906</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>n1260_s9/I2</td>
</tr>
<tr>
<td>3.278</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" background: #97FFFF;">n1260_s9/F</td>
</tr>
<tr>
<td>3.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td style=" font-weight:bold;">i_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_16_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[0][A]</td>
<td>i_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>i_6_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">i_6_s0/Q</td>
</tr>
<tr>
<td>2.907</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>n1280_s9/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" background: #97FFFF;">n1280_s9/F</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td style=" font-weight:bold;">i_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>i_6_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[0][A]</td>
<td>i_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>i_9_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">i_9_s0/Q</td>
</tr>
<tr>
<td>2.907</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>n1274_s9/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" background: #97FFFF;">n1274_s9/F</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">i_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>i_9_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>i_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>i_13_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">i_13_s0/Q</td>
</tr>
<tr>
<td>2.907</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>n1266_s9/I0</td>
</tr>
<tr>
<td>3.279</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" background: #97FFFF;">n1266_s9/F</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td style=" font-weight:bold;">i_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>i_13_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C10[1][A]</td>
<td>i_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>i_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_17_s0/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">i_17_s0/Q</td>
</tr>
<tr>
<td>2.907</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>n1258_s9/I2</td>
</tr>
<tr>
<td>3.279</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" background: #97FFFF;">n1258_s9/F</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">i_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_17_s0/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>i_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>initialize/PSRAM_com/counter_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>initialize/PSRAM_com/counter_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/counter_4_s1/CLK</td>
</tr>
<tr>
<td>8.864</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_4_s1/Q</td>
</tr>
<tr>
<td>8.870</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/n187_s1/I0</td>
</tr>
<tr>
<td>9.242</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">initialize/PSRAM_com/n187_s1/F</td>
</tr>
<tr>
<td>9.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">initialize/PSRAM_com/counter_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>5.952</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.531</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/counter_4_s1/CLK</td>
</tr>
<tr>
<td>8.531</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>initialize/PSRAM_com/counter_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>UART1/txByteCounter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>UART1/txByteCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>UART1/txByteCounter_1_s2/CLK</td>
</tr>
<tr>
<td>2.901</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txByteCounter_1_s2/Q</td>
</tr>
<tr>
<td>2.908</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>UART1/n1132_s12/I0</td>
</tr>
<tr>
<td>3.280</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" background: #97FFFF;">UART1/n1132_s12/F</td>
</tr>
<tr>
<td>3.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">UART1/txByteCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.383</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>340</td>
<td>PLL_R</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.567</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>UART1/txByteCounter_1_s2/CLK</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>UART1/txByteCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>d_com_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>d_com_start_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>start_acquisition_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>start_acquisition_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>start_acquisition_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>process_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>process_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>process_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>read_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>read_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>read_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>i_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>i_17_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i_pivot_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>i_pivot_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>i_pivot_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_uart_s4</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>send_uart_s4/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>send_uart_s4/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART1/rxCounter_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>UART1/rxCounter_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>UART1/rxCounter_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>UART1/rxCounter_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>UART1/rxCounter_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>UART1/rxCounter_2_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.624</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.874</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_rgb_2_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.952</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.335</td>
<td>2.383</td>
<td>tCL</td>
<td>FF</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>8.598</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_rgb_2_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.905</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.288</td>
<td>2.383</td>
<td>tCL</td>
<td>RR</td>
<td>clk2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.472</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_rgb_2_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>340</td>
<td>clk_PSRAM</td>
<td>0.543</td>
<td>0.661</td>
</tr>
<tr>
<td>63</td>
<td>n1762_3</td>
<td>1.584</td>
<td>1.870</td>
</tr>
<tr>
<td>49</td>
<td>n2916_3</td>
<td>5.068</td>
<td>1.987</td>
</tr>
<tr>
<td>38</td>
<td>process[1]</td>
<td>3.787</td>
<td>2.319</td>
</tr>
<tr>
<td>38</td>
<td>process[2]</td>
<td>4.010</td>
<td>1.836</td>
</tr>
<tr>
<td>38</td>
<td>process[0]</td>
<td>4.079</td>
<td>2.002</td>
</tr>
<tr>
<td>33</td>
<td>byteReady</td>
<td>4.558</td>
<td>2.003</td>
</tr>
<tr>
<td>29</td>
<td>buttons_pressed[0]</td>
<td>2.877</td>
<td>1.366</td>
</tr>
<tr>
<td>28</td>
<td>buttons_pressed[1]</td>
<td>3.194</td>
<td>1.203</td>
</tr>
<tr>
<td>27</td>
<td>n1085_7</td>
<td>1.900</td>
<td>1.018</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C13</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
