{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577615991777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577615991783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 29 18:39:51 2019 " "Processing started: Sun Dec 29 18:39:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577615991783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577615991783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleProcessor -c SimpleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleProcessor -c SimpleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577615991783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577615992443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577615992444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleProcessor-behavior " "Found design unit 1: SimpleProcessor-behavior" {  } { { "SimpleProcessor.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001633 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleProcessor " "Found entity 1: SimpleProcessor" {  } { { "SimpleProcessor.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616001633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file myregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyRegister-behavior " "Found design unit 1: MyRegister-behavior" {  } { { "MyRegister.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/MyRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001636 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyRegister " "Found entity 1: MyRegister" {  } { { "MyRegister.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/MyRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616001636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "realcontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file realcontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RealControlUnit-dataflow " "Found design unit 1: RealControlUnit-dataflow" {  } { { "RealControlUnit.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001640 ""} { "Info" "ISGN_ENTITY_NAME" "1 RealControlUnit " "Found entity 1: RealControlUnit" {  } { { "RealControlUnit.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616001640 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IR.vhd " "Can't analyze file -- file IR.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577616001647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-behavior " "Found design unit 1: ProgramCounter-behavior" {  } { { "ProgramCounter.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/ProgramCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001650 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616001650 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Det3To8.vhd " "Can't analyze file -- file Det3To8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577616001657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simpleop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simpleop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleOp-dataflow " "Found design unit 1: SimpleOp-dataflow" {  } { { "SimpleOp.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/SimpleOp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001660 ""} { "Info" "ISGN_ENTITY_NAME" "1 SimpleOp " "Found entity 1: SimpleOp" {  } { { "SimpleOp.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/SimpleOp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616001660 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SimpleProcessor " "Elaborating entity \"SimpleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577616001713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyRegister MyRegister:REG_0 " "Elaborating entity \"MyRegister\" for hierarchy \"MyRegister:REG_0\"" {  } { { "SimpleProcessor.vhd" "REG_0" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RESET MyRegister.vhd(25) " "VHDL Process Statement warning at MyRegister.vhd(25): signal \"RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MyRegister.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/MyRegister.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1577616001724 "|SimpleProcessor|MyRegister:REG_0"}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexers.vhd 2 1 " "Using design file multiplexers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MultiPlexers-dataflow " "Found design unit 1: MultiPlexers-dataflow" {  } { { "multiplexers.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/multiplexers.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001754 ""} { "Info" "ISGN_ENTITY_NAME" "1 MultiPlexers " "Found entity 1: MultiPlexers" {  } { { "multiplexers.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/multiplexers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577616001754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiPlexers MultiPlexers:BUS_SELECTOR " "Elaborating entity \"MultiPlexers\" for hierarchy \"MultiPlexers:BUS_SELECTOR\"" {  } { { "SimpleProcessor.vhd" "BUS_SELECTOR" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SimpleOp SimpleOp:OP " "Elaborating entity \"SimpleOp\" for hierarchy \"SimpleOp:OP\"" {  } { { "SimpleProcessor.vhd" "OP" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RealControlUnit RealControlUnit:CONTROL_UNIT " "Elaborating entity \"RealControlUnit\" for hierarchy \"RealControlUnit:CONTROL_UNIT\"" {  } { { "SimpleProcessor.vhd" "CONTROL_UNIT" { Text "D:/QuartusProject/SimpleProcessor/SimpleProcessor.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec4to16.vhd 2 1 " "Using design file dec4to16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec4To16-dataflow " "Found design unit 1: Dec4To16-dataflow" {  } { { "dec4to16.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec4to16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001796 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec4To16 " "Found entity 1: Dec4To16" {  } { { "dec4to16.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec4to16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001796 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577616001796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec4To16 RealControlUnit:CONTROL_UNIT\|Dec4To16:COMMAND_DECODER " "Elaborating entity \"Dec4To16\" for hierarchy \"RealControlUnit:CONTROL_UNIT\|Dec4To16:COMMAND_DECODER\"" {  } { { "RealControlUnit.vhd" "COMMAND_DECODER" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec3to8.vhd 2 1 " "Using design file dec3to8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec3To8-dataflow " "Found design unit 1: Dec3To8-dataflow" {  } { { "dec3to8.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec3to8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001820 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec3To8 " "Found entity 1: Dec3To8" {  } { { "dec3to8.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec3to8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577616001820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec3To8 RealControlUnit:CONTROL_UNIT\|Dec3To8:X_DECODER " "Elaborating entity \"Dec3To8\" for hierarchy \"RealControlUnit:CONTROL_UNIT\|Dec3To8:X_DECODER\"" {  } { { "RealControlUnit.vhd" "X_DECODER" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "functioncache.vhd 2 1 " "Using design file functioncache.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FunctionCache-behavior " "Found design unit 1: FunctionCache-behavior" {  } { { "functioncache.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/functioncache.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001845 ""} { "Info" "ISGN_ENTITY_NAME" "1 FunctionCache " "Found entity 1: FunctionCache" {  } { { "functioncache.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/functioncache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577616001845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FunctionCache RealControlUnit:CONTROL_UNIT\|FunctionCache:FUNCTION_CACHE_ENTITY " "Elaborating entity \"FunctionCache\" for hierarchy \"RealControlUnit:CONTROL_UNIT\|FunctionCache:FUNCTION_CACHE_ENTITY\"" {  } { { "RealControlUnit.vhd" "FUNCTION_CACHE_ENTITY" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter RealControlUnit:CONTROL_UNIT\|ProgramCounter:PRO_COUNTER " "Elaborating entity \"ProgramCounter\" for hierarchy \"RealControlUnit:CONTROL_UNIT\|ProgramCounter:PRO_COUNTER\"" {  } { { "RealControlUnit.vhd" "PRO_COUNTER" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001848 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec2to4.vhd 2 1 " "Using design file dec2to4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2To4-dataflow " "Found design unit 1: Dec2To4-dataflow" {  } { { "dec2to4.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec2to4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2To4 " "Found entity 1: Dec2To4" {  } { { "dec2to4.vhd" "" { Text "D:/QuartusProject/SimpleProcessor/dec2to4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577616001870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577616001870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec2To4 RealControlUnit:CONTROL_UNIT\|Dec2To4:COUNTER_DECODER " "Elaborating entity \"Dec2To4\" for hierarchy \"RealControlUnit:CONTROL_UNIT\|Dec2To4:COUNTER_DECODER\"" {  } { { "RealControlUnit.vhd" "COUNTER_DECODER" { Text "D:/QuartusProject/SimpleProcessor/RealControlUnit.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616001871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577616002459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577616002848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577616002848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577616002882 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577616002882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577616002882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577616002882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577616002894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 29 18:40:02 2019 " "Processing ended: Sun Dec 29 18:40:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577616002894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577616002894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577616002894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577616002894 ""}
