// Seed: 3491332617
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri id_2,
    output wire id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6,
    input supply0 id_7,
    output wand id_8
);
  always #0 begin : LABEL_0
    disable id_10;
  end
  module_2 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output wor   id_3
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_15 = id_14 ^ 1;
endmodule
