Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_packetizer_tb_behav xil_defaultlib.uart_packetizer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/uart_packetizer_top.v" Line 1. Module uart_packetizer_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/packetizer_fsm.v" Line 1. Module packetizer_fsm doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/uart_packetizer_top.v" Line 1. Module uart_packetizer_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/fifo.v" Line 1. Module fifo doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/maanj/project_FPGA/project_FPGA.srcs/sources_1/new/packetizer_fsm.v" Line 1. Module packetizer_fsm doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.packetizer_fsm
Compiling module xil_defaultlib.uart_packetizer_top
Compiling module xil_defaultlib.uart_packetizer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_packetizer_tb_behav
