.gitignore
model/CNN.py
model/fpga_weights_and_bias/layer_2_conv2d_1_biases.coe
model/fpga_weights_and_bias/layer_2_conv2d_1_weights.coe
model/fpga_weights_and_bias/layer_5_dense_biases.coe
model/fpga_weights_and_bias/layer_5_dense_weights.coe
model/fpga_weights_and_bias/layer_6_dense_1_biases.coe
model/fpga_weights_and_bias/layer_6_dense_1_weights.coe
model/requirements.txt
scripts/create-project.tcl
src/CNN/cnn.vhd
src/CNN/cnn_debug.vhd
src/CNN/cnn_tb.vhd
src/convolution_layer/main/conv_layer_modular.vhd
src/fully_connected/calc_index.vhd
src/fully_connected/calc_index_tb.vhd
src/fully_connected/calculation/calculation.vhd
src/fully_connected/calculation/calculation_tb.vhd
src/fully_connected/fc_layer_buffer.vhd
src/fully_connected/fc_layer_buffer_tb.vhd
src/fully_connected/fullcon_controller.vhd
src/fully_connected/fullcon_tests/fc_pipeline_tb.vhd
src/fully_connected/fullcon_tests/fullcon_layer.vhd
src/fully_connected/fullcon_tests/fullcon_layer_tb.vhd
src/fully_connected/fullyconnected.vhd
src/fully_connected/memory/fullcon_memory_controller.vhd
src/fully_connected/memory/fullcon_memory_controller_tb.vhd
src/VGA/vga.vhd
src/VGA/vga_tb.vhd
