int F_1 ( unsigned int V_1 , unsigned int type ,\r\nvoid T_1 * V_2 , void (* F_2)( void ) )\r\n{\r\nT_2 V_3 = 0x2 << ( ( V_1 % 16 ) * 2 ) ;\r\nT_2 V_4 = ( V_1 / 16 ) * 4 ;\r\nT_2 V_5 , V_6 ;\r\nint V_7 = 0 ;\r\nV_5 = V_6 = F_3 ( V_2 + V_8 + V_4 ) ;\r\nif ( type & V_9 )\r\nV_5 &= ~ V_3 ;\r\nelse if ( type & V_10 )\r\nV_5 |= V_3 ;\r\nF_4 ( V_5 , V_2 + V_8 + V_4 ) ;\r\nif ( F_3 ( V_2 + V_8 + V_4 ) != V_5 && V_5 != V_6 )\r\nV_7 = - V_11 ;\r\nif ( F_2 )\r\nF_2 () ;\r\nreturn V_7 ;\r\n}\r\nvoid T_3 F_5 ( void T_1 * V_2 , int V_12 ,\r\nvoid (* F_2)( void ) )\r\n{\r\nunsigned int V_13 ;\r\nfor ( V_13 = 32 ; V_13 < V_12 ; V_13 += 16 )\r\nF_4 ( V_14 ,\r\nV_2 + V_8 + V_13 / 4 ) ;\r\nfor ( V_13 = 32 ; V_13 < V_12 ; V_13 += 4 )\r\nF_4 ( V_15 , V_2 + V_16 + V_13 ) ;\r\nfor ( V_13 = 32 ; V_13 < V_12 ; V_13 += 32 )\r\nF_4 ( V_17 ,\r\nV_2 + V_18 + V_13 / 8 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\n}\r\nvoid F_6 ( void T_1 * V_2 , void (* F_2)( void ) )\r\n{\r\nint V_13 ;\r\nF_4 ( V_19 , V_2 + V_18 ) ;\r\nF_4 ( V_20 , V_2 + V_21 ) ;\r\nfor ( V_13 = 0 ; V_13 < 32 ; V_13 += 4 )\r\nF_4 ( V_15 ,\r\nV_2 + V_16 + V_13 * 4 / 4 ) ;\r\nif ( F_2 )\r\nF_2 () ;\r\n}
