#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Apr 19 21:40:25 2025
# Process ID: 14712
# Current directory: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1
# Command line: vivado.exe -log Wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Wrapper.tcl -notrace
# Log file: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1/Wrapper.vdi
# Journal file: C:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: link_design -top Wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'pll2'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1329.504 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2295 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Wrapper' is not ideal for floorplanning, since the cellview 'AudioController' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-119] Failed to create I/OLOGIC Route Through shape for instance pll2/inst/clkin1_ibufg. Found overlapping instances within the shape: pll/inst/clkin1_ibufg and pll2/inst/clkin1_ibufg.
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1669.938 ; gain = 340.434
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll2/inst'
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'pll2/inst'
Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll2/inst'
WARNING: [Constraints 18-619] A clock with name 'clk_100mhz' already exists, overwriting the previous clock with the same name. [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc:56]
Finished Parsing XDC File [c:/Users/pds27/Desktop/ECE350_CPU/4_19/4_19.gen/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'pll2/inst'
Parsing XDC File [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port clk_100mhz can not be placed on PACKAGE_PIN E3 because the PACKAGE_PIN is occupied by port clk_100mhz [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'note_on'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audioEn'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'chSel'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micClk'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'micData'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'servoSignal'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/pds27/Desktop/ECE350_CPU/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1669.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1669.938 ; gain = 340.434
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net pll2/inst/clk_out1 has multiple drivers: pll2/inst/clkout1_buf/O, and audio/ps2/clk_inter_i_1/O.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1669.938 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 12 Warnings, 12 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Apr 19 21:40:44 2025...
