Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Thu Sep 16 21:39:33 2021
| Host             : DESKTOP-0BA32RO running 64-bit major release  (build 9200)
| Command          : report_power -file audio_bd_wrapper_power_routed.rpt -pb audio_bd_wrapper_power_summary_routed.pb -rpx audio_bd_wrapper_power_routed.rpx
| Design           : audio_bd_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.336        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.263        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        9 |       --- |             --- |
| Slice Logic              |     0.004 |     2812 |       --- |             --- |
|   LUT as Logic           |     0.003 |      849 |     20800 |            4.08 |
|   CARRY4                 |    <0.001 |       33 |      8150 |            0.40 |
|   Register               |    <0.001 |     1369 |     41600 |            3.29 |
|   LUT as Distributed RAM |    <0.001 |       40 |      9600 |            0.42 |
|   F7/F8 Muxes            |    <0.001 |        1 |     32600 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       49 |      9600 |            0.51 |
|   Others                 |     0.000 |      140 |       --- |             --- |
| Signals                  |     0.003 |     1941 |       --- |             --- |
| Block RAM                |    <0.001 |      1.5 |        50 |            3.00 |
| MMCM                     |     0.244 |        2 |         5 |           40.00 |
| I/O                      |     0.006 |       14 |       106 |           13.21 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.336 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.013 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.148 |       0.136 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+-------------------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                                  | Constraint (ns) |
+---------------------------------+-------------------------------------------------------------------------+-----------------+
| clk_out1_audio_bd_clk_wiz_0_0   | audio_bd_i/clk_wiz_0/inst/clk_out1_audio_bd_clk_wiz_0_0                 |            44.3 |
| clk_out1_design_1_clk_wiz_0_0_1 | audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            62.5 |
| clk_out2_audio_bd_clk_wiz_0_0   | audio_bd_i/clk_wiz_0/inst/clk_out2                                      |            10.0 |
| clk_out2_audio_bd_clk_wiz_0_0   | audio_bd_i/clk_wiz_0/inst/clk_out2_audio_bd_clk_wiz_0_0                 |            10.0 |
| clkfbout_audio_bd_clk_wiz_0_0   | audio_bd_i/clk_wiz_0/inst/clkfbout_audio_bd_clk_wiz_0_0                 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0_1 | audio_bd_i/Pmod_JSTK2_0/U0/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            10.0 |
| sys_clock                       | sys_clock                                                               |            10.0 |
+---------------------------------+-------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| audio_bd_wrapper     |     0.263 |
|   audio_bd_i         |     0.257 |
|     Pmod_JSTK2_0     |     0.127 |
|       U0             |     0.127 |
|     clk_wiz_0        |     0.123 |
|       inst           |     0.123 |
|     moving_average_0 |     0.002 |
|       U0             |     0.002 |
|     pmod_i2s2_0      |     0.003 |
|       U0             |     0.003 |
+----------------------+-----------+


