{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752528947219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752528947220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 14 17:35:47 2025 " "Processing started: Mon Jul 14 17:35:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752528947220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528947220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528947220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752528947738 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HEX_DISP.vhd " "Can't analyze file -- file HEX_DISP.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1752528955435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_OUT-a " "Found design unit 1: DIG_OUT-a" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955788 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_OUT " "Found entity 1: DIG_OUT" {  } { { "DIG_OUT.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_OUT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dig_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIG_IN-a " "Found design unit 1: DIG_IN-a" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955791 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIG_IN " "Found entity 1: DIG_IN" {  } { { "DIG_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/DIG_IN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955794 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/clk_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-a " "Found design unit 1: TIMER-a" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955797 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scomp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCOMP-a " "Found design unit 1: SCOMP-a" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955799 ""} { "Info" "ISGN_ENTITY_NAME" "1 SCOMP " "Found entity 1: SCOMP" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scomp_system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scomp_system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCOMP_System " "Found entity 1: SCOMP_System" {  } { { "SCOMP_System.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp_6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp_6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_DISP_6 " "Found entity 1: HEX_DISP_6" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL_main-rtl " "Found design unit 1: PLL_main-rtl" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955805 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL_main " "Found entity 1: PLL_main" {  } { { "PLL_main.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main/pll_main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_main_0002 " "Found entity 1: PLL_main_0002" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_disp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg_disp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISP-a " "Found design unit 1: SEG_DISP-a" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955810 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISP " "Found entity 1: SEG_DISP" {  } { { "SEG_DISP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SEG_DISP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parse_disp_data_in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parse_disp_data_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PARSE_DISP_DATA_IN-comb " "Found design unit 1: PARSE_DISP_DATA_IN-comb" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955813 ""} { "Info" "ISGN_ENTITY_NAME" "1 PARSE_DISP_DATA_IN " "Found entity 1: PARSE_DISP_DATA_IN" {  } { { "PARSE_DISP_DATA_IN.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PARSE_DISP_DATA_IN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCOMP_System " "Elaborating entity \"SCOMP_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752528955962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_DISP_6 HEX_DISP_6:inst10 " "Elaborating entity \"HEX_DISP_6\" for hierarchy \"HEX_DISP_6:inst10\"" {  } { { "SCOMP_System.bdf" "inst10" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 672 824 1064 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528955963 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "seg_val " "Found inconsistent dimensions for element \"seg_val\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } { 176 992 1069 192 "seg_val\[13..7\]" "" } { 296 992 1073 312 "seg_val\[20..14\]" "" } { 416 992 1075 432 "seg_val\[27..21\]" "" } { 656 992 1075 672 "seg_val\[41..35\]" "" } { 536 992 1075 552 "seg_val\[34..28\]" "" } { 456 888 904 512 "seg_val" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "seg_val " "Converted elements in bus name \"seg_val\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[6..0\] seg_val6..0 " "Converted element name(s) from \"seg_val\[6..0\]\" to \"seg_val6..0\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[13..7\] seg_val13..7 " "Converted element name(s) from \"seg_val\[13..7\]\" to \"seg_val13..7\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[20..14\] seg_val20..14 " "Converted element name(s) from \"seg_val\[20..14\]\" to \"seg_val20..14\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[27..21\] seg_val27..21 " "Converted element name(s) from \"seg_val\[27..21\]\" to \"seg_val27..21\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[41..35\] seg_val41..35 " "Converted element name(s) from \"seg_val\[41..35\]\" to \"seg_val41..35\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "seg_val\[34..28\] seg_val34..28 " "Converted element name(s) from \"seg_val\[34..28\]\" to \"seg_val34..28\"" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528955964 ""}  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } { 176 992 1069 192 "seg_val\[13..7\]" "" } { 296 992 1073 312 "seg_val\[20..14\]" "" } { 416 992 1075 432 "seg_val\[27..21\]" "" } { 656 992 1075 672 "seg_val\[41..35\]" "" } { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst10 " "Primitive \"TRI\" of instance \"inst10\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 432 824 872 464 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TRI inst11 " "Primitive \"TRI\" of instance \"inst11\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 392 896 944 424 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 368 832 880 400 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst5 " "Primitive \"AND2\" of instance \"inst5\" not used" {  } { { "HEX_DISP_6.bdf" "" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 400 704 768 448 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1752528955964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISP HEX_DISP_6:inst10\|SEG_DISP:inst7 " "Elaborating entity \"SEG_DISP\" for hierarchy \"HEX_DISP_6:inst10\|SEG_DISP:inst7\"" {  } { { "HEX_DISP_6.bdf" "inst7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 40 1064 1280 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528955965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARSE_DISP_DATA_IN HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst21 " "Elaborating entity \"PARSE_DISP_DATA_IN\" for hierarchy \"HEX_DISP_6:inst10\|PARSE_DISP_DATA_IN:inst21\"" {  } { { "HEX_DISP_6.bdf" "inst21" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 232 0 264 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528955966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg_edit.vhd 2 1 " "Using design file seg_edit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_EDIT-a " "Found design unit 1: SEG_EDIT-a" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955984 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG_EDIT " "Found entity 1: SEG_EDIT" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528955984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752528955984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_EDIT HEX_DISP_6:inst10\|SEG_EDIT:inst1 " "Elaborating entity \"SEG_EDIT\" for hierarchy \"HEX_DISP_6:inst10\|SEG_EDIT:inst1\"" {  } { { "HEX_DISP_6.bdf" "inst1" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 504 536 792 616 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528955985 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(62) " "VHDL Process Statement warning at seg_edit.vhd(62): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955987 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(63) " "VHDL Process Statement warning at seg_edit.vhd(63): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955987 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(65) " "VHDL Process Statement warning at seg_edit.vhd(65): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955987 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(68) " "VHDL Process Statement warning at seg_edit.vhd(68): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(77) " "VHDL Process Statement warning at seg_edit.vhd(77): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(78) " "VHDL Process Statement warning at seg_edit.vhd(78): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955988 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(80) " "VHDL Process Statement warning at seg_edit.vhd(80): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(83) " "VHDL Process Statement warning at seg_edit.vhd(83): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(93) " "VHDL Process Statement warning at seg_edit.vhd(93): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(94) " "VHDL Process Statement warning at seg_edit.vhd(94): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(96) " "VHDL Process Statement warning at seg_edit.vhd(96): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955989 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(99) " "VHDL Process Statement warning at seg_edit.vhd(99): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(109) " "VHDL Process Statement warning at seg_edit.vhd(109): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(110) " "VHDL Process Statement warning at seg_edit.vhd(110): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(112) " "VHDL Process Statement warning at seg_edit.vhd(112): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(115) " "VHDL Process Statement warning at seg_edit.vhd(115): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(125) " "VHDL Process Statement warning at seg_edit.vhd(125): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(126) " "VHDL Process Statement warning at seg_edit.vhd(126): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955990 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(128) " "VHDL Process Statement warning at seg_edit.vhd(128): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(131) " "VHDL Process Statement warning at seg_edit.vhd(131): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(141) " "VHDL Process Statement warning at seg_edit.vhd(141): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(142) " "VHDL Process Statement warning at seg_edit.vhd(142): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mask seg_edit.vhd(144) " "VHDL Process Statement warning at seg_edit.vhd(144): signal \"mask\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX5 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955991 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX4 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX3 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX2 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX1 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HEX0 seg_edit.vhd(147) " "VHDL Process Statement warning at seg_edit.vhd(147): signal \"HEX0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955992 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX2 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX2\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955993 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX3 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX3\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955993 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX4 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX4\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955993 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX5 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX5\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955993 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 seg_edit.vhd(37) " "VHDL Process Statement warning at seg_edit.vhd(37): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1752528955993 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX0\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955994 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX5\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX4\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955995 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX3\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX2\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[0\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[1\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[2\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[3\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[4\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[5\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] seg_edit.vhd(37) " "Inferred latch for \"HEX1\[6\]\" at seg_edit.vhd(37)" {  } { { "seg_edit.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/seg_edit.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528955996 "|SCOMP_System|HEX_DISP_6:inst10|SEG_EDIT:inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "disp_conversion.vhd 2 1 " "Using design file disp_conversion.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CONVERSION-rtl " "Found design unit 1: DISP_CONVERSION-rtl" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528956025 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CONVERSION " "Found entity 1: DISP_CONVERSION" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528956025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752528956025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CONVERSION HEX_DISP_6:inst10\|DISP_CONVERSION:inst18 " "Elaborating entity \"DISP_CONVERSION\" for hierarchy \"HEX_DISP_6:inst10\|DISP_CONVERSION:inst18\"" {  } { { "HEX_DISP_6.bdf" "inst18" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 216 600 888 360 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956026 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "latched_segments disp_conversion.vhd(54) " "VHDL Signal Declaration warning at disp_conversion.vhd(54): used explicit default value for signal \"latched_segments\" because signal was never assigned a value" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1752528956027 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp disp_conversion.vhd(58) " "Verilog HDL or VHDL warning at disp_conversion.vhd(58): object \"tmp\" assigned a value but never read" {  } { { "disp_conversion.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/disp_conversion.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752528956027 "|SCOMP_System|HEX_DISP_6:inst10|DISP_CONVERSION:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main PLL_main:inst1 " "Elaborating entity \"PLL_main\" for hierarchy \"PLL_main:inst1\"" {  } { { "SCOMP_System.bdf" "inst1" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 344 504 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_main_0002 PLL_main:inst1\|PLL_main_0002:pll_main_inst " "Elaborating entity \"PLL_main_0002\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\"" {  } { { "PLL_main.vhd" "pll_main_inst" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "altera_pll_i" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956060 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1752528956062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL_main:inst1\|PLL_main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 10.000000 MHz " "Parameter \"output_clock_frequency0\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956063 ""}  } { { "PLL_main/PLL_main_0002.v" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/PLL_main/PLL_main_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752528956063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCOMP SCOMP:inst " "Elaborating entity \"SCOMP\" for hierarchy \"SCOMP:inst\"" {  } { { "SCOMP_System.bdf" "inst" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 312 504 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SCOMP:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "altsyncram_component" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SCOMP:inst\|altsyncram:altsyncram_component\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"SCOMP:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONE V " "Parameter \"intended_device_family\" = \"CYCLONE V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Lab8Game.mif " "Parameter \"init_file\" = \"Lab8Game.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956145 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752528956145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pf24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pf24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pf24 " "Found entity 1: altsyncram_pf24" {  } { { "db/altsyncram_pf24.tdf" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/db/altsyncram_pf24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752528956189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528956189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pf24 SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_pf24:auto_generated " "Elaborating entity \"altsyncram_pf24\" for hierarchy \"SCOMP:inst\|altsyncram:altsyncram_component\|altsyncram_pf24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/appl/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CLSHIFT SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborating entity \"LPM_CLSHIFT\" for hierarchy \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "shifter" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_CLSHIFT:shifter\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_CLSHIFT:shifter " "Instantiated megafunction \"SCOMP:inst\|LPM_CLSHIFT:shifter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 4 " "Parameter \"LPM_WIDTHDIST\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE arithmetic " "Parameter \"LPM_SHIFTTYPE\" = \"arithmetic\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956219 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752528956219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "io_bus" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Elaborated megafunction instantiation \"SCOMP:inst\|LPM_BUSTRI:io_bus\"" {  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCOMP:inst\|LPM_BUSTRI:io_bus " "Instantiated megafunction \"SCOMP:inst\|LPM_BUSTRI:io_bus\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1752528956238 ""}  } { { "SCOMP.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP.vhd" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1752528956238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:inst4 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:inst4\"" {  } { { "SCOMP_System.bdf" "inst4" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 512 304 544 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956239 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IO_WRITE TIMER.vhd(48) " "VHDL Process Statement warning at TIMER.vhd(48): signal \"IO_WRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TIMER.vhd" "" { Text "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/TIMER.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1752528956240 "|SCOMP_System|TIMER:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst5 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst5\"" {  } { { "SCOMP_System.bdf" "inst5" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 16 752 960 160 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_IN DIG_IN:inst7 " "Elaborating entity \"DIG_IN\" for hierarchy \"DIG_IN:inst7\"" {  } { { "SCOMP_System.bdf" "inst7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 472 824 1080 584 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_OUT DIG_OUT:inst6 " "Elaborating entity \"DIG_OUT\" for hierarchy \"DIG_OUT:inst6\"" {  } { { "SCOMP_System.bdf" "inst6" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/SCOMP_System.bdf" { { 248 832 1088 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752528956244 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val6 " "Node \"HEX_DISP_6:inst10\|seg_val6\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val6" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val5 " "Node \"HEX_DISP_6:inst10\|seg_val5\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val5" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val4 " "Node \"HEX_DISP_6:inst10\|seg_val4\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val4" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val3 " "Node \"HEX_DISP_6:inst10\|seg_val3\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val3" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val2 " "Node \"HEX_DISP_6:inst10\|seg_val2\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val2" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val1 " "Node \"HEX_DISP_6:inst10\|seg_val1\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val1" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val0 " "Node \"HEX_DISP_6:inst10\|seg_val0\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val0" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 56 968 1064 72 "seg_val\[6..0\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val13 " "Node \"HEX_DISP_6:inst10\|seg_val13\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val13" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val12 " "Node \"HEX_DISP_6:inst10\|seg_val12\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val12" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val11 " "Node \"HEX_DISP_6:inst10\|seg_val11\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val11" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val10 " "Node \"HEX_DISP_6:inst10\|seg_val10\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val10" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val9 " "Node \"HEX_DISP_6:inst10\|seg_val9\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val9" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val8 " "Node \"HEX_DISP_6:inst10\|seg_val8\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val8" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val7 " "Node \"HEX_DISP_6:inst10\|seg_val7\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val7" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 176 992 1069 192 "seg_val\[13..7\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val27 " "Node \"HEX_DISP_6:inst10\|seg_val27\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val27" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val26 " "Node \"HEX_DISP_6:inst10\|seg_val26\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val26" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val25 " "Node \"HEX_DISP_6:inst10\|seg_val25\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val25" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val24 " "Node \"HEX_DISP_6:inst10\|seg_val24\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val24" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val23 " "Node \"HEX_DISP_6:inst10\|seg_val23\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val23" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val22 " "Node \"HEX_DISP_6:inst10\|seg_val22\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val22" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val21 " "Node \"HEX_DISP_6:inst10\|seg_val21\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val21" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 416 992 1075 432 "seg_val\[27..21\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val34 " "Node \"HEX_DISP_6:inst10\|seg_val34\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val34" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val33 " "Node \"HEX_DISP_6:inst10\|seg_val33\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val33" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956354 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val32 " "Node \"HEX_DISP_6:inst10\|seg_val32\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val32" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val31 " "Node \"HEX_DISP_6:inst10\|seg_val31\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val31" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val30 " "Node \"HEX_DISP_6:inst10\|seg_val30\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val30" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val29 " "Node \"HEX_DISP_6:inst10\|seg_val29\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val29" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val28 " "Node \"HEX_DISP_6:inst10\|seg_val28\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val28" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 536 992 1075 552 "seg_val\[34..28\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val41 " "Node \"HEX_DISP_6:inst10\|seg_val41\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val41" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val40 " "Node \"HEX_DISP_6:inst10\|seg_val40\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val40" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val39 " "Node \"HEX_DISP_6:inst10\|seg_val39\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val39" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val38 " "Node \"HEX_DISP_6:inst10\|seg_val38\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val38" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val37 " "Node \"HEX_DISP_6:inst10\|seg_val37\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val37" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val36 " "Node \"HEX_DISP_6:inst10\|seg_val36\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val36" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val35 " "Node \"HEX_DISP_6:inst10\|seg_val35\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val35" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 656 992 1075 672 "seg_val\[41..35\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val20 " "Node \"HEX_DISP_6:inst10\|seg_val20\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val20" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val19 " "Node \"HEX_DISP_6:inst10\|seg_val19\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val19" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val18 " "Node \"HEX_DISP_6:inst10\|seg_val18\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val18" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val17 " "Node \"HEX_DISP_6:inst10\|seg_val17\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val17" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val16 " "Node \"HEX_DISP_6:inst10\|seg_val16\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val16" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val15 " "Node \"HEX_DISP_6:inst10\|seg_val15\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val15" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "HEX_DISP_6:inst10\|seg_val14 " "Node \"HEX_DISP_6:inst10\|seg_val14\" is missing source" {  } { { "HEX_DISP_6.bdf" "seg_val14" { Schematic "C:/Users/druiz35/Downloads/ECE2031-Lab-8/SCOMP_Lab8_Sum25/HEX_DISP_6.bdf" { { 296 992 1073 312 "seg_val\[20..14\]" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1752528956355 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 42 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 42 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752528956512 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 14 17:35:56 2025 " "Processing ended: Mon Jul 14 17:35:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752528956512 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752528956512 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752528956512 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752528956512 ""}
