module module_0 (
    input logic id_1,
    output logic [id_1 : id_1[id_1]] id_2,
    input logic id_3,
    output logic [id_2 : id_1] id_4,
    input [id_1 : id_2] id_5,
    input logic id_6,
    input id_7,
    output id_8,
    input id_9
);
  id_10 id_11 (
      .id_8(id_1),
      .id_9(id_8),
      .id_3(id_1),
      .id_7(id_4)
  );
  logic [id_11[id_4  &&  id_8] : id_4] id_12;
  id_13 id_14 (
      .id_1(id_4),
      .id_9(1)
  );
endmodule
