Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr 11 08:46:44 2025
| Host         : LAPTOP-6R0BMEKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     74.720        0.000                      0                 1614        0.035        0.000                      0                 1614       48.750        0.000                       0                   601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              74.720        0.000                      0                 1610        0.035        0.000                      0                 1610       48.750        0.000                       0                   601  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.271        0.000                      0                    4        1.471        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       74.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.720ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.066ns  (logic 4.646ns (18.535%)  route 20.420ns (81.465%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.230    30.210    sm/accel_edge_n_0
    SLICE_X62Y58         FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X62Y58         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X62Y58         FDSE (Setup_fdse_C_CE)      -0.205   104.930    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.210    
  -------------------------------------------------------------------
                         slack                                 74.720    

Slack (MET) :             74.720ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.066ns  (logic 4.646ns (18.535%)  route 20.420ns (81.465%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.230    30.210    sm/accel_edge_n_0
    SLICE_X62Y58         FDSE                                         r  sm/D_states_q_reg[7]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X62Y58         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.170    
                         clock uncertainty           -0.035   105.135    
    SLICE_X62Y58         FDSE (Setup_fdse_C_CE)      -0.205   104.930    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        104.930    
                         arrival time                         -30.210    
  -------------------------------------------------------------------
                         slack                                 74.720    

Slack (MET) :             74.852ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 4.646ns (18.634%)  route 20.286ns (81.366%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.096    30.076    sm/accel_edge_n_0
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.205   104.929    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.076    
  -------------------------------------------------------------------
                         slack                                 74.852    

Slack (MET) :             74.852ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 4.646ns (18.634%)  route 20.286ns (81.366%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.096    30.076    sm/accel_edge_n_0
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.205   104.929    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.076    
  -------------------------------------------------------------------
                         slack                                 74.852    

Slack (MET) :             74.852ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 4.646ns (18.634%)  route 20.286ns (81.366%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.096    30.076    sm/accel_edge_n_0
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.205   104.929    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.076    
  -------------------------------------------------------------------
                         slack                                 74.852    

Slack (MET) :             74.852ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.932ns  (logic 4.646ns (18.634%)  route 20.286ns (81.366%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.096    30.076    sm/accel_edge_n_0
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.205   104.929    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.076    
  -------------------------------------------------------------------
                         slack                                 74.852    

Slack (MET) :             74.853ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.931ns  (logic 4.646ns (18.635%)  route 20.285ns (81.365%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          1.095    30.075    sm/accel_edge_n_0
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.507   104.911    sm/clk_IBUF_BUFG
    SLICE_X61Y58         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.258   105.169    
                         clock uncertainty           -0.035   105.134    
    SLICE_X61Y58         FDSE (Setup_fdse_C_CE)      -0.205   104.929    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.929    
                         arrival time                         -30.075    
  -------------------------------------------------------------------
                         slack                                 74.853    

Slack (MET) :             74.992ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.791ns  (logic 4.646ns (18.740%)  route 20.145ns (81.260%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.955    29.935    sm/accel_edge_n_0
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.928    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -29.935    
  -------------------------------------------------------------------
                         slack                                 74.992    

Slack (MET) :             74.992ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.791ns  (logic 4.646ns (18.740%)  route 20.145ns (81.260%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.955    29.935    sm/accel_edge_n_0
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.928    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -29.935    
  -------------------------------------------------------------------
                         slack                                 74.992    

Slack (MET) :             74.992ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.791ns  (logic 4.646ns (18.740%)  route 20.145ns (81.260%))
  Logic Levels:           22  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=15)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 104.910 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.560     5.144    sm/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=97, routed)          2.344     8.006    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.152     8.158 r  sm/D_states_q[4]_i_11/O
                         net (fo=19, routed)          1.590     9.748    sm/D_states_q[4]_i_11_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I0_O)        0.332    10.080 f  sm/D_registers_q[7][27]_i_48/O
                         net (fo=2, routed)           1.008    11.088    sm/D_registers_q[7][27]_i_48_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  sm/D_registers_q[7][27]_i_25/O
                         net (fo=12, routed)          1.331    12.543    sm/M_sm_bsel[1]
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.146    12.689 r  sm/D_registers_q[7][5]_i_7/O
                         net (fo=6, routed)           0.987    13.676    sm/D_registers_q[7][5]_i_7_n_0
    SLICE_X51Y66         LUT3 (Prop_lut3_I2_O)        0.356    14.032 r  sm/D_registers_q[7][5]_i_3/O
                         net (fo=7, routed)           1.661    15.693    sm/M_alum_b[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.354    16.047 f  sm/D_registers_q[7][8]_i_14/O
                         net (fo=5, routed)           1.036    17.084    sm/D_registers_q[7][8]_i_14_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I5_O)        0.332    17.416 r  sm/D_registers_q[7][12]_i_17/O
                         net (fo=2, routed)           0.412    17.827    L_reg/D_registers_q[7][17]_i_26_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.124    17.951 f  L_reg/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.429    18.380    L_reg/D_registers_q[7][17]_i_28_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.124    18.504 r  L_reg/D_registers_q[7][17]_i_26/O
                         net (fo=2, routed)           0.454    18.958    L_reg/D_registers_q[7][17]_i_26_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I5_O)        0.124    19.082 f  L_reg/D_registers_q[7][22]_i_26/O
                         net (fo=1, routed)           0.303    19.385    L_reg/D_registers_q[7][22]_i_26_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I1_O)        0.124    19.509 r  L_reg/D_registers_q[7][22]_i_24/O
                         net (fo=2, routed)           0.624    20.133    L_reg/D_registers_q[7][22]_i_24_n_0
    SLICE_X52Y73         LUT6 (Prop_lut6_I5_O)        0.124    20.257 f  L_reg/D_registers_q[7][27]_i_91/O
                         net (fo=1, routed)           0.451    20.708    L_reg/D_registers_q[7][27]_i_91_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    20.832 r  L_reg/D_registers_q[7][27]_i_84/O
                         net (fo=2, routed)           0.679    21.511    L_reg/D_registers_q[7][27]_i_84_n_0
    SLICE_X53Y73         LUT5 (Prop_lut5_I0_O)        0.152    21.663 r  L_reg/D_registers_q[7][27]_i_66/O
                         net (fo=1, routed)           0.686    22.348    L_reg/D_registers_q[7][27]_i_66_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.332    22.680 r  L_reg/D_registers_q[7][27]_i_35/O
                         net (fo=4, routed)           0.603    23.283    L_reg/D_registers_q[7][27]_i_35_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    23.407 r  L_reg/D_states_q[7]_i_111/O
                         net (fo=2, routed)           0.959    24.365    sm/D_states_q[7]_i_70_0
    SLICE_X55Y70         LUT5 (Prop_lut5_I2_O)        0.152    24.517 f  sm/D_states_q[7]_i_88/O
                         net (fo=1, routed)           0.568    25.085    sm/D_states_q[7]_i_88_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.332    25.417 f  sm/D_states_q[7]_i_70/O
                         net (fo=1, routed)           0.734    26.152    sm/D_states_q[7]_i_70_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I0_O)        0.124    26.276 f  sm/D_states_q[7]_i_51/O
                         net (fo=2, routed)           0.668    26.943    sm/D_states_q[7]_i_51_n_0
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.124    27.067 f  sm/D_states_q[7]_i_29/O
                         net (fo=3, routed)           0.650    27.717    sm/D_states_q[7]_i_29_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I4_O)        0.124    27.841 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           1.015    28.856    sm/accel_edge/D_states_q_reg[0]_rep__1_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I3_O)        0.124    28.980 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=28, routed)          0.955    29.935    sm/accel_edge_n_0
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.506   104.910    sm/clk_IBUF_BUFG
    SLICE_X61Y59         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.168    
                         clock uncertainty           -0.035   105.133    
    SLICE_X61Y59         FDSE (Setup_fdse_C_CE)      -0.205   104.928    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.928    
                         arrival time                         -29.935    
  -------------------------------------------------------------------
                         slack                                 74.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.341%)  route 0.217ns (60.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X53Y53         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.217     1.866    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y53         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.521    
    SLICE_X52Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.909    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.909    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.909    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.105%)  route 0.261ns (64.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.909    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.595     1.539    forLoop_idx_0_60171521[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.800    forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[11]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.960 r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001     1.961    forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[8]_i_1__5_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.015 r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.015    forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]_i_1__5_n_7
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.863     2.052    forLoop_idx_0_60171521[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X61Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    forLoop_idx_0_60171521[2].cond_butt_dirs/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.567     1.511    gamecounter/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  gamecounter/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  gamecounter/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.772    gamecounter/D_ctr_q_reg[11]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.932 r  gamecounter/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    gamecounter/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  gamecounter/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    gamecounter/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X49Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.834     2.024    gamecounter/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  gamecounter/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.884    gamecounter/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X47Y65   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y71   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y69   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.704ns (13.467%)  route 4.524ns (86.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          2.286     7.950    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.074 f  sm/D_stage_q[3]_i_3/O
                         net (fo=16, routed)          1.311     9.385    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.509 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.927    10.436    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.441   104.845    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y57         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 94.271    

Slack (MET) :             94.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.704ns (13.467%)  route 4.524ns (86.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          2.286     7.950    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.074 f  sm/D_stage_q[3]_i_3/O
                         net (fo=16, routed)          1.311     9.385    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.509 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.927    10.436    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.441   104.845    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y57         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 94.271    

Slack (MET) :             94.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.704ns (13.467%)  route 4.524ns (86.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          2.286     7.950    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.074 f  sm/D_stage_q[3]_i_3/O
                         net (fo=16, routed)          1.311     9.385    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.509 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.927    10.436    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.441   104.845    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y57         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 94.271    

Slack (MET) :             94.271ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.704ns (13.467%)  route 4.524ns (86.533%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=94, routed)          2.286     7.950    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.074 f  sm/D_stage_q[3]_i_3/O
                         net (fo=16, routed)          1.311     9.385    sm/D_stage_q[3]_i_3_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.509 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.927    10.436    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.441   104.845    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X50Y57         FDPE (Recov_fdpe_C_PRE)     -0.361   104.707    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.707    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                 94.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.199%)  route 1.223ns (86.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[6]/Q
                         net (fo=241, routed)         0.874     2.550    sm/D_states_q[6]
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.595 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.349     2.944    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X50Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.199%)  route 1.223ns (86.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[6]/Q
                         net (fo=241, routed)         0.874     2.550    sm/D_states_q[6]
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.595 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.349     2.944    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X50Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.199%)  route 1.223ns (86.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[6]/Q
                         net (fo=241, routed)         0.874     2.550    sm/D_states_q[6]
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.595 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.349     2.944    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X50Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.471    

Slack (MET) :             1.471ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.186ns (13.199%)  route 1.223ns (86.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.591     1.535    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  sm/D_states_q_reg[6]/Q
                         net (fo=241, routed)         0.874     2.550    sm/D_states_q[6]
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.045     2.595 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.349     2.944    fifo_reset_cond/AS[0]
    SLICE_X50Y57         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X50Y57         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X50Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     1.473    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.471    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.915ns  (logic 11.795ns (31.110%)  route 26.119ns (68.890%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.816    32.625    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.150    32.775 f  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.800    33.575    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.348    33.923 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.953    34.876    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.124    35.000 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.467    39.467    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    43.036 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    43.036    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.629ns  (logic 12.039ns (31.993%)  route 25.590ns (68.007%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 f  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.816    32.625    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.150    32.775 r  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.800    33.575    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.348    33.923 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.953    34.876    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X39Y72         LUT4 (Prop_lut4_I0_O)        0.152    35.028 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.938    38.966    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.784    42.750 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.750    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.258ns  (logic 11.550ns (31.001%)  route 25.707ns (68.999%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=7 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.833    32.641    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.124    32.765 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.681    33.447    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124    33.571 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.752    34.323    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y72         LUT3 (Prop_lut3_I2_O)        0.124    34.447 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.359    38.805    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    42.379 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.379    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.832ns  (logic 11.742ns (31.880%)  route 25.090ns (68.120%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 f  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.833    32.641    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.124    32.765 r  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.681    33.447    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124    33.571 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.989    34.560    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.152    34.712 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.504    38.216    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    41.953 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.953    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.779ns  (logic 11.980ns (32.573%)  route 24.799ns (67.427%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.816    32.625    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.150    32.775 f  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.800    33.575    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.348    33.923 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.853    34.775    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.152    34.927 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.248    38.175    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    41.900 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.900    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.571ns  (logic 11.763ns (32.166%)  route 24.807ns (67.834%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=5 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.816    32.625    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I1_O)        0.150    32.775 f  L_reg/aseg_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.800    33.575    L_reg/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X39Y73         LUT6 (Prop_lut6_I0_O)        0.348    33.923 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.853    34.775    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I0_O)        0.124    34.899 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.256    38.155    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    41.692 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.692    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.330ns  (logic 11.515ns (31.697%)  route 24.815ns (68.303%))
  Logic Levels:           33  (CARRY4=8 LUT2=4 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.537     5.121    L_reg/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=17, routed)          1.472     7.049    L_reg/M_sm_pac[9]
    SLICE_X42Y77         LUT3 (Prop_lut3_I2_O)        0.146     7.195 r  L_reg/L_5848dfc4_remainder0_carry_i_19/O
                         net (fo=4, routed)           1.170     8.365    L_reg/L_5848dfc4_remainder0_carry_i_19_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  L_reg/L_5848dfc4_remainder0_carry_i_10/O
                         net (fo=15, routed)          0.646     9.339    L_reg/L_5848dfc4_remainder0_carry_i_10_n_0
    SLICE_X40Y75         LUT2 (Prop_lut2_I1_O)        0.124     9.463 f  L_reg/L_5848dfc4_remainder0_carry_i_16/O
                         net (fo=1, routed)           0.279     9.742    L_reg/L_5848dfc4_remainder0_carry_i_16_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.866 r  L_reg/L_5848dfc4_remainder0_carry_i_8/O
                         net (fo=3, routed)           1.323    11.189    L_reg/L_5848dfc4_remainder0_carry_i_8_n_0
    SLICE_X42Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.313 r  L_reg/L_5848dfc4_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.493    11.806    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.191    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.691    13.216    L_reg/L_5848dfc4_remainder0[5]
    SLICE_X40Y77         LUT3 (Prop_lut3_I2_O)        0.329    13.545 r  L_reg/i__carry__0_i_21/O
                         net (fo=6, routed)           0.875    14.421    L_reg/i__carry__0_i_21_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I5_O)        0.326    14.747 r  L_reg/i__carry__0_i_22/O
                         net (fo=2, routed)           0.807    15.554    L_reg/i__carry__0_i_22_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    15.678 f  L_reg/i__carry__1_i_8/O
                         net (fo=4, routed)           0.497    16.175    L_reg/i__carry__1_i_8_n_0
    SLICE_X39Y77         LUT3 (Prop_lut3_I1_O)        0.118    16.293 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=2, routed)           0.811    17.104    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X37Y77         LUT4 (Prop_lut4_I3_O)        0.354    17.458 f  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           0.842    18.300    L_reg/i__carry_i_20__3_n_0
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.326    18.626 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.987    19.613    L_reg/i__carry_i_11__2_n_0
    SLICE_X38Y74         LUT2 (Prop_lut2_I1_O)        0.124    19.737 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.673    20.409    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X38Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.929 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.929    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.046 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.046    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.369 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.528    22.898    aseg_driver/decimal_renderer/D_registers_q_reg[2][9][1]
    SLICE_X38Y75         LUT5 (Prop_lut5_I2_O)        0.306    23.204 r  aseg_driver/decimal_renderer/i__carry__0_i_15/O
                         net (fo=1, routed)           0.282    23.486    L_reg/i__carry__0_i_7_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.124    23.610 r  L_reg/i__carry__0_i_9/O
                         net (fo=8, routed)           0.767    24.377    L_reg/i__carry__0_i_9_n_0
    SLICE_X36Y74         LUT2 (Prop_lut2_I1_O)        0.124    24.501 r  L_reg/i__carry_i_22/O
                         net (fo=8, routed)           1.166    25.667    L_reg/i__carry_i_22_n_0
    SLICE_X38Y72         LUT5 (Prop_lut5_I0_O)        0.153    25.820 f  L_reg/i__carry_i_25/O
                         net (fo=1, routed)           0.692    26.512    L_reg/i__carry_i_25_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I5_O)        0.331    26.843 f  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.999    27.843    L_reg/i__carry_i_12_n_0
    SLICE_X36Y72         LUT3 (Prop_lut3_I0_O)        0.152    27.995 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.055    L_reg/D_registers_q_reg[2][3]_1[0]
    SLICE_X37Y72         LUT5 (Prop_lut5_I0_O)        0.326    29.381 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.381    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_23_0[1]
    SLICE_X37Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.931 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.931    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.045 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.045    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.358 r  aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    31.220    aseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y74         LUT6 (Prop_lut6_I2_O)        0.306    31.526 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.159    31.685    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X36Y74         LUT6 (Prop_lut6_I1_O)        0.124    31.809 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_17/O
                         net (fo=3, routed)           0.833    32.641    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I1_O)        0.124    32.765 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.681    33.447    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I5_O)        0.124    33.571 f  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.989    34.560    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    34.684 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.229    37.913    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    41.451 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.451    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.606ns  (logic 12.227ns (34.342%)  route 23.378ns (65.658%))
  Logic Levels:           30  (CARRY4=5 LUT2=5 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          2.152     7.698    L_reg/M_sm_timer[8]
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.321     8.019 r  L_reg/L_5848dfc4_remainder0_carry_i_20__1/O
                         net (fo=4, routed)           0.839     8.859    L_reg/L_5848dfc4_remainder0_carry_i_20__1_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I1_O)        0.328     9.187 r  L_reg/L_5848dfc4_remainder0_carry_i_11__1/O
                         net (fo=16, routed)          0.725     9.912    L_reg/L_5848dfc4_remainder0_carry_i_11__1_n_0
    SLICE_X51Y75         LUT2 (Prop_lut2_I1_O)        0.150    10.062 f  L_reg/L_5848dfc4_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.216    L_reg/L_5848dfc4_remainder0_carry_i_16__1_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.326    10.542 r  L_reg/L_5848dfc4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.031    11.574    L_reg/L_5848dfc4_remainder0_carry_i_8__1_n_0
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.154    11.728 r  L_reg/L_5848dfc4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.755    12.482    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X51Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.070 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.070    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.404 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=8, routed)           1.007    14.411    L_reg/L_5848dfc4_remainder0_3[5]
    SLICE_X55Y76         LUT3 (Prop_lut3_I2_O)        0.331    14.742 r  L_reg/i__carry_i_23__4/O
                         net (fo=3, routed)           0.468    15.210    L_reg/i__carry_i_23__4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.326    15.536 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=2, routed)           0.820    16.356    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.480 f  L_reg/i__carry__1_i_8__0/O
                         net (fo=2, routed)           0.425    16.905    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.116    17.021 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.896    17.917    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.354    18.271 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.848    19.119    L_reg/i__carry_i_20__2_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I2_O)        0.354    19.473 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.737    20.210    L_reg/i__carry_i_11__0_n_0
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.332    20.542 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.251 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.251    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.490 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.108    22.598    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X55Y79         LUT5 (Prop_lut5_I1_O)        0.301    22.899 r  timerseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=1, routed)           0.633    23.532    L_reg/i__carry_i_19__1_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.124    23.656 r  L_reg/i__carry_i_26__1/O
                         net (fo=5, routed)           0.425    24.081    L_reg/i__carry_i_26__1_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124    24.205 r  L_reg/i__carry_i_23__3/O
                         net (fo=9, routed)           1.165    25.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.152    25.522 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.818    26.340    L_reg/i__carry_i_25__1_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    26.666 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.311    27.976    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.152    28.128 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.366    28.494    L_reg/D_registers_q_reg[6][3]_1[0]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.332    28.826 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.826    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.404 f  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.970    30.375    L_reg/timerseg_OBUF[10]_inst_i_28_0[2]
    SLICE_X52Y78         LUT3 (Prop_lut3_I0_O)        0.323    30.698 f  L_reg/timerseg_OBUF[10]_inst_i_26/O
                         net (fo=2, routed)           0.595    31.292    L_reg/timerseg_OBUF[10]_inst_i_26_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I5_O)        0.328    31.620 f  L_reg/timerseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.897    32.517    L_reg/timerseg_OBUF[10]_inst_i_28_n_0
    SLICE_X50Y78         LUT6 (Prop_lut6_I2_O)        0.124    32.641 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.790    33.432    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I5_O)        0.124    33.556 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.872    34.428    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y78         LUT4 (Prop_lut4_I3_O)        0.152    34.580 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.381    36.961    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.771    40.733 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.733    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.547ns  (logic 12.272ns (34.522%)  route 23.275ns (65.478%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          2.152     7.698    L_reg/M_sm_timer[8]
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.321     8.019 r  L_reg/L_5848dfc4_remainder0_carry_i_20__1/O
                         net (fo=4, routed)           0.839     8.859    L_reg/L_5848dfc4_remainder0_carry_i_20__1_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I1_O)        0.328     9.187 r  L_reg/L_5848dfc4_remainder0_carry_i_11__1/O
                         net (fo=16, routed)          0.725     9.912    L_reg/L_5848dfc4_remainder0_carry_i_11__1_n_0
    SLICE_X51Y75         LUT2 (Prop_lut2_I1_O)        0.150    10.062 f  L_reg/L_5848dfc4_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.216    L_reg/L_5848dfc4_remainder0_carry_i_16__1_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.326    10.542 r  L_reg/L_5848dfc4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.031    11.574    L_reg/L_5848dfc4_remainder0_carry_i_8__1_n_0
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.154    11.728 r  L_reg/L_5848dfc4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.755    12.482    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X51Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.070 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.070    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.404 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=8, routed)           1.007    14.411    L_reg/L_5848dfc4_remainder0_3[5]
    SLICE_X55Y76         LUT3 (Prop_lut3_I2_O)        0.331    14.742 r  L_reg/i__carry_i_23__4/O
                         net (fo=3, routed)           0.468    15.210    L_reg/i__carry_i_23__4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.326    15.536 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=2, routed)           0.820    16.356    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.480 f  L_reg/i__carry__1_i_8__0/O
                         net (fo=2, routed)           0.425    16.905    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.116    17.021 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.896    17.917    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.354    18.271 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.848    19.119    L_reg/i__carry_i_20__2_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I2_O)        0.354    19.473 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.737    20.210    L_reg/i__carry_i_11__0_n_0
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.332    20.542 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.251 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.251    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.490 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.108    22.598    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X55Y79         LUT5 (Prop_lut5_I1_O)        0.301    22.899 r  timerseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=1, routed)           0.633    23.532    L_reg/i__carry_i_19__1_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.124    23.656 r  L_reg/i__carry_i_26__1/O
                         net (fo=5, routed)           0.425    24.081    L_reg/i__carry_i_26__1_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124    24.205 r  L_reg/i__carry_i_23__3/O
                         net (fo=9, routed)           1.165    25.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.152    25.522 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.818    26.340    L_reg/i__carry_i_25__1_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    26.666 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.311    27.976    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.152    28.128 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.366    28.494    L_reg/D_registers_q_reg[6][3]_1[0]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.332    28.826 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.826    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.359 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.682 f  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    30.493    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.306    30.799 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.834    31.633    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.757 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.636    32.393    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.124    32.517 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.828    33.344    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.972    34.440    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I1_O)        0.150    34.590 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.323    36.913    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.674 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.674    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.530ns  (logic 12.268ns (34.528%)  route 23.262ns (65.472%))
  Logic Levels:           31  (CARRY4=6 LUT2=5 LUT3=5 LUT4=1 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X47Y69         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.419     5.546 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=19, routed)          2.152     7.698    L_reg/M_sm_timer[8]
    SLICE_X50Y77         LUT3 (Prop_lut3_I1_O)        0.321     8.019 r  L_reg/L_5848dfc4_remainder0_carry_i_20__1/O
                         net (fo=4, routed)           0.839     8.859    L_reg/L_5848dfc4_remainder0_carry_i_20__1_n_0
    SLICE_X50Y75         LUT6 (Prop_lut6_I1_O)        0.328     9.187 r  L_reg/L_5848dfc4_remainder0_carry_i_11__1/O
                         net (fo=16, routed)          0.725     9.912    L_reg/L_5848dfc4_remainder0_carry_i_11__1_n_0
    SLICE_X51Y75         LUT2 (Prop_lut2_I1_O)        0.150    10.062 f  L_reg/L_5848dfc4_remainder0_carry_i_16__1/O
                         net (fo=1, routed)           0.154    10.216    L_reg/L_5848dfc4_remainder0_carry_i_16__1_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I4_O)        0.326    10.542 r  L_reg/L_5848dfc4_remainder0_carry_i_8__1/O
                         net (fo=3, routed)           1.031    11.574    L_reg/L_5848dfc4_remainder0_carry_i_8__1_n_0
    SLICE_X48Y71         LUT2 (Prop_lut2_I0_O)        0.154    11.728 r  L_reg/L_5848dfc4_remainder0_carry_i_1__1/O
                         net (fo=1, routed)           0.755    12.482    timerseg_driver/decimal_renderer/i__carry_i_6__4[2]
    SLICE_X51Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    13.070 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.070    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry_n_0
    SLICE_X51Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.404 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_carry__0/O[1]
                         net (fo=8, routed)           1.007    14.411    L_reg/L_5848dfc4_remainder0_3[5]
    SLICE_X55Y76         LUT3 (Prop_lut3_I2_O)        0.331    14.742 r  L_reg/i__carry_i_23__4/O
                         net (fo=3, routed)           0.468    15.210    L_reg/i__carry_i_23__4_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.326    15.536 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=2, routed)           0.820    16.356    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.480 f  L_reg/i__carry__1_i_8__0/O
                         net (fo=2, routed)           0.425    16.905    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X56Y76         LUT2 (Prop_lut2_I1_O)        0.116    17.021 r  L_reg/i__carry_i_17__4/O
                         net (fo=5, routed)           0.896    17.917    L_reg/i__carry_i_17__4_n_0
    SLICE_X57Y79         LUT5 (Prop_lut5_I0_O)        0.354    18.271 f  L_reg/i__carry_i_20__2/O
                         net (fo=2, routed)           0.848    19.119    L_reg/i__carry_i_20__2_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I2_O)        0.354    19.473 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.737    20.210    L_reg/i__carry_i_11__0_n_0
    SLICE_X57Y77         LUT2 (Prop_lut2_I1_O)        0.332    20.542 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.190    20.731    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X56Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.251 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.251    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.490 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0/O[2]
                         net (fo=4, routed)           1.108    22.598    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__0/i__carry__0_n_5
    SLICE_X55Y79         LUT5 (Prop_lut5_I1_O)        0.301    22.899 r  timerseg_driver/decimal_renderer/i__carry_i_28/O
                         net (fo=1, routed)           0.633    23.532    L_reg/i__carry_i_19__1_0
    SLICE_X55Y80         LUT5 (Prop_lut5_I0_O)        0.124    23.656 r  L_reg/i__carry_i_26__1/O
                         net (fo=5, routed)           0.425    24.081    L_reg/i__carry_i_26__1_n_0
    SLICE_X55Y78         LUT2 (Prop_lut2_I0_O)        0.124    24.205 r  L_reg/i__carry_i_23__3/O
                         net (fo=9, routed)           1.165    25.370    L_reg/i__carry_i_23__3_n_0
    SLICE_X53Y79         LUT5 (Prop_lut5_I0_O)        0.152    25.522 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.818    26.340    L_reg/i__carry_i_25__1_n_0
    SLICE_X51Y79         LUT6 (Prop_lut6_I5_O)        0.326    26.666 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           1.311    27.976    L_reg/i__carry_i_12__1_n_0
    SLICE_X55Y77         LUT3 (Prop_lut3_I0_O)        0.152    28.128 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.366    28.494    L_reg/D_registers_q_reg[6][3]_1[0]
    SLICE_X54Y77         LUT5 (Prop_lut5_I0_O)        0.332    28.826 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.826    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_28_0[1]
    SLICE_X54Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.359 r  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.359    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.682 f  timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.810    30.493    timerseg_driver/decimal_renderer/L_5848dfc4_remainder0_inferred__1/i__carry__0_n_6
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.306    30.799 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29/O
                         net (fo=1, routed)           0.834    31.633    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_29_n_0
    SLICE_X53Y79         LUT6 (Prop_lut6_I1_O)        0.124    31.757 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.636    32.393    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y78         LUT3 (Prop_lut3_I1_O)        0.124    32.517 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.828    33.344    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.468 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.970    34.438    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X49Y78         LUT4 (Prop_lut4_I1_O)        0.150    34.588 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.312    36.900    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.657 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.657    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.363ns (80.079%)  route 0.339ns (19.921%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.339     2.016    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.238 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.754ns  (logic 1.405ns (80.115%)  route 0.349ns (19.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.349     2.013    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.290 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.409ns (76.023%)  route 0.444ns (23.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.444     2.108    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.389 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.389    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.367ns (73.680%)  route 0.488ns (26.320%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.488     2.165    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.391 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.391    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.416ns (76.116%)  route 0.444ns (23.884%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.777    cond_butt_next_play/D_ctr_q_reg[4]
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.345     2.167    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.397 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.397    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2056203701[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.438ns (72.775%)  route 0.538ns (27.225%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.592     1.536    forLoop_idx_0_2056203701[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_2056203701[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_2056203701[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     1.794    forLoop_idx_0_2056203701[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X65Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  forLoop_idx_0_2056203701[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.444     2.283    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.512 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_2056203701[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.421ns (69.568%)  route 0.621ns (30.432%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.589     1.533    forLoop_idx_0_2056203701[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  forLoop_idx_0_2056203701[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_2056203701[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.099     1.773    forLoop_idx_0_2056203701[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X64Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  forLoop_idx_0_2056203701[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.522     2.340    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.575 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.575    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.373ns (66.186%)  route 0.702ns (33.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.581     1.525    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.702     2.367    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.600 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.600    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.350ns (63.749%)  route 0.767ns (36.251%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.767     2.414    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.623 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.406ns (61.455%)  route 0.882ns (38.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.882     2.551    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.792 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.792    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_60171521[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 1.500ns (30.052%)  route 3.491ns (69.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.491     4.991    forLoop_idx_0_60171521[1].cond_butt_dirs/sync/D[0]
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_60171521[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.509     4.913    forLoop_idx_0_60171521[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_60171521[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_60171521[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.989ns  (logic 1.502ns (30.113%)  route 3.486ns (69.887%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.486     4.989    forLoop_idx_0_60171521[0].cond_butt_dirs/sync/D[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_60171521[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.509     4.913    forLoop_idx_0_60171521[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_60171521[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 1.490ns (31.073%)  route 3.304ns (68.927%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.304     4.794    forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.510     4.914    forLoop_idx_0_60171521[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.455ns  (logic 1.488ns (33.391%)  route 2.967ns (66.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.967     4.455    forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.509     4.913    forLoop_idx_0_60171521[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.488ns  (logic 1.493ns (42.819%)  route 1.994ns (57.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.994     3.488    cond_butt_next_play/sync/D[0]
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 1.496ns (49.694%)  route 1.514ns (50.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.514     3.009    reset_cond/AS[0]
    SLICE_X63Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_2056203701[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.236ns (40.511%)  route 0.346ns (59.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.346     0.582    forLoop_idx_0_2056203701[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_2056203701[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.854     2.044    forLoop_idx_0_2056203701[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  forLoop_idx_0_2056203701[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_2056203701[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.230ns (38.105%)  route 0.373ns (61.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.373     0.603    forLoop_idx_0_2056203701[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_2056203701[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.858     2.048    forLoop_idx_0_2056203701[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y64         FDRE                                         r  forLoop_idx_0_2056203701[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.263ns (30.041%)  route 0.613ns (69.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.876    reset_cond/AS[0]
    SLICE_X63Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.261ns (23.945%)  route 0.829ns (76.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.829     1.090    cond_butt_next_play/sync/D[0]
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.255ns (15.382%)  route 1.404ns (84.618%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.404     1.660    forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.863     2.052    forLoop_idx_0_60171521[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  forLoop_idx_0_60171521[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.816ns  (logic 0.257ns (14.177%)  route 1.558ns (85.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.558     1.816    forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D[0]
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=600, routed)         0.864     2.054    forLoop_idx_0_60171521[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  forLoop_idx_0_60171521[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





