#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2444d40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2463000 .scope module, "tb" "tb" 3 220;
 .timescale -12 -12;
L_0x24432a0 .functor NOT 1, L_0x24a0900, C4<0>, C4<0>, C4<0>;
L_0x23fced0 .functor XOR 4, L_0x24a03a0, L_0x24a0680, C4<0000>, C4<0000>;
L_0x242b1a0 .functor XOR 4, L_0x23fced0, L_0x24a07c0, C4<0000>, C4<0000>;
v0x248dcc0_0 .net *"_ivl_10", 3 0, L_0x24a07c0;  1 drivers
v0x248ddc0_0 .net *"_ivl_12", 3 0, L_0x242b1a0;  1 drivers
v0x248dea0_0 .net *"_ivl_2", 3 0, L_0x24a0300;  1 drivers
v0x248df60_0 .net *"_ivl_4", 3 0, L_0x24a03a0;  1 drivers
v0x248e040_0 .net *"_ivl_6", 3 0, L_0x24a0680;  1 drivers
v0x248e170_0 .net *"_ivl_8", 3 0, L_0x23fced0;  1 drivers
v0x248e250_0 .net "aaah_dut", 0 0, v0x248cd30_0;  1 drivers
v0x248e2f0_0 .net "aaah_ref", 0 0, L_0x2443da0;  1 drivers
v0x248e390_0 .net "areset", 0 0, L_0x24438a0;  1 drivers
v0x248e4c0_0 .net "bump_left", 0 0, v0x248c270_0;  1 drivers
v0x248e560_0 .net "bump_right", 0 0, v0x248c310_0;  1 drivers
v0x248e600_0 .var "clk", 0 0;
v0x248e6a0_0 .net "dig", 0 0, v0x248c480_0;  1 drivers
v0x248e740_0 .net "digging_dut", 0 0, v0x248d330_0;  1 drivers
v0x248e7e0_0 .net "digging_ref", 0 0, L_0x23fd540;  1 drivers
v0x248e880_0 .net "ground", 0 0, v0x248c570_0;  1 drivers
v0x248e920_0 .var/2u "stats1", 351 0;
v0x248e9c0_0 .var/2u "strobe", 0 0;
v0x248ea60_0 .net "tb_match", 0 0, L_0x24a0900;  1 drivers
v0x248eb00_0 .net "tb_mismatch", 0 0, L_0x24432a0;  1 drivers
v0x248eba0_0 .net "walk_left_dut", 0 0, v0x248d780_0;  1 drivers
v0x248ec40_0 .net "walk_left_ref", 0 0, L_0x249f1f0;  1 drivers
v0x248ed10_0 .net "walk_right_dut", 0 0, v0x248d840_0;  1 drivers
v0x248ede0_0 .net "walk_right_ref", 0 0, L_0x249f4c0;  1 drivers
v0x248eeb0_0 .net "wavedrom_enable", 0 0, v0x248c780_0;  1 drivers
v0x248ef80_0 .net "wavedrom_title", 511 0, v0x248c820_0;  1 drivers
L_0x24a0300 .concat [ 1 1 1 1], L_0x23fd540, L_0x2443da0, L_0x249f4c0, L_0x249f1f0;
L_0x24a03a0 .concat [ 1 1 1 1], L_0x23fd540, L_0x2443da0, L_0x249f4c0, L_0x249f1f0;
L_0x24a0680 .concat [ 1 1 1 1], v0x248d330_0, v0x248cd30_0, v0x248d840_0, v0x248d780_0;
L_0x24a07c0 .concat [ 1 1 1 1], L_0x23fd540, L_0x2443da0, L_0x249f4c0, L_0x249f1f0;
L_0x24a0900 .cmp/eeq 4, L_0x24a0300, L_0x242b1a0;
S_0x243cae0 .scope module, "good1" "reference_module" 3 279, 3 4 0, S_0x2463000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x23d7f50 .param/l "DEAD" 0 3 16, +C4<00000000000000000000000000000110>;
P_0x23d7f90 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x23d7fd0 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x23d8010 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x23d8050 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x23d8090 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x23d80d0 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x2443da0 .functor OR 1, L_0x249f7c0, L_0x249fa70, C4<0>, C4<0>;
L_0x23fd540 .functor OR 1, L_0x249fe70, L_0x24a0060, C4<0>, C4<0>;
v0x2450df0_0 .net *"_ivl_0", 31 0, L_0x248f080;  1 drivers
L_0x7f2e12e340a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2451410_0 .net *"_ivl_11", 28 0, L_0x7f2e12e340a8;  1 drivers
L_0x7f2e12e340f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2442e70_0 .net/2u *"_ivl_12", 31 0, L_0x7f2e12e340f0;  1 drivers
v0x24430b0_0 .net *"_ivl_16", 31 0, L_0x249f680;  1 drivers
L_0x7f2e12e34138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2443310_0 .net *"_ivl_19", 28 0, L_0x7f2e12e34138;  1 drivers
L_0x7f2e12e34180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x24439f0_0 .net/2u *"_ivl_20", 31 0, L_0x7f2e12e34180;  1 drivers
v0x2443eb0_0 .net *"_ivl_22", 0 0, L_0x249f7c0;  1 drivers
v0x2489d90_0 .net *"_ivl_24", 31 0, L_0x249f940;  1 drivers
L_0x7f2e12e341c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2489e70_0 .net *"_ivl_27", 28 0, L_0x7f2e12e341c8;  1 drivers
L_0x7f2e12e34210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x2489f50_0 .net/2u *"_ivl_28", 31 0, L_0x7f2e12e34210;  1 drivers
L_0x7f2e12e34018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x248a030_0 .net *"_ivl_3", 28 0, L_0x7f2e12e34018;  1 drivers
v0x248a110_0 .net *"_ivl_30", 0 0, L_0x249fa70;  1 drivers
v0x248a1d0_0 .net *"_ivl_34", 31 0, L_0x249fcf0;  1 drivers
L_0x7f2e12e34258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x248a2b0_0 .net *"_ivl_37", 28 0, L_0x7f2e12e34258;  1 drivers
L_0x7f2e12e342a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x248a390_0 .net/2u *"_ivl_38", 31 0, L_0x7f2e12e342a0;  1 drivers
L_0x7f2e12e34060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x248a470_0 .net/2u *"_ivl_4", 31 0, L_0x7f2e12e34060;  1 drivers
v0x248a550_0 .net *"_ivl_40", 0 0, L_0x249fe70;  1 drivers
v0x248a610_0 .net *"_ivl_42", 31 0, L_0x249ffc0;  1 drivers
L_0x7f2e12e342e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x248a6f0_0 .net *"_ivl_45", 28 0, L_0x7f2e12e342e8;  1 drivers
L_0x7f2e12e34330 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x248a7d0_0 .net/2u *"_ivl_46", 31 0, L_0x7f2e12e34330;  1 drivers
v0x248a8b0_0 .net *"_ivl_48", 0 0, L_0x24a0060;  1 drivers
v0x248a970_0 .net *"_ivl_8", 31 0, L_0x249f380;  1 drivers
v0x248aa50_0 .net "aaah", 0 0, L_0x2443da0;  alias, 1 drivers
v0x248ab10_0 .net "areset", 0 0, L_0x24438a0;  alias, 1 drivers
v0x248abd0_0 .net "bump_left", 0 0, v0x248c270_0;  alias, 1 drivers
v0x248ac90_0 .net "bump_right", 0 0, v0x248c310_0;  alias, 1 drivers
v0x248ad50_0 .net "clk", 0 0, v0x248e600_0;  1 drivers
v0x248ae10_0 .net "dig", 0 0, v0x248c480_0;  alias, 1 drivers
v0x248aed0_0 .net "digging", 0 0, L_0x23fd540;  alias, 1 drivers
v0x248af90_0 .var "fall_counter", 4 0;
v0x248b070_0 .net "ground", 0 0, v0x248c570_0;  alias, 1 drivers
v0x248b130_0 .var "next", 2 0;
v0x248b210_0 .var "state", 2 0;
v0x248b2f0_0 .net "walk_left", 0 0, L_0x249f1f0;  alias, 1 drivers
v0x248b3b0_0 .net "walk_right", 0 0, L_0x249f4c0;  alias, 1 drivers
E_0x240c860 .event posedge, v0x248ad50_0;
E_0x240b330 .event posedge, v0x248ab10_0, v0x248ad50_0;
E_0x240b580/0 .event anyedge, v0x248b210_0, v0x248b070_0, v0x248ae10_0, v0x248abd0_0;
E_0x240b580/1 .event anyedge, v0x248ac90_0, v0x248af90_0;
E_0x240b580 .event/or E_0x240b580/0, E_0x240b580/1;
L_0x248f080 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e34018;
L_0x249f1f0 .cmp/eq 32, L_0x248f080, L_0x7f2e12e34060;
L_0x249f380 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e340a8;
L_0x249f4c0 .cmp/eq 32, L_0x249f380, L_0x7f2e12e340f0;
L_0x249f680 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e34138;
L_0x249f7c0 .cmp/eq 32, L_0x249f680, L_0x7f2e12e34180;
L_0x249f940 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e341c8;
L_0x249fa70 .cmp/eq 32, L_0x249f940, L_0x7f2e12e34210;
L_0x249fcf0 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e34258;
L_0x249fe70 .cmp/eq 32, L_0x249fcf0, L_0x7f2e12e342a0;
L_0x249ffc0 .concat [ 3 29 0 0], v0x248b210_0, L_0x7f2e12e342e8;
L_0x24a0060 .cmp/eq 32, L_0x249ffc0, L_0x7f2e12e34330;
S_0x248b5b0 .scope module, "stim1" "stimulus_gen" 3 271, 3 63 0, S_0x2463000;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x24438a0 .functor BUFZ 1, v0x248c640_0, C4<0>, C4<0>, C4<0>;
v0x248c1d0_0 .net "areset", 0 0, L_0x24438a0;  alias, 1 drivers
v0x248c270_0 .var "bump_left", 0 0;
v0x248c310_0 .var "bump_right", 0 0;
v0x248c3b0_0 .net "clk", 0 0, v0x248e600_0;  alias, 1 drivers
v0x248c480_0 .var "dig", 0 0;
v0x248c570_0 .var "ground", 0 0;
v0x248c640_0 .var "reset", 0 0;
v0x248c6e0_0 .net "tb_match", 0 0, L_0x24a0900;  alias, 1 drivers
v0x248c780_0 .var "wavedrom_enable", 0 0;
v0x248c820_0 .var "wavedrom_title", 511 0;
E_0x23fd7e0/0 .event negedge, v0x248ad50_0;
E_0x23fd7e0/1 .event posedge, v0x248ad50_0;
E_0x23fd7e0 .event/or E_0x23fd7e0/0, E_0x23fd7e0/1;
S_0x248b7d0 .scope task, "reset_test" "reset_test" 3 78, 3 78 0, S_0x248b5b0;
 .timescale -12 -12;
v0x248ba10_0 .var/2u "arfail", 0 0;
v0x248baf0_0 .var "async", 0 0;
v0x248bbb0_0 .var/2u "datafail", 0 0;
v0x248bc50_0 .var/2u "srfail", 0 0;
E_0x23fd770 .event negedge, v0x248ad50_0;
TD_tb.stim1.reset_test ;
    %wait E_0x240c860;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x23fd770;
    %load/vec4 v0x248c6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x248bbb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %wait E_0x240c860;
    %load/vec4 v0x248c6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x248ba10_0, 0, 1;
    %wait E_0x240c860;
    %load/vec4 v0x248c6e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x248bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %load/vec4 v0x248bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 92 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x248ba10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x248baf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x248bbb0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x248baf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 94 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x248bd10 .scope task, "wavedrom_start" "wavedrom_start" 3 105, 3 105 0, S_0x248b5b0;
 .timescale -12 -12;
v0x248bf10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x248bff0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 108, 3 108 0, S_0x248b5b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x248c9a0 .scope module, "top_module1" "top_module" 3 291, 4 1 0, S_0x2463000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
enum0x23eacc0 .enum4 (3)
   "WALK_LEFT" 3'b000,
   "WALK_RIGHT" 3'b001,
   "FALL_LEFT" 3'b010,
   "FALL_RIGHT" 3'b011,
   "DIG_LEFT" 3'b100,
   "DIG_RIGHT" 3'b101,
   "SPLAT" 3'b110
 ;
v0x248cd30_0 .var "aaah", 0 0;
v0x248ce10_0 .net "areset", 0 0, L_0x24438a0;  alias, 1 drivers
v0x248cf20_0 .net "bump_left", 0 0, v0x248c270_0;  alias, 1 drivers
v0x248d010_0 .net "bump_right", 0 0, v0x248c310_0;  alias, 1 drivers
v0x248d100_0 .net "clk", 0 0, v0x248e600_0;  alias, 1 drivers
v0x248d240_0 .net "dig", 0 0, v0x248c480_0;  alias, 1 drivers
v0x248d330_0 .var "digging", 0 0;
v0x248d3d0_0 .var "fall_count", 4 0;
v0x248d490_0 .net "ground", 0 0, v0x248c570_0;  alias, 1 drivers
v0x248d5c0_0 .var "next_state", 2 0;
v0x248d6a0_0 .var "state", 2 0;
v0x248d780_0 .var "walk_left", 0 0;
v0x248d840_0 .var "walk_right", 0 0;
E_0x2444730 .event anyedge, v0x248d6a0_0;
E_0x2446000/0 .event anyedge, v0x248d6a0_0, v0x248b070_0, v0x248ae10_0, v0x248abd0_0;
E_0x2446000/1 .event anyedge, v0x248ac90_0, v0x248d3d0_0;
E_0x2446000 .event/or E_0x2446000/0, E_0x2446000/1;
S_0x248daa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 305, 3 305 0, S_0x2463000;
 .timescale -12 -12;
E_0x23e89f0 .event anyedge, v0x248e9c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x248e9c0_0;
    %nor/r;
    %assign/vec4 v0x248e9c0_0, 0;
    %wait E_0x23e89f0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x248b5b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %vpi_func 3 144 "$random" 32 {0 0 0};
    %vpi_func 3 144 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248c270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c480_0, 0;
    %vpi_func 3 145 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x248c570_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 5, 0, 32;
T_4.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.13, 5;
    %jmp/1 T_4.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.12;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 21, 0, 32;
T_4.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.15, 5;
    %jmp/1 T_4.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.14;
T_4.15 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.17, 5;
    %jmp/1 T_4.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %vpi_func 3 159 "$random" 32 {0 0 0};
    %vpi_func 3 159 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248c270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c480_0, 0;
    %vpi_func 3 160 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x248c570_0, 0;
    %jmp T_4.16;
T_4.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 24, 0, 32;
T_4.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.19, 5;
    %jmp/1 T_4.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.18;
T_4.19 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.21, 5;
    %jmp/1 T_4.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.20;
T_4.21 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x248bff0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 35, 0, 32;
T_4.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.23, 5;
    %jmp/1 T_4.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.22;
T_4.23 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.25, 5;
    %jmp/1 T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.24;
T_4.25 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
T_4.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.27, 5;
    %jmp/1 T_4.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %vpi_func 3 186 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248c270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c480_0, 0;
    %vpi_func 3 187 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x248c570_0, 0;
    %jmp T_4.26;
T_4.27 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 67, 0, 32;
T_4.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.29, 5;
    %jmp/1 T_4.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %jmp T_4.28;
T_4.29 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %pushi/vec4 20, 0, 32;
T_4.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.31, 5;
    %jmp/1 T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x240c860;
    %vpi_func 3 199 "$random" 32 {0 0 0};
    %vpi_func 3 199 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248c270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c480_0, 0;
    %vpi_func 3 200 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x248c570_0, 0;
    %jmp T_4.30;
T_4.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x248c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c270_0, 0;
    %wait E_0x240c860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x248c640_0, 0;
    %pushi/vec4 400, 0, 32;
T_4.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.33, 5;
    %jmp/1 T_4.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23fd7e0;
    %vpi_func 3 210 "$random" 32 {0 0 0};
    %vpi_func 3 210 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x248c270_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x248c310_0, 0;
    %assign/vec4 v0x248c480_0, 0;
    %vpi_func 3 211 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x248c570_0, 0;
    %vpi_func 3 212 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x248c640_0, 0;
    %jmp T_4.32;
T_4.33 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 215 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x243cae0;
T_5 ;
Ewait_0 .event/or E_0x240b580, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x248b210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x248b070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x248ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x248abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
T_5.13 ;
T_5.11 ;
T_5.9 ;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x248b070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x248ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v0x248ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
T_5.19 ;
T_5.17 ;
T_5.15 ;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x248b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.20, 8;
    %load/vec4 v0x248af90_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.22, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.23, 9;
T_5.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.23, 9;
 ; End of false expr.
    %blend;
T_5.23;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %pad/s 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x248b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.24, 8;
    %load/vec4 v0x248af90_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 9, 5;
    %jmp/0 T_5.26, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_5.27, 9;
T_5.26 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.27, 9;
 ; End of false expr.
    %blend;
T_5.27;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %pad/s 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x248b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %pad/s 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x248b070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.30, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %pad/s 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x248b130_0, 0, 3;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x243cae0;
T_6 ;
    %wait E_0x240b330;
    %load/vec4 v0x248ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x248b210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x248b130_0;
    %assign/vec4 v0x248b210_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x243cae0;
T_7 ;
    %wait E_0x240c860;
    %load/vec4 v0x248b210_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x248b210_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x248af90_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %jmp/0xz  T_7.3, 5;
    %load/vec4 v0x248af90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x248af90_0, 0;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x248af90_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x248c9a0;
T_8 ;
    %wait E_0x2446000;
    %load/vec4 v0x248d6a0_0;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %load/vec4 v0x248d6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x248d490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x248d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x248cf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.13 ;
T_8.12 ;
T_8.10 ;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x248d490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x248d240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x248d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.19, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.19 ;
T_8.18 ;
T_8.16 ;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x248d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %load/vec4 v0x248d3d0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.23, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.24 ;
T_8.21 ;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x248d490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %load/vec4 v0x248d3d0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.27, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.28 ;
T_8.25 ;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x248d490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.29 ;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x248d490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x248d5c0_0, 0, 3;
T_8.31 ;
    %jmp T_8.8;
T_8.6 ;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x248c9a0;
T_9 ;
    %wait E_0x240b330;
    %load/vec4 v0x248ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x248d6a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x248d3d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x248d5c0_0;
    %assign/vec4 v0x248d6a0_0, 0;
    %load/vec4 v0x248d5c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/1 T_9.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x248d5c0_0;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
T_9.4;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x248d6a0_0;
    %load/vec4 v0x248d5c0_0;
    %cmp/e;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v0x248d3d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x248d3d0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x248d3d0_0, 0;
T_9.6 ;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x248d3d0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x248c9a0;
T_10 ;
    %wait E_0x2444730;
    %load/vec4 v0x248d6a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x248d780_0, 0, 1;
    %load/vec4 v0x248d6a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x248d840_0, 0, 1;
    %load/vec4 v0x248d6a0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_10.0, 4;
    %load/vec4 v0x248d6a0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.0;
    %store/vec4 v0x248cd30_0, 0, 1;
    %load/vec4 v0x248d6a0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_10.1, 4;
    %load/vec4 v0x248d6a0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.1;
    %store/vec4 v0x248d330_0, 0, 1;
    %load/vec4 v0x248d6a0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248d780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248d840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248cd30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248d330_0, 0, 1;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x2463000;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248e600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248e9c0_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x2463000;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x248e600_0;
    %inv;
    %store/vec4 v0x248e600_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x2463000;
T_13 ;
    %vpi_call/w 3 263 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 264 "$dumpvars", 32'sb00000000000000000000000000000001, v0x248c3b0_0, v0x248eb00_0, v0x248e600_0, v0x248e390_0, v0x248e4c0_0, v0x248e560_0, v0x248e880_0, v0x248e6a0_0, v0x248ec40_0, v0x248eba0_0, v0x248ede0_0, v0x248ed10_0, v0x248e2f0_0, v0x248e250_0, v0x248e7e0_0, v0x248e740_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x2463000;
T_14 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 314 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 315 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 316 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 317 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 318 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 319 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 320 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 321 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_14.7 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 323 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 324 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x248e920_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 325 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x2463000;
T_15 ;
    %wait E_0x23fd7e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248e920_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
    %load/vec4 v0x248ea60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 336 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x248e920_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x248ec40_0;
    %load/vec4 v0x248ec40_0;
    %load/vec4 v0x248eba0_0;
    %xor;
    %load/vec4 v0x248ec40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 340 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x248ede0_0;
    %load/vec4 v0x248ede0_0;
    %load/vec4 v0x248ed10_0;
    %xor;
    %load/vec4 v0x248ede0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 343 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.8 ;
    %load/vec4 v0x248e2f0_0;
    %load/vec4 v0x248e2f0_0;
    %load/vec4 v0x248e250_0;
    %xor;
    %load/vec4 v0x248e2f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 346 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.14 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.12 ;
    %load/vec4 v0x248e7e0_0;
    %load/vec4 v0x248e7e0_0;
    %load/vec4 v0x248e740_0;
    %xor;
    %load/vec4 v0x248e7e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.16, 6;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_func 3 349 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.18 ;
    %load/vec4 v0x248e920_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x248e920_0, 4, 32;
T_15.16 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings4/lemmings4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/lemmings4/iter0/response0/top_module.sv";
