Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : fsm
Version: K-2015.06-SP1
Date   : Thu Oct  3 14:26:09 2019
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: R1 (input port clocked by clock)
  Endpoint: current_state_reg
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.6580     0.6580 r
  R1 (in)                                0.0061     0.6641 r
  U3/Z (XOR2_X2)                         0.0134     0.6774 f
  current_state_reg/D (DFFR_X2)          0.0000     0.6774 f
  data arrival time                                 0.6774

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  current_state_reg/CK (DFFR_X2)         0.0000     0.0500 r
  library hold time                      0.0023     0.0523
  data required time                                0.0523
  -----------------------------------------------------------
  data required time                                0.0523
  data arrival time                                -0.6774
  -----------------------------------------------------------
  slack (MET)                                       0.6251


1
