* # FILE NAME: /NFS/STAK/STUDENTS/G/GOYNESE/CADENCE/SIMULATION/DECODERNEW/      
* HSPICES/SCHEMATIC/NETLIST/DECODERNEW.C.RAW
* NETLIST OUTPUT FOR HSPICES.
* GENERATED ON MAR 17 17:10:58 2014
   
* GLOBAL NET DEFINITIONS
.GLOBAL VDD! 
* FILE NAME: ECE471_DECODERNEW_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: DECODERNEW.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 17:10:58 2014.
   
XI35 S3 NS3 INVERTER2_G1 
XI34 S2 NS2 INVERTER2_G1 
XI33 S1 NS1 INVERTER2_G1 
XI32 S0 NS0 INVERTER2_G1 
XI31 S0 S1 S2 S3 15 AND4_1 
XI30 NS0 S1 S2 S3 14 AND4_1 
XI29 S0 NS1 S2 S3 13 AND4_1 
XI28 NS0 NS1 S2 S3 12 AND4_1 
XI20 NS0 NS1 S2 NS3 5 AND4_1 
XI19 S0 S1 NS2 NS3 3 AND4_1 
XI18 NS0 S1 NS2 NS3 2 AND4_1 
XI17 S0 NS1 NS2 NS3 1 AND4_1 
XI16 NS0 NS1 NS2 NS3 16 AND4_1 
XI21 S0 NS1 S2 NS3 4 AND4_1 
XI22 NS0 S1 S2 NS3 7 AND4_1 
XI27 S0 S1 NS2 S3 11 AND4_1 
XI26 NS0 S1 NS2 S3 10 AND4_1 
XI25 S0 NS1 NS2 S3 9 AND4_1 
XI24 NS0 NS1 NS2 S3 8 AND4_1 
XI23 S0 S1 S2 NS3 6 AND4_1 
   
* FILE NAME: NCSU_DIGITAL_PARTS_AND4_CMOS_SCH.S.
* SUBCIRCUIT FOR CELL: AND4.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 17:10:58 2014.
   
* TERMINAL MAPPING: A = A
*                   B = B
*                   C = C
*                   D = D
*                   Y = Y
.SUBCKT AND4_1 A B C D Y 
M7 NET37 NET47 VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M6 Y NET44 NET37 VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M1 NET44 C VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M0 NET44 D VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M9 NET47 A VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M8 NET47 B VDD! VDD!  TSMC25DP  L=(240E-9) W=(3.84E-6) AD=+2.30400000E-12 
+AS=+2.30400000E-12 PD=+8.88000000E-06 PS=+8.88000000E-06 OFF 
M5 Y NET44 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M4 Y NET47 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M11 NET68 B 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M10 NET47 A NET68 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M2 NET44 C NET59 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
M3 NET59 D 0 0  TSMC25DN  L=(240E-9) W=(1.92E-6) AD=+1.15200000E-12 
+AS=+1.15200000E-12 PD=+5.04000000E-06 PS=+5.04000000E-06 OFF 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS AND4_1 
   
   
   
* FILE NAME: ECE471_INVERTER2_SCHEMATIC.S.
* SUBCIRCUIT FOR CELL: INVERTER2.
* GENERATED FOR: HSPICES.
* GENERATED ON MAR 17 17:10:58 2014.
   
* TERMINAL MAPPING: IN = IN
*                   OUT = OUT
.SUBCKT INVERTER2_G1 IN OUT 
MN0 OUT IN 0 0  TSMC25DN  L=240E-9 W=2.4E-6 AD=1.44E-12 AS=1.44E-12 PD=6E-6 
+PS=6E-6 M=1 
MP0 OUT IN VDD! VDD!  TSMC25DP  L=240E-9 W=4.8E-6 AD=2.88E-12 AS=2.88E-12 
+PD=10.8E-6 PS=10.8E-6 M=1 
   
   
   
* END OF SUBCIRCUIT DEFINITION.
.ENDS INVERTER2_G1 
   
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 
   
* INCLUDE FILES
   
   
   
   
   
   
* END OF NETLIST
.TEMP    25.0000    
.OP
.save
.OPTION  INGOLD=2 ARTIST=2 PSF=2
+        PROBE=0
.END
