
---------- Begin Simulation Statistics ----------
simSeconds                                   0.324130                       # Number of seconds simulated (Second)
simTicks                                 324130293000                       # Number of ticks simulated (Tick)
finalTick                                324130293000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  29925.34                       # Real time elapsed on the host (Second)
hostTickRate                                 10831300                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     929464                       # Number of bytes of host memory used (Byte)
simInsts                                   2563287919                       # Number of instructions simulated (Count)
simOps                                     4023526801                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    85656                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     134452                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       240787846                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.208789                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.827274                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      452829421                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 9194721                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     434847058                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                372034                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           118580210                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        134894908                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            3194099                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          240606566                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.807295                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.129741                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 99800932     41.48%     41.48% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 39953736     16.61%     58.08% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 28912705     12.02%     70.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 18222150      7.57%     77.67% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 17452436      7.25%     84.93% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 16137766      6.71%     91.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 11756124      4.89%     96.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  5599592      2.33%     98.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2771125      1.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            240606566                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1874520     13.21%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   115      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     6      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   10      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               4202009     29.61%     42.82% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              4895399     34.49%     77.31% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1468007     10.34%     87.65% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         1752055     12.35%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     14094557      3.24%      3.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    275804797     63.43%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      2000177      0.46%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv          101      0.00%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2130846      0.49%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           28      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1136      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            6      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          518      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      2131569      0.49%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd           19      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            9      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           12      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     79554275     18.29%     86.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     45405623     10.44%     96.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6120653      1.41%     98.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7602730      1.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     434847058                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.805934                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           14192122                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.032637                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1083166769                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              553122456                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      410346796                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 41698069                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                29417498                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        16944457                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  412671290                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    22273333                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                      92496690                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes                611450236                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        2.54                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.61                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.38                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                  2457996                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1550                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         181280                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   407472741                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      93703513                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     56778039                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     46663381                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     21859564                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     10665681     21.97%     21.97% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     11663714     24.03%     46.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          511      0.00%     46.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     23611138     48.64%     94.65% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      2597798      5.35%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1036      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      48539878                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return      2663631     16.16%     16.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      3661951     22.22%     38.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          219      0.00%     38.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      8995256     54.57%     92.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond      1161716      7.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          733      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     16483506                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            7      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          730      0.26%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          130      0.05%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       274585     99.51%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          333      0.12%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          163      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       275948                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return      8002050     24.96%     24.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect      8001763     24.96%     49.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          292      0.00%     49.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     14615876     45.59%     95.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1436082      4.48%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          303      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     32056366                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          505      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          126      0.05%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       274337     99.66%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          182      0.07%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          127      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       275277                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond       273696    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total       273696                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          505     31.94%     31.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          126      7.97%     39.91% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          641     40.54%     80.46% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          182     11.51%     91.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     91.97% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          127      8.03%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1581                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     13028829     26.84%     26.84% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     24844892     51.18%     78.03% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     10665681     21.97%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          476      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     48539878                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       142336     51.58%     51.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       133570     48.41%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            7      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           22      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       275935                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         23611138                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     10586276                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           275948                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1318                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups            48539878                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              142072                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               27361766                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.563697                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1804                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1547                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               476                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1071                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     10665681     21.97%     21.97% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     11663714     24.03%     46.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          511      0.00%     46.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     23611138     48.64%     94.65% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      2597798      5.35%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1036      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     48539878                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     10665681     50.36%     50.36% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1000      0.00%     50.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          511      0.00%     50.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     10509404     49.62%     99.99% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          480      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1036      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     21178112                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          730      0.51%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       141009     99.25%     99.77% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          333      0.23%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       142072                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          730      0.51%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       141009     99.25%     99.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          333      0.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       142072                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1547                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          476                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1071                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          293                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1840                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            14327856                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              14327851                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes           6325801                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used               8002050                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct            8002050                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      118033782                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        6000622                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           274926                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    225277362                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.524538                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.634569                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      140979872     62.58%     62.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       27672962     12.28%     74.86% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        5332546      2.37%     77.23% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13586016      6.03%     83.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3116468      1.38%     84.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2368378      1.05%     85.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        5332364      2.37%     88.06% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        7064185      3.14%     91.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       19824571      8.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    225277362                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    4000414                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls              8002055                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      8002546      2.33%      2.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    219846314     64.01%     66.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      2000168      0.58%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           77      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           26      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1006      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          464      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     69322702     20.18%     88.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     37263275     10.85%     99.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    343443911                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     19824571                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           199197575                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             343443911                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     199197575                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       343443911                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.208789                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.827274                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         109589182                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           8009880                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        328134657                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        69823712                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       39765470                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      8002546      2.33%      2.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    219846314     64.01%     66.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      2000168      0.58%     66.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           77      0.00%     66.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           26      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1006      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          464      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     69322702     20.18%     88.28% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     37263275     10.85%     99.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    343443911                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     32056366                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     24053721                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      8002645                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     14615876                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     17440490                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      8002055                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      8002050                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     86878384                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         86878384                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     86878390                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        86878390                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1617877                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1617877                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1617886                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1617886                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 117898984051                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 117898984051                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 117898984051                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 117898984051                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     88496261                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     88496261                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     88496276                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     88496276                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.018282                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.018282                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.018282                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.018282                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 72872.649807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 72872.649807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 72872.244429                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 72872.244429                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         3605                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets      3224369                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           61                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets        61905                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     59.098361                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    52.085760                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       313385                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           313385                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1179534                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1179534                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1179534                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1179534                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       438343                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       438343                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       438345                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       438345                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  35932439551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  35932439551                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  35932632551                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  35932632551                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.004953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.004953                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.004953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.004953                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 81973.339488                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 81973.339488                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 81973.405767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 81973.405767                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                437520                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data      2000182                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total      2000182                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           25                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           25                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       949500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       949500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data      2000207                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total      2000207                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000012                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000012                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data        37980                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total        37980                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           24                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           24                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data   7502615500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   7502615500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000012                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000012                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 312608979.166667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 312608979.166667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data      2000207                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total      2000207                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data      2000207                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total      2000207                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     49676095                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       49676095                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      1304894                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1304894                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  92240903500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  92240903500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     50980989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     50980989                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.025596                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.025596                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 70688.426416                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 70688.426416                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1179533                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1179533                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       125361                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       125361                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  10587342000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  10587342000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.002459                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.002459                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 84454.830450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 84454.830450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     37202289                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      37202289                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       312983                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       312983                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  25658080551                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  25658080551                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     37515272                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     37515272                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.008343                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.008343                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 81979.150788                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 81979.150788                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       312982                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       312982                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  25345097551                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  25345097551                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.008343                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.008343                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 80979.409522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 80979.409522                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          409.080854                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            91317152                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            438346                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            208.322083                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   409.080854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.798986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.798986                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           52                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          460                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         370425106                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        370425106                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                33080831                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            134268109                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 59069861                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             12660698                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1527067                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            24250920                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1084                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             492664947                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5332                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts          432389062                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        40041731                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       85546604                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      52924873                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.795726                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     118853152                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    107885732                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      11870106                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      9341465                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    463875435                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    291824210                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        138471477                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    216612129                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          35511049                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    189817043                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                3056260                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          259                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 49000401                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              1118064                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         240606566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.191456                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.136715                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               149788940     62.25%     62.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 3058901      1.27%     63.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3531490      1.47%     64.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                14756680      6.13%     71.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 8797753      3.66%     74.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 7714756      3.21%     77.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 9012497      3.75%     81.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 6517420      2.71%     84.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                37428129     15.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           240606566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            289418563                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.201965                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          48539878                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.201588                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     49260871                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst     48997263                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         48997263                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     48997263                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        48997263                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3137                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3137                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3137                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3137                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    219402499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    219402499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    219402499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    219402499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     49000400                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     49000400                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     49000400                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     49000400                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 69940.229200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 69940.229200                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 69940.229200                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 69940.229200                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          861                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     71.750000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2362                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2362                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          518                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          518                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          518                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          518                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2619                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2619                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2619                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2619                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    186514999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    186514999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    186514999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    186514999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 71216.112638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 71216.112638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 71216.112638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 71216.112638                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2362                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     48997263                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       48997263                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3137                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3137                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    219402499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    219402499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     49000400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     49000400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 69940.229200                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 69940.229200                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          518                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          518                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2619                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2619                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    186514999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    186514999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 71216.112638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 71216.112638                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.990050                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            48999881                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2618                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          18716.532086                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.990050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          123                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          112                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           20                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          98003418                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         98003418                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1527067                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  34520830                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 8019623                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             462024142                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 206                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                93703513                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               56778039                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              3064909                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    62653                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 6053240                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents       1935630                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        133677                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       141640                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              275317                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               430153448                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              427291253                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                281342168                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                416317485                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.774555                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.675788                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                   31574481                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               23879801                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                1465                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation            1935630                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              17012569                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 61961                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          69823712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.010333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.261626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              69761002     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  20      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                 307      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  12      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                   7      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                  11      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   9      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   3      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  25      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   5      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 4      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 6      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                14      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                12      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             48099      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               640      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               106      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              6073      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               156      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4353      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               174      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               130      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                98      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                76      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                74      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               166      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                84      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                49      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1846      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            69823712                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        150481552                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses               84927290                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               52924881                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2176                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     6942                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               49000445                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      310                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 203736371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::2e+11-2.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value 203736371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 203736371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 120393922000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 203736371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1527067                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                39086112                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52687115                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1468                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 65287684                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             82017120                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             480980778                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                 1283                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              29328585                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               7456944                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              43554362                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          680740212                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1475662386                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               530878046                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 13148027                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            489968641                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               190771542                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     47                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 48                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 76309893                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned              239226960                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                 5507243                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                       663653951                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      938284685                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               199197575                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 343443911                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   76                       # Number of system calls (Count)
system.cpu1.numCycles                       364526955                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.645356                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.549532                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                     1005176139                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     385                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                     990752080                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                115656                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined           125468040                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined         67434072                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          364510992                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.718031                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.076272                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 91336308     25.06%     25.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 25543465      7.01%     32.06% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 34881482      9.57%     41.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                 79154223     21.72%     63.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                 59755601     16.39%     79.74% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                 39845251     10.93%     90.67% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                 21137438      5.80%     96.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  9948097      2.73%     99.20% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  2909127      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            364510992                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 840426     15.03%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     15.03% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead               1547762     27.68%     42.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              2141092     38.29%     81.01% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           608348     10.88%     91.89% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          453603      8.11%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass     31287052      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu    575074384     58.04%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          136      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            4      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          135      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead    232209817     23.44%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite    145943756     14.73%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3241232      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2995564      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total     990752080                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.717912                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            5591231                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.005643                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads              2338084308                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites             1121734425                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses      975920115                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 13637726                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 8910281                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         5634797                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                  957757103                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     7299156                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                     234714844                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes               1614794021                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                        4.43                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                      0.64                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                  5941888                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            155                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          15963                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   283733631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads     239074694                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores    153084075                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     60815840                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     23533619                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return     31969339     36.28%     36.28% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect     31666269     35.94%     72.21% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           24      0.00%     72.21% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond     19802049     22.47%     94.69% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond      4162832      4.72%     99.41% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond       519486      0.59%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total      88119999                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return      5656996     41.39%     41.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect      5353929     39.18%     80.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect           18      0.00%     80.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond      1216301      8.90%     89.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond      1419447     10.39%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond        19484      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total     13666175                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect          103      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            6      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond      2680853     93.62%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           46      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond       182065      6.36%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total      2863593                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return     26312343     35.34%     35.34% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect     26312340     35.34%     70.68% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            6      0.00%     70.68% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond     18585737     24.96%     95.64% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond      2743385      3.68%     99.33% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total     74453813                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           54      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond      2663622     93.58%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           26      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond       182056      6.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total      2846284                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond      2663521    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total      2663521                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect           54      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond          101      0.06%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond           26      0.01%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182056     99.61%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total       182763                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      9459267     10.73%     10.73% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB     46177801     52.40%     63.14% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS     31969336     36.28%     99.42% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect       513595      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total     88119999                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch      1485171     51.86%     51.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return      1195990     41.77%     93.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect          520      0.02%     93.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect       181910      6.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total      2863591                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted         19802049                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken     10349924                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect          2863593                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           195                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups            88119999                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates             1485011                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits               54228334                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.615392                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            272                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups         519510                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits            513595                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            5915                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return     31969339     36.28%     36.28% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect     31666269     35.94%     72.21% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           24      0.00%     72.21% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond     19802049     22.47%     94.69% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond      4162832      4.72%     99.41% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond       519486      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total     88119999                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return     31969339     94.33%     94.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          168      0.00%     94.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           24      0.00%     94.33% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      1402560      4.14%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           88      0.00%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond       519486      1.53%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total     33891665                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect          103      0.01%      0.01% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond      1484862     99.99%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           46      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total      1485011                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect          103      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond      1484862     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           46      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total      1485011                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups       519510                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits       513595                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses         5915                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords       182071                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords       701581                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes            37323289                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops              37323286                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes          11010943                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used              26312343                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct           26311823                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts      125456006                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts          2863635                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    347864921                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.528879                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.040759                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      142157618     40.87%     40.87% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       55271097     15.89%     56.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       19355117      5.56%     62.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3       34776234     10.00%     72.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4       11269397      3.24%     75.56% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5        3551051      1.02%     76.58% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6        5494335      1.58%     78.16% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7       22321008      6.42%     84.57% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8       53669064     15.43%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    347864921                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         96                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls             26312346                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass     26562348      3.02%      3.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu    513513549     58.37%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead    208580106     23.71%     85.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite    127573321     14.50%     99.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total    879708454                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples     53669064                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts           564846041                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps             879708454                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP     564846041                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP       879708454                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.645356                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.549532                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs         339632291                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts        850030842                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts       210319408                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts      129312883                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass     26562348      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu    513513549     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead    208580106     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite    127573321     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total    879708454                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl     74453814                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl     47641463                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl     26812351                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl     18585738                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl     55868076                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall     26312346                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn     26312343                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data    233971949                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total        233971949                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data    233977803                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total       233977803                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       679721                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         679721                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       736946                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        736946                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  56007840832                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  56007840832                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  56007840832                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  56007840832                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data    234651670                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total    234651670                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data    234714749                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total    234714749                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.002897                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.002897                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.003140                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.003140                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 82398.279341                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 82398.279341                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 75999.925140                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 75999.925140                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        29456                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets      1042562                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          708                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets        15264                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     41.604520                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    68.302018                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       238091                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           238091                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       349213                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       349213                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       349213                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       349213                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       330508                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       330508                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       387732                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       387732                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  28414589332                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  28414589332                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  33959328832                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  33959328832                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.001409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.001409                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.001652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.001652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 85972.470657                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 85972.470657                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 87584.539919                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 87584.539919                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                387121                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       304000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       304000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.729167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.729167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data  8685.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total  8685.714286                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       780000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       780000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.729167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.729167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 22285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 22285.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data    104883779                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total      104883779                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       482558                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       482558                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  38617968500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  38617968500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data    105366337                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total    105366337                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.004580                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.004580                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 80027.620514                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 80027.620514                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       349211                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       349211                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       133347                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       133347                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  11222045000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  11222045000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.001266                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.001266                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 84156.711437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 84156.711437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data         5854                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total         5854                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        57225                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        57225                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data        63079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total        63079                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.907196                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.907196                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        57224                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        57224                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   5544739500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   5544739500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.907180                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.907180                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 96895.349853                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 96895.349853                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data    129088170                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total     129088170                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       197163                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       197163                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  17389872332                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  17389872332                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data    129285333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total    129285333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.001525                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.001525                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 88200.485547                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 88200.485547                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       197161                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       197161                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  17192544332                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  17192544332                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001525                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001525                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 87200.533229                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 87200.533229                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          309.986722                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs           234365638                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            387731                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            604.454217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        79782269500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   309.986722                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.605443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.605443                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           37                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         939247111                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        939247111                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles               100061552                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             94472284                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                152817170                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             14233730                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles               2926256                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            44441169                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  156                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts            1038726078                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  806                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts          984810187                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches        81583149                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts      234757327                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts     146667572                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.701611                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads     158442059                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites    153307120                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       2994174                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      2653153                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads   1133391096                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites    697423528                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs        381424899                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads    516747667                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches          78660732                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    239608304                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                5852810                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 200                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1250                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                121285314                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes              2082136                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         364510992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.906114                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.283791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               181737814     49.86%     49.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                 7005810      1.92%     51.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                 4354351      1.19%     52.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                29785667      8.17%     61.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                15012349      4.12%     65.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                15261814      4.19%     69.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                31218021      8.56%     78.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                10509015      2.88%     80.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                69626151     19.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           364510992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts            682859836                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.873277                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches          88119999                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.241738                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles    121974833                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst    121284832                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total        121284832                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst    121284832                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total       121284832                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          482                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            482                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          482                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           482                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     22333500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     22333500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     22333500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     22333500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst    121285314                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total    121285314                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst    121285314                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total    121285314                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 46335.062241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 46335.062241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 46335.062241                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 46335.062241                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          171                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              171                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          401                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          401                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          401                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          401                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     18747000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     18747000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     18747000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     18747000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 46750.623441                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 46750.623441                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 46750.623441                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 46750.623441                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   171                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst    121284832                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total      121284832                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          482                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          482                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     22333500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     22333500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst    121285314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total    121285314                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 46335.062241                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 46335.062241                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          401                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          401                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     18747000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     18747000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 46750.623441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 46750.623441                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          163.097807                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs           121285233                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               401                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          302456.940150                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        79782195000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   163.097807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.637101                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.637101                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          230                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          224                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.898438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses         242571029                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses        242571029                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                  2926256                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                  13768602                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                13770134                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts            1005176524                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1968                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts               239074694                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts              153084075                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  133                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                      498                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                13747130                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           146                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect       1378526                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect      1540595                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts             2919121                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit               983172535                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount              981554912                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                631711896                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                955552014                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.692681                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.661096                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                  129137955                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads               28755283                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses              110408                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                146                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores              23771192                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 15831                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples         210256928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             2.685355                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            5.006141                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9             210083550     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                2474      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               34580      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                7819      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 294      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 190      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 595      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                 216      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 627      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 426      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               279      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               614      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               631      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               674      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             42551      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              6389      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              5672      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             18767      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              1943      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2322      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             29160      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              2997      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              1341      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               949      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               892      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               984      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               957      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               823      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               747      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               765      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            6700      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total           210256928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.addedLoadsAndStores        392158769                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses              234659246                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses              146723884                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1752                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     1686                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses              121285519                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      287                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  62084635500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  62084635500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  62084635500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 262045657500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  62084635500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles               2926256                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles               107119995                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               27785075                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                159769766                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             66909900                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts            1028093620                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 1378                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1171587                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents              14155517                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              49283682                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands         1153980175                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                 2968798827                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups              1190576640                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3156217                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps           1004448617                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps               149531462                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 71259766                       # count of insts added to the skid buffer (Count)
system.cpu1.rename.intReturned              624319759                       # count of registers freed and written back to integer free list (Count)
system.cpu1.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu1.rob.reads                      1298547544                       # The number of ROB reads (Count)
system.cpu1.rob.writes                     2026982254                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts               564846041                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                 879708454                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       364779636                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.645796                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.548477                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                     1005312199                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     429                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     990887386                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                116521                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           125594065                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined         67473935                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                269                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          364768768                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.716481                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.076630                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 91571776     25.10%     25.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 25515647      7.00%     32.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 34879762      9.56%     41.66% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 79188843     21.71%     63.37% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 59774550     16.39%     79.76% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                 39844961     10.92%     90.68% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                 21140806      5.80%     96.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  9941539      2.73%     99.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2910884      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            364768768                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 837892     14.99%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     14.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               1546383     27.67%     42.66% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              2141600     38.32%     80.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           609429     10.91%     91.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          453223      8.11%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass     31291789      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    575147018     58.04%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          145      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           26      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            4      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          194      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead    232242949     23.44%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite    145963004     14.73%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      3246947      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      2995310      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     990887386                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.716400                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            5588527                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.005640                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              2338598157                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites             1121992552                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      976046937                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 13650426                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 8914271                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         5633505                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  957878701                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     7305423                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numRecvResp                     234745146                       # Number of received responses (Count)
system.cpu2.numRecvRespBytes               1614954036                       # Number of received response bytes (Byte)
system.cpu2.recvRespAvgBW                        4.43                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu2.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu2.recvRespAvgRate                      0.64                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu2.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu2.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu2.numSquashedInsts                  5942985                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            126                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          10868                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                   283480950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     239107676                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores    153107695                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     60740651                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     23521547                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return     31973997     36.28%     36.28% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect     31670861     35.94%     72.22% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           26      0.00%     72.22% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     19802953     22.47%     94.68% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      4164973      4.73%     99.41% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       519349      0.59%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      88132159                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      5660917     41.39%     41.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      5357784     39.17%     80.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           20      0.00%     80.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond      1219336      8.91%     89.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond      1421223     10.39%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        19347      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     13678627                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect          101      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      2682520     93.62%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           48      0.00%     93.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.65% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond       182065      6.35%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      2865261                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return     26313080     35.34%     35.34% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect     26313077     35.34%     70.68% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            6      0.00%     70.68% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     18583606     24.96%     95.64% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      2743750      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     74453521                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           53      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      2665437     93.59%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           25      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond       182056      6.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      2848097                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectCond      2665338    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::total      2665338                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallDirect           53      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectCond           99      0.05%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectUncond           25      0.01%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182056     99.62%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::total       182759                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      9459449     10.73%     10.73% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     46185091     52.40%     63.14% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS     31973994     36.28%     99.42% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       513625      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     88132159                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch      1486030     51.86%     51.86% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return      1196802     41.77%     93.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect          520      0.02%     93.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect       181907      6.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      2865259                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         19802953                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken     10350539                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          2865261                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           197                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.BTBLookups            88132159                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates             1485866                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               54237168                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.615407                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            272                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         519375                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            513625                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            5750                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return     31973997     36.28%     36.28% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect     31670861     35.94%     72.22% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           26      0.00%     72.22% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     19802953     22.47%     94.68% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      4164973      4.73%     99.41% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       519349      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     88132159                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return     31973997     94.33%     94.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          162      0.00%     94.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           26      0.00%     94.33% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1401359      4.13%     98.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           98      0.00%     98.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       519349      1.53%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total     33894991                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect          101      0.01%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond      1485717     99.99%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           48      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total      1485866                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect          101      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond      1485717     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           48      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total      1485866                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       519375                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       513625                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses         5750                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords       182072                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       701447                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes            37331804                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops              37331801                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes          11018721                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used              26313080                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct           26312560                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts      125578534                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          2865528                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    348107498                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.527146                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     3.040408                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      142391147     40.90%     40.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       55278062     15.88%     56.78% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       19357623      5.56%     62.34% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3       34773616      9.99%     72.33% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4       11273514      3.24%     75.57% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        3549719      1.02%     76.59% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        5494481      1.58%     78.17% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7       22319848      6.41%     84.58% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       53669488     15.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    348107498                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        106                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls             26313083                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass     26563084      3.02%      3.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    513514709     58.37%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead    208585336     23.71%     85.10% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite    127576274     14.50%     99.60% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    879718533                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     53669488                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts           564852938                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             879718533                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     564852938                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       879718533                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.645796                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.548477                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs         339640474                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        850041624                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts       210324638                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts      129315836                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass     26563084      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    513514709     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead    208585336     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite    127576274     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    879718533                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     74453522                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     47640434                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl     26813088                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     18583607                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     55869915                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall     26313083                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn     26313080                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data    234001906                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total        234001906                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data    234007774                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total       234007774                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       680046                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         680046                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       737267                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        737267                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  57161525276                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  57161525276                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  57161525276                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  57161525276                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data    234681952                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total    234681952                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data    234745041                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total    234745041                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.002898                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.002898                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.003141                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.003141                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 84055.380483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 84055.380483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 77531.647661                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 77531.647661                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs        38116                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets      1114931                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         1082                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets        15348                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     35.227357                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    72.643406                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       239110                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           239110                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       349630                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       349630                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       349630                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       349630                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       330416                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       330416                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       387636                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       387636                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  28510022276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  28510022276                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  33873470776                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  33873470776                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.001408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.001408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.001651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.001651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 86285.235207                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 86285.235207                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 87384.739230                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 87384.739230                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                387010                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data           15                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           38                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           38                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data       483000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total       483000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           53                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           53                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.716981                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.716981                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 12710.526316                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 12710.526316                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      1191500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      1191500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.716981                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.716981                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 31355.263158                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 31355.263158                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           53                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           53                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           53                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           53                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data    104910780                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total      104910780                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       482891                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       482891                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  39935224500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  39935224500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data    105393671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total    105393671                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.004582                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.004582                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 82700.287435                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 82700.287435                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       349627                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       349627                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       133264                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       133264                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  11481022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  11481022000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.001264                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.001264                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 86152.464281                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 86152.464281                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data         5868                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total         5868                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        57221                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        57221                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        63089                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        63089                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.906989                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.906989                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        57220                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        57220                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   5363448500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   5363448500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.906973                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.906973                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 93733.808109                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 93733.808109                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data    129091126                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total     129091126                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       197155                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       197155                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  17226300776                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  17226300776                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data    129288281                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total    129288281                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.001525                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.001525                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 87374.404788                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 87374.404788                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       197152                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       197152                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  17029000276                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  17029000276                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.001525                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.001525                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 86374.981111                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 86374.981111                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          312.929970                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs           234395526                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            387633                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            604.684137                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick        79785322500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   312.929970                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.611191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.611191                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.080078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         939368221                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        939368221                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles               100116620                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             94630714                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                152882958                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             14210319                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               2928157                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            44448099                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  152                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts            1038881068                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  817                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts          984944396                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        81592912                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts      234795270                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts     146687349                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.700108                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     158448637                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    153319445                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads       2994196                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites      2652063                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads   1133540711                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    697516933                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        381482619                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    516822788                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          78672710                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    239841551                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                5856612                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 423                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         2585                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                121305547                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes              2082843                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         364768768                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.904486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.283642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               181973299     49.89%     49.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 7009503      1.92%     51.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 4349514      1.19%     53.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                29788404      8.17%     61.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                15010069      4.11%     65.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                15265783      4.19%     69.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                31221687      8.56%     78.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                10511336      2.88%     80.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                69639173     19.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           364768768                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            682961179                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.872257                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          88132159                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.241604                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles    121995903                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst    121305086                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total        121305086                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst    121305086                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total       121305086                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          461                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            461                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          461                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           461                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     21099000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     21099000                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     21099000                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     21099000                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst    121305547                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total    121305547                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst    121305547                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total    121305547                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 45767.895879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 45767.895879                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 45767.895879                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 45767.895879                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          165                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              165                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           69                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           69                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          392                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          392                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          392                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          392                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     16600500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     16600500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     16600500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     16600500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 42348.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 42348.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 42348.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 42348.214286                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   165                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst    121305086                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total      121305086                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          461                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          461                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     21099000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     21099000                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst    121305547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total    121305547                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 45767.895879                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 45767.895879                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           69                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           69                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          392                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          392                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     16600500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     16600500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 42348.214286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 42348.214286                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          161.148477                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs           121305478                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               392                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          309452.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick        79785291500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   161.148477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.629486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.629486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          220                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.886719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         242611486                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        242611486                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  2928157                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  13783384                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                13647380                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts            1005312628                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                2222                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               239107676                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts              153107695                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  148                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      472                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                13624447                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           133                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect       1379331                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect      1542612                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts             2921943                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               983298761                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              981680442                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                631795997                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                955700500                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.691160                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.661082                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                  129143432                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               28783035                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses              110170                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                133                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              23791859                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 16167                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples         210262158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             2.685411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            5.008394                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9             210087154     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                2886      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               36738      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                8723      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 503      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 351      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                1025      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                 559      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 738      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 738      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               410      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               657      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               596      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               721      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             33893      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              5088      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              5370      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             18166      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189              1679      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              1491      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             38614      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              2375      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229              1219      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               861      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               857      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               935      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               884      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               825      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               946      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               666      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            6490      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total           210262158                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.addedLoadsAndStores        392215371                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu2.mmu.dtb.rdAccesses              234692368                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses              146743660                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1754                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1684                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses              121305978                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      514                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  61955198500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  61955198500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  61955198500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 262175094500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  61955198500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               2928157                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles               107165670                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               27676315                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                159821774                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             67176852                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts            1028245692                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 2079                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1172825                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents              14589659                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              49124376                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands         1154138180                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 2969223550                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups              1190752924                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  3157717                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps           1004448033                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               149690051                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 71133507                       # count of insts added to the skid buffer (Count)
system.cpu2.rename.intReturned              624329641                       # count of registers freed and written back to integer free list (Count)
system.cpu2.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu2.rob.reads                      1298922096                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     2027262530                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               564852938                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 879718533                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       173197228                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.635988                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.572356                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      482441266                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     281                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     475481026                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                 11342                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            57614316                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined         31642824                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                170                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          173184291                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.745521                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.071031                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 42035060     24.27%     24.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 12378281      7.15%     31.42% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 16838790      9.72%     41.14% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 37866381     21.86%     63.01% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 28632871     16.53%     79.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                 19069832     11.01%     90.55% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                 10004396      5.78%     96.33% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  4950438      2.86%     99.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1408242      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            173184291                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 419329     20.36%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     20.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                718901     34.90%     55.26% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               789698     38.34%     93.60% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           122834      5.96%     99.56% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite            9062      0.44%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass     14700008      3.09%      3.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    277978726     58.46%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          133      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            4      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          132      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead    111347117     23.42%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     69784194     14.68%     99.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead       856886      0.18%     99.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite       813826      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     475481026                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.745315                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            2059824                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.004332                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1122738239                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              538284560                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      470018223                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                  3479265                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 1771399                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         1630453                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  461037833                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     1803009                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numRecvResp                     111969865                       # Number of received responses (Count)
system.cpu3.numRecvRespBytes                770229746                       # Number of received response bytes (Byte)
system.cpu3.recvRespAvgBW                        4.45                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu3.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu3.recvRespAvgRate                      0.65                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu3.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu3.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu3.numSquashedInsts                  2850237                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            123                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          12937                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   475063358                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads     114011987                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     72542447                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     29112160                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     11159312                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return     15359356     36.06%     36.06% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect     15204684     35.69%     71.75% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           19      0.00%     71.75% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond      9791529     22.98%     94.73% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond      1983760      4.66%     99.39% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.39% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       260379      0.61%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      42599727                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return      2702538     41.92%     41.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect      2547867     39.52%     81.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           15      0.00%     81.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond       511017      7.93%     89.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       674458     10.46%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        10381      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      6446276                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return          260      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect           79      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            5      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1282072     93.34%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           36      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond        91092      6.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1373544                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return     12656818     35.01%     35.01% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect     12656817     35.01%     70.02% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            4      0.00%     70.02% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond      9280501     25.67%     95.69% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond      1309302      3.62%     99.31% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.31% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond       249998      0.69%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     36153440                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return          260      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           49      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1273443     93.30%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           16      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond        91083      6.67%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1364855                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectCond      1273370    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::total      1273370                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::Return          260      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallDirect           49      0.05%      0.34% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      0.00%      0.34% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectCond           73      0.08%      0.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectUncond           16      0.02%      0.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.44% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91083     99.56%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::total        91485                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      4700661     11.03%     11.03% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     22282993     52.31%     63.34% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS     15359353     36.06%     99.40% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       256720      0.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     42599727                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       706975     51.47%     51.47% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       575359     41.89%     93.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect          260      0.02%     93.38% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect        90946      6.62%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1373540                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted          9791529                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      5095225                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1373544                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           139                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.BTBLookups            42599727                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              706827                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               26094599                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.612553                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            199                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups         260398                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            256720                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            3678                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return     15359356     36.06%     36.06% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect     15204684     35.69%     71.75% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           19      0.00%     71.75% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond      9791529     22.98%     94.73% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond      1983760      4.66%     99.39% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.39% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       260379      0.61%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     42599727                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return     15359356     93.06%     93.06% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          122      0.00%     93.06% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           19      0.00%     93.06% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond       885185      5.36%     98.42% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           67      0.00%     98.42% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     98.42% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       260379      1.58%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total     16505128                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect           79      0.01%      0.01% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       706712     99.98%     99.99% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           36      0.01%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       706827                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect           79      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       706712     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           36      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       706827                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups       260398                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       256720                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses         3678                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords        91097                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords       351495                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes            17907241                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops              17907238                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes           5250420                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used              12656818                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct           12656558                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect              260                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts       57670705                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            111                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts          1373547                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    165535637                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.566379                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     3.043379                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       66226233     40.01%     40.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       26418986     15.96%     55.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        9414989      5.69%     61.65% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3       16807880     10.15%     71.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        5665745      3.42%     75.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        1822921      1.10%     76.33% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        2636004      1.59%     77.92% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7       10782044      6.51%     84.44% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       25760835     15.56%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    165535637                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls             12656821                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass     12781828      3.01%      3.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    248944128     58.60%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          129      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            2      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          129      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     61.61% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead    100103450     23.56%     85.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite     61382969     14.45%     99.62% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       807154      0.19%     99.81% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       807412      0.19%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    424827201                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     25760835                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts           272327702                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             424827201                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     272327702                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       424827201                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.635988                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.572356                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs         163100985                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts           1614955                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        410304562                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts       100910604                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       62190381                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass     12781828      3.01%      3.01% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    248944128     58.60%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          129      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            2      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          129      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     61.61% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead    100103450     23.56%     85.17% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite     61382969     14.45%     99.62% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead       807154      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       807412      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    424827201                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     36153441                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     23246621                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl     12906820                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl      9280502                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl     26872939                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall     12656821                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn     12656818                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data    111774551                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total        111774551                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data    111777506                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total       111777506                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       163678                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         163678                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       192286                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        192286                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  14336068493                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  14336068493                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  14336068493                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  14336068493                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data    111938229                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total    111938229                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data    111969792                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total    111969792                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.001462                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.001462                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.001717                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.001717                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 87587.021426                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 87587.021426                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 74555.966077                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 74555.966077                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs        10397                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          251                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     41.422311                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       100601                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           100601                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data        29380                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        29380                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data        29380                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        29380                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       134298                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       134298                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       162906                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       162906                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  12379377993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  12379377993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  15269681493                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  15269681493                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.001200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.001200                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.001455                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.001455                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 92178.424050                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 92178.424050                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 93733.082225                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 93733.082225                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                162312                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            7                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            7                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           30                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           30                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       531500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       531500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.810811                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.810811                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 17716.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 17716.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           30                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           30                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      1211500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1211500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.810811                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.810811                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 40383.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 40383.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     49649778                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       49649778                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data        80610                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        80610                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   6414285500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   6414285500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     49730388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     49730388                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.001621                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.001621                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 79571.833519                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 79571.833519                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data        29378                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total        29378                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        51232                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        51232                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   4540682000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   4540682000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.001030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.001030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 88629.801686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 88629.801686                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data         2955                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total         2955                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data        28608                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total        28608                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data        31563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total        31563                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.906378                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.906378                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        28608                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        28608                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   2890303500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   2890303500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.906378                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.906378                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 101031.302433                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 101031.302433                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data     62124773                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      62124773                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        83068                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        83068                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   7921782993                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   7921782993                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     62207841                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     62207841                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.001335                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.001335                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 95365.038198                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 95365.038198                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        83066                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        83066                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   7838695993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   7838695993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.001335                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.001335                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 94367.081513                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 94367.081513                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          185.821569                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs           111940491                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            162914                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            687.114005                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick        79788542500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   185.821569                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.362933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.362933                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           87                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.169922                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         448042378                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        448042378                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                47767341                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             43891948                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 73291222                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              6860121                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1373659                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            21487318                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  115                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             498131941                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  637                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts          472630784                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        39509002                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts      111871385                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      69509746                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.728859                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      77129543                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites     74429711                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads        813369                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites       823634                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    543614919                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    335727719                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs        181381131                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    247017850                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          37899066                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    113524115                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                2747548                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles          751                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                 57949333                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes               992722                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         173184291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.924395                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.285691                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                85733600     49.50%     49.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 3418660      1.97%     51.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 2146702      1.24%     52.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                14112981      8.15%     60.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 7290267      4.21%     65.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 7284273      4.21%     69.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                14830324      8.56%     77.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 5096057      2.94%     80.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                33271427     19.21%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           173184291                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            327076662                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.888464                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          42599727                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.245961                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     58285524                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst     57949004                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         57949004                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst     57949004                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        57949004                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          329                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            329                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          329                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           329                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     20145000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     20145000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     20145000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     20145000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst     57949333                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     57949333                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst     57949333                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     57949333                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000006                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000006                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 61231.003040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 61231.003040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 61231.003040                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 61231.003040                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          130                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs            65                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks           74                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total               74                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           60                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           60                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           60                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          269                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          269                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          269                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          269                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     16395000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     16395000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     16395000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     16395000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000005                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 60947.955390                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 60947.955390                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 60947.955390                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 60947.955390                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                    74                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst     57949004                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       57949004                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          329                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          329                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     20145000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     20145000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst     57949333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     57949333                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000006                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 61231.003040                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 61231.003040                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           60                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           60                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          269                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          269                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     16395000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     16395000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 60947.955390                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 60947.955390                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          131.126660                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            57949273                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               269                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          215424.806691                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick        79788511500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   131.126660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.512214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.512214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          195                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          188                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.761719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         115898935                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        115898935                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1373659                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   6299404                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 6812650                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             482441547                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                1197                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts               114011987                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               72542447                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  101                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      231                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 6796057                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           101                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        666639                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       735244                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts             1401883                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               472095366                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              471648676                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                303997768                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                459887939                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.723188                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.661026                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                   62137602                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               13101380                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses               54017                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                101                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              10352066                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   192                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples         100879364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             2.687494                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            5.274274                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9             100800888     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                1173      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               12145      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                2606      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 134      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  99      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                 174      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  55      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                 269      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 224      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               195      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               232      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               306      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               207      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             14068      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3604      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              3576      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              7756      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189              1043      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              1670      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             18477      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1670      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               815      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               630      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               635      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               624      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               501      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               596      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               483      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               402      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            4107      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1093                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total           100879364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.addedLoadsAndStores        186554434                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu3.mmu.dtb.rdAccesses              111899675                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               69537898                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      660                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      618                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               57949464                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      193                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 157743182500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value 157743182500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value 157743182500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 166387110500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 157743182500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1373659                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                51176509                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               13133592                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 76668426                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             30832105                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             493396210                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                  651                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                578264                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               6625401                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              22532120                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          556571621                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 1424765408                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               571025234                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   852943                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            486289676                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                70281849                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 34142286                       # count of insts added to the skid buffer (Count)
system.cpu3.rename.intReturned              301184183                       # count of registers freed and written back to integer free list (Count)
system.cpu3.rename.fpReturned                  807543                       # count of registers freed and written back to floating point free list (Count)
system.cpu3.rob.reads                       622272175                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      972648161                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               272327702                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 424827201                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        44474016                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.887505                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.126754                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       94795526                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     325                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      94137228                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                192169                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            18012290                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          6841294                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                213                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           44458518                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.117417                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.263339                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 19937528     44.85%     44.85% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  2029929      4.57%     49.41% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2614480      5.88%     55.29% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  6731531     15.14%     70.43% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  5104572     11.48%     81.91% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  4052305      9.11%     91.03% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  2150906      4.84%     95.87% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1599639      3.60%     99.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                   237628      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             44458518                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   1429      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%      0.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                121451      4.39%      4.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite              1031171     37.31%     41.75% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           733777     26.55%     68.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          876082     31.70%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      3692117      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     52235493     55.49%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          135      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            8      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc          139      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     20014808     21.26%     80.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     12399305     13.17%     93.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      3059262      3.25%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2735961      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      94137228                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.116679                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            2763910                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.029360                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               222302219                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              102056609                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       86422344                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 13386829                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                10751551                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         4742892                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   85803519                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     7405502                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numRecvResp                      22347068                       # Number of received responses (Count)
system.cpu4.numRecvRespBytes                150971089                       # Number of received response bytes (Byte)
system.cpu4.recvRespAvgBW                        3.39                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu4.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu4.recvRespAvgRate                      0.50                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu4.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu4.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu4.numSquashedInsts                   390203                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            156                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          15498                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   603786570                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads      22957430                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     15529041                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      4307348                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores      2067849                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return      2402509     28.65%     28.65% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect      2412554     28.77%     57.42% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           26      0.00%     57.42% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond      3213857     38.33%     95.75% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond       356693      4.25%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond           97      0.00%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total       8385736                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return       402440     30.47%     30.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect       412486     31.23%     61.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect           22      0.00%     61.70% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond       399080     30.22%     91.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond       106640      8.07%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond           91      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total      1320759                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect           92      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            5      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond       187004     99.92%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           44      0.02%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond            8      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total       187153                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return      2000069     28.31%     28.31% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect      2000068     28.31%     56.62% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            4      0.00%     56.62% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond      2814766     39.84%     96.46% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond       250053      3.54%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total      7064966                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           54      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond       186929     99.95%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           25      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total       187017                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectCond       186837    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::total       186837                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallDirect           54     30.00%     30.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      2.22%     32.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectCond           92     51.11%     83.33% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectUncond           25     13.89%     97.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.22% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.78%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::total          180                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      1479625     17.64%     17.64% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB      4503602     53.71%     71.35% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS      2402506     28.65%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total      8385736                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       106957     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return        80194     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total       187151                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted          3213857                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      1734917                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect           187153                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           179                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.BTBLookups             8385736                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              106945                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                4787374                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.570895                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            244                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups            123                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                 3                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             120                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return      2402509     28.65%     28.65% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect      2412554     28.77%     57.42% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           26      0.00%     57.42% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond      3213857     38.33%     95.75% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond       356693      4.25%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond           97      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total      8385736                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return      2402509     66.77%     66.77% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          128      0.00%     66.77% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           26      0.00%     66.77% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond      1195521     33.22%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           81      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond           97      0.00%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total      3598362                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect           92      0.09%      0.09% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       106809     99.87%     99.96% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           44      0.04%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       106945                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect           92      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       106809     99.87%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           44      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       106945                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups          123                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits            3                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses          120                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords           13                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords          136                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes             2815020                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops               2815017                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes            814948                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used               2000069                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct            2000069                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts       17764386                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts           187042                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     42078899                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.824751                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.900693                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       25707054     61.09%     61.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        4267620     10.14%     71.23% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         540206      1.28%     72.52% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3        2517807      5.98%     78.50% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         710527      1.69%     80.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         662313      1.57%     81.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         465642      1.11%     82.87% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7        2727287      6.48%     89.35% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8        4480443     10.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     42078899                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls              2000072                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass      2000081      2.60%      2.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     46507156     60.57%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          131      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            4      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          131      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     18150045     23.64%     86.81% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      9625695     12.54%     99.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     76783531                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples      4480443                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts            50111257                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps              76783531                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP      50111257                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP        76783531                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.887505                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.126754                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs          28276028                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts         74133723                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts        18400059                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts        9875969                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass      2000081      2.60%      2.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu     46507156     60.57%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          131      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            4      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          131      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     63.17% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead     18150045     23.64%     86.81% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite      9625695     12.54%     99.35% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total     76783531                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl      7064967                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl      5064888                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl      2000079                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl      2814767                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl      4250200                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall      2000072                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn      2000069                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data     21633616                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total         21633616                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data     21633620                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total        21633620                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data       713366                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         713366                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data       713375                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        713375                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  60503203545                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  60503203545                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  60503203545                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  60503203545                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data     22346982                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     22346982                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data     22346995                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     22346995                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.031922                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.031922                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.031923                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.031923                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 84813.691072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 84813.691072                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 84812.621055                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 84812.621055                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs          140                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets      2113551                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets        30912                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     17.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    68.373156                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        62489                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            62489                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data       588458                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       588458                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data       588458                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       588458                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       124908                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       124908                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       124910                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       124910                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  11026629045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  11026629045                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  11026838045                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  11026838045                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.005589                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.005589                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.005590                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.005590                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 88278.004972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 88278.004972                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 88278.264711                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 88278.264711                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                124326                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       468000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       468000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.729730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.729730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 17333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 17333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      1068500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1068500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.729730                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.729730                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 39574.074074                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 39574.074074                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data     11945164                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total       11945164                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data       650882                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       650882                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  55381102500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  55381102500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data     12596046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total     12596046                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.051674                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.051674                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 85086.240670                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 85086.240670                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data       588458                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       588458                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data        62424                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total        62424                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data   5967012000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total   5967012000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.004956                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.004956                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 95588.427528                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 95588.427528                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data            4                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total            4                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data            9                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data           13                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total           13                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.692308                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.692308                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data       209000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total       209000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.153846                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.153846                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data       104500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total       104500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      9688452                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       9688452                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data        62484                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        62484                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data   5122101045                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total   5122101045                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.006408                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.006408                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 81974.602218                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 81974.602218                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data        62484                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total        62484                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data   5059617045                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total   5059617045                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.006408                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.006408                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 80974.602218                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 80974.602218                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse          126.667421                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            21758606                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            124902                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs            174.205425                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick        79791290500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data   126.667421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.247397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.247397                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          89513178                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         89513178                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 8493875                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             19970539                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 14507518                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1174506                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                312080                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             4237197                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  137                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              98653473                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  712                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.executeStats0.numInsts           93747020                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches         7759207                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts       23019291                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts      14994628                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.107905                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads      22165697                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites     17011918                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads       2736347                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites      2007057                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    105360402                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites     60190164                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs         38013919                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads     51399551                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches           6906111                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     33713333                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 624432                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          166                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                 10382222                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes               155853                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          44458518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.393294                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            3.189301                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                26453024     59.50%     59.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  351518      0.79%     60.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  116062      0.26%     60.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 3037086      6.83%     67.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 2192558      4.93%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 1304076      2.93%     75.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 3009285      6.77%     82.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  598172      1.35%     83.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 7396737     16.64%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            44458518                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts             65030571                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.462215                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches           8385736                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.188554                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     10432776                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst     10381815                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total         10381815                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst     10381815                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total        10381815                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          407                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            407                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          407                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           407                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst     24299000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     24299000                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst     24299000                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     24299000                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst     10382222                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total     10382222                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst     10382222                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total     10382222                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000039                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000039                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 59702.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 59702.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 59702.702703                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 59702.702703                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs          145                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs     48.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks          113                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total              113                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           83                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           83                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           83                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           83                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst          324                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total          324                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst          324                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total          324                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst     18939500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     18939500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst     18939500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     18939500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000031                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000031                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 58455.246914                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 58455.246914                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 58455.246914                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 58455.246914                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                   113                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst     10381815                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total       10381815                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          407                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          407                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst     24299000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     24299000                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst     10382222                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total     10382222                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 59702.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 59702.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           83                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           83                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst          324                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total          324                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst     18939500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     18939500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000031                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 58455.246914                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 58455.246914                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse          136.748821                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs            10382139                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs               324                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          32043.638889                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick        79791259500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst   136.748821                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.534175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.534175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024          211                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          205                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.824219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses          20764768                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses         20764768                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   312080                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   2068677                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 2846853                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              94795851                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                  31                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                22957430                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               15529041                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  107                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                       30                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 2863461                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents            21                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         80213                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       106892                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts              187105                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                92605972                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               91165236                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 58347320                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 85907807                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.049854                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.679185                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                    9928541                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                4557368                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                3777                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                 21                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               5653072                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 30916                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          18400059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             2.965373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            7.659633                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              18369292     99.83%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  33      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  15      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                   4      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                   1      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                 1      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             17151      0.09%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159               736      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169               140      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              2528      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               172      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               141      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              8105      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               178      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229                86      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239                71      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249                81      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                86      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                98      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279                80      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289                62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299                60      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows             932      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value             887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            18400059                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.addedLoadsAndStores         38486471                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu4.mmu.dtb.rdAccesses               22710134                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               14994628                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1033                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      977                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               10382251                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      105                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 111051020500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::stdev 99941085109.401947                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1.5e+11-2e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  40382001500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value 181720039500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 102028252000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED 222102041000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                312080                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 9032249                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                5330378                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 14992430                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             14791381                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              96381096                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                   22                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                   187                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents               4268326                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              10231748                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands          111942581                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  288793073                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               108866689                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  2907246                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             97015804                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                14926681                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  6857206                       # count of insts added to the skid buffer (Count)
system.cpu4.rename.intReturned               53643673                       # count of registers freed and written back to integer free list (Count)
system.cpu4.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu4.rob.reads                       130521139                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      191475493                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                50111257                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  76783531                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       365626444                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.647383                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.544682                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                     1004523799                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     334                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     990232299                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                116970                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           124934619                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined         66987536                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                186                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          365613900                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.708410                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.079235                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 92620529     25.33%     25.33% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                 25595422      7.00%     32.33% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 34797195      9.52%     41.85% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 78922495     21.59%     63.44% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 59883054     16.38%     79.82% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                 39689091     10.86%     90.67% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                 21311525      5.83%     96.50% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  9928531      2.72%     99.22% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  2866058      0.78%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            365613900                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 801471     15.75%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     15.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               1274364     25.04%     40.78% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              1951963     38.35%     79.13% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           609153     11.97%     91.10% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          453091      8.90%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass     31266374      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    574644451     58.03%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          136      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            6      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc          135      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     61.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead    232172809     23.45%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite    145906974     14.73%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3246185      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2995229      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     990232299                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.708317                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            5090042                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005140                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              2337637320                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites             1120546777                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      975373339                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 13648185                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8912117                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5633072                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  956751897                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     7304070                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numRecvResp                     234542943                       # Number of received responses (Count)
system.cpu5.numRecvRespBytes               1613775196                       # Number of received response bytes (Byte)
system.cpu5.recvRespAvgBW                        4.41                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu5.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu5.recvRespAvgRate                      0.64                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu5.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu5.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu5.numSquashedInsts                  5887069                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            133                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          12544                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   282634142                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads     238972382                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores    152972322                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads     60203820                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores     23105142                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return     31961053     36.29%     36.29% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect     31659619     35.95%     72.24% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect           27      0.00%     72.24% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     19776031     22.45%     94.69% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      4156133      4.72%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       519617      0.59%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      88072480                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      5648587     41.42%     41.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      5347156     39.21%     80.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect           21      0.00%     80.62% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond      1210870      8.88%     89.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1412563     10.36%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        19615      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     13638812                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect          101      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      2678639     93.61%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           48      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond       182064      6.36%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      2861379                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return     26312466     35.35%     35.35% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect     26312463     35.35%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            6      0.00%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     18565150     24.94%     95.64% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      2743570      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     74433657                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           53      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      2661638     93.58%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           24      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond       182055      6.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      2844296                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectCond      2661537    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::total      2661537                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallDirect           53      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectCond          101      0.06%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectUncond           24      0.01%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182055     99.61%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::total       182759                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget      9445067     10.72%     10.72% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     46152738     52.40%     63.13% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS     31961050     36.29%     99.42% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       513625      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     88072480                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch      1482061     51.80%     51.80% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return      1196888     41.83%     93.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect          520      0.02%     93.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect       181908      6.36%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      2861377                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         19776031                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken     10338210                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          2861379                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           198                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.BTBLookups            88072480                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates             1481899                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               54199396                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.615395                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            270                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups         519644                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            513625                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            6019                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return     31961053     36.29%     36.29% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect     31659619     35.95%     72.24% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect           27      0.00%     72.24% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     19776031     22.45%     94.69% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      4156133      4.72%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       519617      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     88072480                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return     31961053     94.36%     94.36% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          161      0.00%     94.36% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect           27      0.00%     94.36% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1392130      4.11%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           96      0.00%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       519617      1.53%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total     33873084                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect          101      0.01%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond      1481750     99.99%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           48      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total      1481899                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect          101      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond      1481750     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           48      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total      1481899                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups       519644                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       513625                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses         6019                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords       182071                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords       701715                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes            37308233                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops              37308230                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes          10995764                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used              26312466                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct           26311946                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts      124926917                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            148                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts          2861446                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    349038761                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.520034                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.039626                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      143505858     41.11%     41.11% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1       55079079     15.78%     56.89% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       19281292      5.52%     62.42% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3       34912560     10.00%     72.42% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4       11275867      3.23%     75.65% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        3558626      1.02%     76.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        5402153      1.55%     78.22% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7       22285983      6.38%     84.60% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       53737343     15.40%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    349038761                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         98                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls             26312469                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass     26562471      3.02%      3.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    513403113     58.37%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead    208570955     23.71%     85.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite    127573815     14.50%     99.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    879589484                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     53737343                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts           564776468                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             879589484                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     564776468                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       879589484                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.647383                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.544682                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs         339623634                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        849922138                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts       210310257                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts      129313377                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass     26562471      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    513403113     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead    208570955     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite    127573815     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    879589484                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     74433658                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     47621184                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl     26812474                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     18565151                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl     55868507                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall     26312469                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn     26312466                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data    233798603                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total        233798603                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data    233804467                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total       233804467                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data       681151                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         681151                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data       738379                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        738379                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  55583878267                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  55583878267                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  55583878267                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  55583878267                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data    234479754                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total    234479754                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data    234542846                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total    234542846                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.002905                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.002905                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.003148                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.003148                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 81602.872589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 81602.872589                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 75278.249066                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 75278.249066                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs        34013                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets      1001196                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs         1002                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets        15364                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     33.945110                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    65.165061                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       239144                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           239144                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data       350323                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       350323                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data       350323                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       350323                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       330828                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       330828                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       388052                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       388052                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  29020475267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  29020475267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  34275665767                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  34275665767                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.001411                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.001411                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.001655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.001655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 87720.734844                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 87720.734844                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 88327.507053                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 88327.507053                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                387217                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data           15                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total           15                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data       359500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       359500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           49                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           49                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.693878                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.693878                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 10573.529412                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 10573.529412                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrHits::cpu5.data            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrHits::total            2                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           32                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           32                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data       905500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total       905500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.653061                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.653061                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 28296.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 28296.875000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           49                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           49                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           49                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           49                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data    104710182                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total      104710182                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data       483746                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       483746                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  37968318000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  37968318000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data    105193928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total    105193928                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.004599                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.004599                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 78488.128067                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 78488.128067                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data       350322                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       350322                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       133424                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       133424                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  11602406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  11602406000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.001268                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.001268                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 86958.912939                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 86958.912939                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data         5864                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total         5864                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        57228                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        57228                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data        63092                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total        63092                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.907056                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.907056                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        57224                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        57224                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   5255190500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   5255190500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.906993                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.906993                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 91835.427443                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 91835.427443                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data    129088421                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total     129088421                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       197405                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       197405                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  17615560267                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  17615560267                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data    129285826                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total    129285826                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.001527                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.001527                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 89235.633682                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 89235.633682                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrHits::cpu5.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       197404                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       197404                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  17418069267                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  17418069267                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.001527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.001527                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 88235.645007                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 88235.645007                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse          313.668099                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs           234192623                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            387832                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs            603.850696                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick        79794120500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data   313.668099                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.612633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.612633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           38                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.074219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses         938559608                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses        938559608                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles               100040336                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             95694960                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                152813235                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             14141293                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               2924076                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            44421510                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  153                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts            1038279065                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  804                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.executeStats0.numInsts          984345225                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        81522900                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts      234744209                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts     146662386                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.692216                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     158320764                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    153195620                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads       2993894                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      2651692                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads   1132957496                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    697053890                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        381406595                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    516620427                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          78627413                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    240758344                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                5848450                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1432                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                121249019                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes              2096301                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         365613900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.895923                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.282313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               182888770     50.02%     50.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 7037200      1.92%     51.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 4380751      1.20%     53.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                29754876      8.14%     61.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                14978280      4.10%     65.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                15273810      4.18%     69.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                31220112      8.54%     78.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                10517335      2.88%     80.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                69562766     19.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           365613900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            682484421                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.866617                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          88072480                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.240881                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles    121929675                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst    121248543                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total        121248543                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst    121248543                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total       121248543                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          476                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            476                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          476                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           476                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst     19997500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     19997500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst     19997500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     19997500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst    121249019                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total    121249019                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst    121249019                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total    121249019                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 42011.554622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 42011.554622                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 42011.554622                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 42011.554622                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          175                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              175                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           73                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           73                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           73                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           73                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst          403                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total          403                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst     16638000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total     16638000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst     16638000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total     16638000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 41285.359801                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 41285.359801                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 41285.359801                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 41285.359801                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                   175                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst    121248543                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total      121248543                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          476                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          476                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst     19997500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     19997500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst    121249019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total    121249019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 42011.554622                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 42011.554622                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           73                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           73                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst          403                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total          403                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst     16638000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total     16638000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 41285.359801                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 41285.359801                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          163.035197                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs           121248946                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               403                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          300865.870968                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick        79794089500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   163.035197                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.636856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.636856                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024          228                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          222                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.890625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses         242498441                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses        242498441                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  2924076                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  13698687                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                14068475                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts            1004524133                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                2141                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts               238972382                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts              152972322                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  115                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      518                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                14044089                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           145                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect       1379436                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect      1538860                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts             2918296                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               982681149                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              981006411                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                631160446                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                954561231                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.683084                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.661205                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                  129292202                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads               28662122                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses              118010                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                145                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              23658945                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 16101                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples         210247777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             2.684287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            5.041060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9             210072867     99.92%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                3080      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               36715      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                8979      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 592      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 417      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 959      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 413      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 497      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 381      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               199      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               521      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               571      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               834      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             33220      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              4598      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              7029      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             16794      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              1563      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              1574      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             39260      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              2518      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              1255      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               985      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               921      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               898      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269              1022      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               856      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289              1103      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               831      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            6325      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total           210247777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.addedLoadsAndStores        391944704                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu5.mmu.dtb.rdAccesses              234641653                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses              146718696                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1759                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1683                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses              121249251                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      311                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  61522996500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  61522996500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  61522996500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 262607296500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  61522996500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               2924076                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles               107059306                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               28034834                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                159718620                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             67877064                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts            1027529783                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 1904                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                849491                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents              15048275                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              49659619                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands         1153310112                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 2967144287                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups              1189918763                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3156702                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps           1004206220                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               149103796                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 70591760                       # count of insts added to the skid buffer (Count)
system.cpu5.rename.intReturned              624251243                       # count of registers freed and written back to integer free list (Count)
system.cpu5.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu5.rob.reads                      1299004903                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     2025615263                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               564776468                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 879589484                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        44469572                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.888010                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.126113                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       94746434                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     440                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      94084799                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                192549                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            18019980                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          6860391                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                292                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           44456584                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              2.116330                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.262819                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 19943734     44.86%     44.86% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  2029542      4.57%     49.43% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2616300      5.89%     55.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  6732687     15.14%     70.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  5101628     11.48%     81.93% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  4047745      9.10%     91.04% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  2152906      4.84%     95.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1594413      3.59%     99.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                   237629      0.53%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             44456584                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2714      0.10%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%      0.10% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                114722      4.16%      4.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              1031041     37.38%     41.64% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           733917     26.61%     68.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          875877     31.75%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      3692546      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     52186376     55.47%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          135      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            8      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc          142      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead     20010013     21.27%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite     12399984     13.18%     93.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3059945      3.25%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2735650      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      94084799                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        2.115712                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            2758271                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.029317                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               222189098                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites              102015580                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       86368279                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 13387899                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                10751301                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         4741615                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   85744710                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     7405814                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numRecvResp                      22340731                       # Number of received responses (Count)
system.cpu6.numRecvRespBytes                150944557                       # Number of received response bytes (Byte)
system.cpu6.recvRespAvgBW                        3.39                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu6.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu6.recvRespAvgRate                      0.50                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu6.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu6.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu6.numSquashedInsts                   391013                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            144                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          12988                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   603791014                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads      22953580                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     15530105                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads      4316031                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores      2068903                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return      2402805     28.68%     28.68% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect      2412928     28.80%     57.48% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect           28      0.00%     57.48% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond      3205227     38.26%     95.74% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond       356867      4.26%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond           86      0.00%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total       8377941                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return       402735     30.45%     30.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect       412859     31.22%     61.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect           24      0.00%     61.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond       400013     30.25%     91.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond       106800      8.08%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond           80      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total      1322511                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect           96      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            5      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond       187232     99.91%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           51      0.03%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond            8      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total       187392                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return      2000070     28.35%     28.35% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect      2000069     28.35%     56.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            4      0.00%     56.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond      2805203     39.76%     96.46% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond       250067      3.54%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total      7055419                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           56      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond       187165     99.95%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           28      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total       187258                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectCond       187073    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::total       187073                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallDirect           56     30.27%     30.27% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      2.16%     32.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectCond           92     49.73%     82.16% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectUncond           28     15.14%     97.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.30% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.70%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::total          185                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget      1475382     17.61%     17.61% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB      4499755     53.71%     71.32% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS      2402802     28.68%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total      8377941                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch       107100     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return        80290     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total       187390                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted          3205227                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken      1730538                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect           187392                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           192                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.BTBLookups             8377941                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates              107088                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                4783570                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.570972                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            262                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups            114                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             112                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return      2402805     28.68%     28.68% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect      2412928     28.80%     57.48% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect           28      0.00%     57.48% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond      3205227     38.26%     95.74% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond       356867      4.26%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond           86      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total      8377941                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return      2402805     66.85%     66.85% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          144      0.00%     66.85% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect           28      0.00%     66.85% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1191209     33.14%     99.99% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           99      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond           86      0.00%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total      3594371                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect           96      0.09%      0.09% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond       106941     99.86%     99.95% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           51      0.05%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total       107088                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect           96      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond       106941     99.86%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           51      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total       107088                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups          114                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses          112                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords           13                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords          127                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes             2815691                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops               2815688                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes            815618                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used               2000070                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct            2000070                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts       17771531                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            148                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts           187270                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     42076109                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.823526                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.900243                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       25713747     61.11%     61.11% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        4268590     10.14%     71.26% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         539961      1.28%     72.54% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3        2516897      5.98%     78.52% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         710733      1.69%     80.21% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         657690      1.56%     81.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         464858      1.10%     82.88% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7        2721933      6.47%     89.35% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8        4481700     10.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     42076109                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         98                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls              2000073                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass      2000082      2.61%      2.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     46455246     60.55%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          131      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            4      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          131      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     63.15% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead     18145275     23.65%     86.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite      9625707     12.55%     99.35% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     76726864                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples      4481700                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts            50077760                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps              76726864                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP      50077760                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP        76726864                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.888010                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.126113                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs          28271270                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts         74081841                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts        18395289                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts        9875981                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass      2000082      2.61%      2.61% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu     46455246     60.55%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          131      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            4      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          131      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     63.15% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead     18145275     23.65%     86.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite      9625707     12.55%     99.35% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total     76726864                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl      7055420                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl      5055340                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl      2000080                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl      2805204                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl      4250216                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall      2000073                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn      2000070                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data     21626318                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total         21626318                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data     21626324                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total        21626324                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data       714301                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         714301                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data       714310                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        714310                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  53410205508                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  53410205508                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  53410205508                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  53410205508                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     22340619                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     22340619                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     22340634                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     22340634                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.031973                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.031973                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.031974                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.031974                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 74772.687576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 74772.687576                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 74771.745472                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 74771.745472                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs          142                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets      1709292                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets        30979                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     20.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    55.175829                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks        62475                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total            62475                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data       589360                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       589360                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data       589360                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       589360                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       124941                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       124941                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       124943                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       124943                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  10823015508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  10823015508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  10823194508                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  10823194508                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.005593                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.005593                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.005593                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.005593                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 86625.011069                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 86625.011069                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 86625.057090                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 86625.057090                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                124338                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           36                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           36                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       389000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       389000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           49                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           49                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.734694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.734694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 10805.555556                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 10805.555556                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           36                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           36                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data       979500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total       979500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.734694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.734694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 27208.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 27208.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           49                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           49                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           49                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           49                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data     11937874                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total       11937874                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data       651809                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       651809                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  48076487000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  48076487000                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data     12589683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total     12589683                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.051773                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.051773                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 73758.550434                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 73758.550434                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data       589359                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       589359                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data        62450                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        62450                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data   5551812500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total   5551812500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.004960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.004960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 88900.120096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 88900.120096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data            6                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data            9                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total       179000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data        89500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total        89500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      9688444                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       9688444                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data        62492                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total        62492                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data   5333718508                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total   5333718508                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.006409                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.006409                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 85350.420982                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 85350.420982                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrHits::cpu6.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data        62491                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total        62491                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data   5271203008                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total   5271203008                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.006409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.006409                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 84351.394729                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 84351.394729                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse          133.679975                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            21751373                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            124943                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            174.090369                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick        79796738500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data   133.679975                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.261094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.261094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           42                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           37                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.082031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          89487871                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         89487871                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 8498098                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             19971148                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                 14502310                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1172708                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                312320                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             4232768                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  148                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              98605146                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  781                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.executeStats0.numInsts           93693781                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches         7749772                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts       23014998                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts      14994973                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.106919                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads      22118327                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites     16983333                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads       2736072                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites      2006069                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads    105310536                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites     60158945                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs         38009971                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads     51377081                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches           6902559                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     33708209                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 624934                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles          170                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                 10384092                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes               156115                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          44456584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             2.392485                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.189068                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                26458178     59.51%     59.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  351443      0.79%     60.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  115791      0.26%     60.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                 3037404      6.83%     67.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                 2187640      4.92%     72.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                 1305096      2.94%     75.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 3009835      6.77%     82.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  598172      1.35%     83.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 7393025     16.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            44456584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts             65006677                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.461824                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches           8377941                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.188397                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles     10435711                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst     10383666                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total         10383666                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst     10383666                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total        10383666                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          426                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            426                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          426                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           426                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst     22301500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     22301500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst     22301500                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     22301500                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst     10384092                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total     10384092                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst     10384092                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total     10384092                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 52350.938967                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 52350.938967                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 52350.938967                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 52350.938967                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs          153                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs            51                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          126                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              126                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           88                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           88                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           88                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           88                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst          338                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst     17537500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total     17537500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst     17537500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total     17537500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 51886.094675                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 51886.094675                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 51886.094675                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 51886.094675                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                   126                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst     10383666                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total       10383666                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          426                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          426                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst     22301500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     22301500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst     10384092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total     10384092                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 52350.938967                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 52350.938967                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           88                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           88                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst          338                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total          338                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst     17537500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total     17537500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 51886.094675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 51886.094675                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          136.895185                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs            10384004                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               338                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          30721.905325                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick        79796707500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   136.895185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.534747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.534747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024          212                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          208                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.828125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses          20768522                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses         20768522                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   312320                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2069816                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 2836128                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              94746874                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                  34                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                22953580                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               15530105                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  146                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                       45                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 2852659                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents            29                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect         80321                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect       107030                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts              187351                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                92550865                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               91109894                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 58306815                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 85855553                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.048814                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.679127                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                    9929462                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                4558288                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                3697                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                 29                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               5654124                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 30982                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples          18395289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             2.964330                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            7.642670                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9              18364495     99.83%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  38      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  77      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                   8      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                   7      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                   2      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                 1      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             17301      0.09%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               701      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               131      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179              2685      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               199      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               109      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209              7841      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               189      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229                73      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239                67      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249                76      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                84      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269                76      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279                76      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289                58      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299                55      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows             936      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value             831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total            18395289                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.addedLoadsAndStores         38483685                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu6.mmu.dtb.rdAccesses               22705136                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               14994973                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1038                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      977                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses               10384121                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      102                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean 111049407500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::stdev 100554578023.827194                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1.5e+11-2e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  39946583500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value 182152231500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 102031478000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED 222098815000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                312320                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 9036160                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                5320183                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                 14985860                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             14802061                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              96331689                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                   13                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                   394                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents               4269806                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              10241493                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands          111836288                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  288611057                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups               108821676                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  2907109                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             96901652                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                14934540                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  6850967                       # count of insts added to the skid buffer (Count)
system.cpu6.rename.intReturned               53610891                       # count of registers freed and written back to integer free list (Count)
system.cpu6.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu6.rob.reads                       130467453                       # The number of ROB reads (Count)
system.cpu6.rob.writes                      191377305                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                50077760                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  76726864                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       193438263                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.651092                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.535881                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                      530527345                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     344                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                     523139919                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                105102                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            67798833                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined         35565776                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                217                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          193424864                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              2.704616                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.096182                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 50032737     25.87%     25.87% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                 13299883      6.88%     32.74% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                 17964800      9.29%     42.03% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                 41292143     21.35%     63.38% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                 31234720     16.15%     79.53% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                 21146321     10.93%     90.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                 11290687      5.84%     96.30% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  5689184      2.94%     99.24% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  1474389      0.76%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            193424864                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                 402284     12.37%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     12.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                639757     19.67%     32.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              1279486     39.35%     71.39% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           485554     14.93%     86.32% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          444816     13.68%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass     16587239      3.17%      3.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu    304233131     58.16%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          136      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            8      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc          135      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     61.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead    121568330     23.24%     84.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     76182857     14.56%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      2385796      0.46%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2182287      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total     523139919                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        2.704428                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            3251897                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.006216                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads              1232897559                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              591181167                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses      513743509                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 10164135                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 7145469                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         4005611                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                  504305710                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     5498867                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numRecvResp                     123355681                       # Number of received responses (Count)
system.cpu7.numRecvRespBytes                846840740                       # Number of received response bytes (Byte)
system.cpu7.recvRespAvgBW                        4.38                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu7.recvRespAvgSize                      6.87                       # Average packet size per received response ((Byte/Count))
system.cpu7.recvRespAvgRate                      0.64                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu7.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu7.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu7.numSquashedInsts                  3073607                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          13399                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   454822323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads     125722745                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     80531841                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads     31395102                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores     12011629                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return     16614517     35.48%     35.48% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect     16466409     35.16%     70.64% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect           22      0.00%     70.64% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond     11310007     24.15%     94.79% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond      2179419      4.65%     99.44% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond       260365      0.56%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total      46830739                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return      2957543     40.93%     40.93% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect      2809437     38.88%     79.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect           17      0.00%     79.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       704252      9.75%     89.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond       745028     10.31%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond        10361      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total      7226638                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return          263      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect          102      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            5      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond      1401039     93.87%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           48      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond        91099      6.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total      1492556                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return     13656974     34.48%     34.48% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect     13656972     34.48%     68.97% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            5      0.00%     68.97% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond     10605744     26.78%     95.75% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond      1434391      3.62%     99.37% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%     99.37% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond       250004      0.63%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total     39604090                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return          263      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           57      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond      1392550     93.84%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           27      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond        91090      6.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total      1483991                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectCond      1392441    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::total      1392441                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::Return          263      0.29%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallDirect           57      0.06%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      0.00%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectCond          109      0.12%      0.47% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectUncond           27      0.03%      0.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91090     99.50%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::total        91550                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget      5412061     11.56%     11.56% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB     24547392     52.42%     63.97% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS     16614514     35.48%     99.45% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect       256772      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total     46830739                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       780083     52.26%     52.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return       621262     41.62%     93.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect          263      0.02%     93.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect        90946      6.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total      1492554                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted         11310007                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      5902437                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect          1492556                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           199                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.BTBLookups            46830739                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              779926                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits               28786715                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.614697                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            281                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups         260387                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits            256772                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            3615                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return     16614517     35.48%     35.48% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect     16466409     35.16%     70.64% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect           22      0.00%     70.64% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond     11310007     24.15%     94.79% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond      2179419      4.65%     99.44% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond       260365      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total     46830739                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return     16614517     92.08%     92.08% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          160      0.00%     92.08% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect           22      0.00%     92.08% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond      1168874      6.48%     98.56% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           86      0.00%     98.56% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond       260365      1.44%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total     18044024                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect          102      0.01%      0.01% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       779776     99.98%     99.99% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           48      0.01%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       779926                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect          102      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       779776     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           48      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       779926                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups       260387                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits       256772                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses         3615                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords        91104                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords       351491                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes            19423974                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops              19423971                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes           5766997                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used              13656974                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct           13656711                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect              263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts       67727361                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            127                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts          1492699                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    184437137                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     2.508870                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     3.042554                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       77000543     41.75%     41.75% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1       28635743     15.53%     57.27% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2        9799737      5.31%     62.59% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3       17871640      9.69%     72.28% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        5857300      3.18%     75.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5        2271280      1.23%     76.69% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6        2880909      1.56%     78.25% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7       12152248      6.59%     84.84% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8       27967737     15.16%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    184437137                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         84                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls             13656977                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass     13781982      2.98%      2.98% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu    271746816     58.73%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          131      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            4      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          131      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead    109138849     23.59%     85.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite     66196334     14.31%     99.60% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total    462728823                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples     27967737                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts           297098178                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps             462728823                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP     297098178                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP       462728823                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.651092                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.535881                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs         177199759                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts           1864973                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts        446922547                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts       110071007                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts       67128752                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass     13781982      2.98%      2.98% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu    271746816     58.73%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          131      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            4      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          131      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead    109138849     23.59%     85.29% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite     66196334     14.31%     99.60% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total    462728823                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl     39604091                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl     25697108                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl     13906983                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl     10605745                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl     28998346                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall     13656977                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn     13656974                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data    122806495                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total        122806495                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data    122809445                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total       122809445                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data       517525                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         517525                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data       546153                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        546153                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  36994358341                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  36994358341                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  36994358341                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  36994358341                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data    123324020                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total    123324020                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data    123355598                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total    123355598                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.004196                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.004196                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.004427                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.004427                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 71483.229488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 71483.229488                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 67736.254019                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 67736.254019                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs        23118                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets       740579                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs          548                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets        15272                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     42.186131                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets    48.492601                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       136381                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           136381                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data       320928                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       320928                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data       320928                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       320928                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       196597                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       196597                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       225217                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       225217                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  16345802341                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  16345802341                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  19058137841                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  19058137841                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.001594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.001594                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.001826                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.001826                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 83143.701791                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 83143.701791                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 84621.222381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 84621.222381                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                224611                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           26                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           26                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data       194000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total       194000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.619048                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.619048                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data  7461.538462                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total  7461.538462                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           26                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           26                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data       534000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total       534000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.619048                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.619048                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 20538.461538                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 20538.461538                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data     55837103                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total       55837103                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data       403206                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total       403206                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  27267577500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  27267577500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data     56240309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total     56240309                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.007169                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.007169                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 67626.914034                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 67626.914034                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data       320926                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       320926                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data        82280                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        82280                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data   6733432000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total   6733432000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.001463                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.001463                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 81835.585805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 81835.585805                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data         2950                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total         2950                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data        28628                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        28628                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data        31578                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total        31578                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.906581                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.906581                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        28620                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        28620                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   2712335500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   2712335500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.906327                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.906327                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 94770.632425                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 94770.632425                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data     66969392                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total      66969392                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       114319                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       114319                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data   9726780841                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total   9726780841                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data     67083711                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total     67083711                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.001704                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.001704                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 85084.551483                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 85084.551483                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrHits::cpu7.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       114317                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       114317                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data   9612370341                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total   9612370341                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.001704                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.001704                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 84085.222154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 84085.222154                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          309.949092                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs           123034751                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            225207                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs            546.318503                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick        79799244500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   309.949092                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.605369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.605369                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           34                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.078125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses         493647935                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses        493647935                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                52372126                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             51267401                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 80933959                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              7296074                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles               1555304                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved            23607079                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  152                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts             548537799                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  825                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.executeStats0.numInsts          520066305                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches        43372536                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts      123598924                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      77197469                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.688539                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads      87829667                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites     82782431                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads       2181801                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites      1830378                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads    597060550                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites    366281115                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs        200796393                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads    273080759                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches          41418678                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    128158227                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                3110908                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 299                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         1824                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                 63353129                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes              1100995                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         193424864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             2.899004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            3.283275                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                96769712     50.03%     50.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                 3603585      1.86%     51.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                 2217471      1.15%     53.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                15665187      8.10%     61.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 8362273      4.32%     65.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                 7992994      4.13%     69.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                16399771      8.48%     78.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                 5418335      2.80%     80.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                36995536     19.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           193424864                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts            360369420                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.862969                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches          46830739                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.242097                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles     63709060                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst     63352661                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total         63352661                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst     63352661                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total        63352661                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          468                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            468                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          468                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           468                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst     21254500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total     21254500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst     21254500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total     21254500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst     63353129                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total     63353129                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst     63353129                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total     63353129                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 45415.598291                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 45415.598291                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 45415.598291                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 45415.598291                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs           20                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs      6.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks          157                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total              157                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           80                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           80                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           80                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           80                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst          388                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total          388                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst          388                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total          388                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst     17278500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total     17278500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst     17278500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total     17278500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 44532.216495                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 44532.216495                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 44532.216495                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 44532.216495                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                   157                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst     63352661                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total       63352661                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          468                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          468                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst     21254500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total     21254500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst     63353129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total     63353129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 45415.598291                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 45415.598291                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           80                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           80                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst          388                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total          388                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst     17278500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total     17278500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 44532.216495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 44532.216495                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          166.865302                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs            63353049                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               388                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          163281.054124                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick        79799213500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst   166.865302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.651818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.651818                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024          231                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          224                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.902344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses         126706646                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses        126706646                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                  1555304                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   7457396                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 7551672                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts             530527689                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                1114                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts               125722745                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               80531841                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  118                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      263                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 7544911                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           115                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect        712533                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       807962                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts             1520495                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit               518952424                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount              517749120                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                333454628                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                503594457                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.676560                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.662149                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                   67108890                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads               15651735                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses               59809                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                115                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores              13403089                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 15678                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples         110039766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             2.692243                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            5.022161                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9             109945115     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                1441      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               21203      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                4293      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                 148      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 107      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                 281      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  96      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                 232      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                 260      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109               244      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119               351      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129               342      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139               392      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             22251      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159              2631      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169              3487      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              8983      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               948      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               962      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             17358      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              1379      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               668      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               550      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               520      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               439      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               500      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               424      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               404      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               359      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            3398      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             991                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total           110039766                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.addedLoadsAndStores        206254586                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu7.mmu.dtb.rdAccesses              123472642                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               77225626                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1144                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     1101                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               63353434                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      382                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  73805981750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 103505071224.442673                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1e+11-1.5e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value    616844000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value 146995119500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 176518329500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 147611963500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles               1555304                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                55988121                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               15245796                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                 84468923                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             36166720                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts             542574335                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 1218                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                424252                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents               8108586                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              26433312                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands          613138755                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                 1571578447                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               626777445                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  2306063                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps            533814532                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                79324126                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 36568159                       # count of insts added to the skid buffer (Count)
system.cpu7.rename.intReturned              327720675                       # count of registers freed and written back to integer free list (Count)
system.cpu7.rename.fpReturned                  932555                       # count of registers freed and written back to floating point free list (Count)
system.cpu7.rob.reads                       686112837                       # The number of ROB reads (Count)
system.cpu7.rob.writes                     1069903739                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts               297098178                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                 462728823                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   482                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1062                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   246                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 34630                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   273                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 39103                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   107                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                 10397                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                   143                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                   279                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                   280                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                 32978                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                   173                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                   148                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                   253                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                 21979                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    142533                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  482                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1062                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  246                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                34630                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  273                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                39103                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  107                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                10397                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                  143                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                  279                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                  280                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                32978                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                  173                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                  148                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                  253                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                21979                       # number of overall hits (Count)
system.l2.overallHits::total                   142533                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2135                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              436315                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 155                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              352736                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 119                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              347915                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                 162                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              152172                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                 181                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              123602                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                 123                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              354016                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                 165                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              123732                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                 135                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              202451                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2096114                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2135                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             436315                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                155                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             352736                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                119                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             347915                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                162                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             152172                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                181                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             123602                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                123                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             354016                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                165                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             123732                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                135                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             202451                       # number of overall misses (Count)
system.l2.overallMisses::total                2096114                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      177334500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    35247079000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       15235000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    32983045500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst       12790000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    32849859000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst       14699000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    14898630000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst       16784500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    10826772500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst       12726000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    33314659000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst       14965500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    10622998000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst       13705000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    18471943000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       189493225500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     177334500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   35247079000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      15235000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   32983045500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst      12790000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   32849859000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst      14699000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   14898630000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst      16784500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   10826772500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst      12726000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   33314659000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst      14965500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   10622998000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst      13705000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   18471943000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      189493225500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2617                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            437377                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               401                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            387366                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               392                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            387018                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               269                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            162569                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst               324                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            123881                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst               403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            386994                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst               338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            123880                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst               388                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            224430                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2238647                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2617                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           437377                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              401                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           387366                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              392                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           387018                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              269                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           162569                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst              324                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           123881                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst              403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           386994                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst              338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           123880                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst              388                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           224430                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2238647                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.815820                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.997572                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.386534                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.910601                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.303571                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.898963                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.602230                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.936046                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.558642                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.997748                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.305211                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.914784                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.488166                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.998805                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.347938                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.902067                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.936331                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.815820                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.997572                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.386534                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.910601                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.303571                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.898963                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.602230                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.936046                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.558642                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.997748                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.305211                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.914784                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.488166                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.998805                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.347938                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.902067                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.936331                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 83060.655738                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 80783.560043                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 98290.322581                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 93506.320591                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 107478.991597                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 94419.208715                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 90734.567901                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 97906.513682                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 92732.044199                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 87593.829388                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 103463.414634                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 94104.952883                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst        90700                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 85854.896066                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 101518.518519                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 91241.549807                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    90402.156324                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 83060.655738                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 80783.560043                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 98290.322581                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 93506.320591                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 107478.991597                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 94419.208715                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 90734.567901                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 97906.513682                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 92732.044199                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 87593.829388                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 103463.414634                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 94104.952883                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst        90700                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 85854.896066                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 101518.518519                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 91241.549807                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   90402.156324                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1268522                       # number of writebacks (Count)
system.l2.writebacks::total                   1268522                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                25                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                28                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 4                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                52                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                35                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   225                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               25                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               28                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                4                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               52                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               35                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  225                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2133                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          436315                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst             130                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          352731                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst              94                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          347914                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst             134                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          152168                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst             175                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          123599                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst              97                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          354011                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst             113                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          123731                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst             100                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          202444                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2095889                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2133                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         436315                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst            130                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         352731                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst             94                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         347914                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst            134                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         152168                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst            175                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         123599                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst             97                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         354011                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst            113                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         123731                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst            100                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         202444                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2095889                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    155740000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  30883929000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst     11472500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  29455447500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst      8988500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  29370629500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst     10213500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  13376611000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst     14570500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data   9590606000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst      8876500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  29774130500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst      9064500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data   9385676000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst      8980000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  16446905500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   168511841000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    155740000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  30883929000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst     11472500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  29455447500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst      8988500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  29370629500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst     10213500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  13376611000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst     14570500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data   9590606000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst      8876500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  29774130500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst      9064500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data   9385676000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst      8980000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  16446905500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  168511841000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.815055                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.997572                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.324190                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.910588                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.239796                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.898961                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.498141                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.936021                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.540123                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.997724                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.240695                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.914771                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.334320                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.998797                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.257732                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.902036                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.936230                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.815055                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.997572                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.324190                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.910588                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.239796                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.898961                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.498141                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.936021                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.540123                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.997724                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.240695                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.914771                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.334320                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.998797                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.257732                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.902036                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.936230                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 73014.533521                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 70783.560043                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst        88250                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 83506.829567                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 95622.340426                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 84419.222854                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 76220.149254                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 87906.859524                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst        83260                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 77594.527464                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst 91510.309278                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 84105.099842                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 80216.814159                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 75855.492965                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst        89800                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 81241.753275                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 80401.128590                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 73014.533521                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 70783.560043                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst        88250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 83506.829567                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 95622.340426                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 84419.222854                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 76220.149254                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 87906.859524                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst        83260                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 77594.527464                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst 91510.309278                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 84105.099842                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 80216.814159                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 75855.492965                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst        89800                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 81241.753275                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 80401.128590                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2695895                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       408079                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         408079                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            482                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            246                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            273                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            107                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst            143                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst            280                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst            173                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst            253                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1957                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2135                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          155                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          119                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst          162                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst          181                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst          123                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst          165                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst          135                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3175                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    177334500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     15235000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst     12790000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst     14699000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst     16784500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst     12726000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst     14965500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst     13705000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    278239500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2617                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          401                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          392                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          269                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst          324                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst          403                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst          338                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst          388                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5132                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.815820                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.386534                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.303571                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.602230                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.558642                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.305211                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.488166                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.347938                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.618667                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 83060.655738                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 98290.322581                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 107478.991597                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 90734.567901                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 92732.044199                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 103463.414634                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst        90700                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 101518.518519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87634.488189                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            2                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           25                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           28                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst            6                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           26                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           52                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           35                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            199                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2133                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst          130                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst           94                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst          134                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst          175                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst           97                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst          113                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst          100                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2976                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    155740000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst     11472500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst      8988500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst     10213500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst     14570500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst      8876500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst      9064500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst      8980000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    227906000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.815055                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.324190                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.239796                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.498141                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.540123                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.240695                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.334320                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.257732                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.579891                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 73014.533521                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst        88250                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 95622.340426                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 76220.149254                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst        83260                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst 91510.309278                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 80216.814159                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst        89800                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76581.317204                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               379                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data             15714                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data             18453                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              4100                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data               126                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data             13637                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                 7                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data             10250                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 62666                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          312127                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          181415                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          178666                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           78949                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data           61863                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          183516                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data           61983                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          103821                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             1162340                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  24855679000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  16721997000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  16529551500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   7666752500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data   4955863000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  16968763500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data   5168569000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data   9326699500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   102193875000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        312506                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        197129                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        197119                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         83049                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data         61989                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        197153                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data         61990                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        114071                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           1225006                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.998787                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.920286                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.906386                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.950632                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.997967                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.930830                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999887                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.910144                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.948844                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 79633.223015                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 92175.382410                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 92516.491666                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 97110.191389                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 80110.292097                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 92464.763290                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 83386.880274                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 89834.421745                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 87920.810606                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       312127                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       181415                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       178666                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        78949                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data        61863                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       183516                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data        61983                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       103821                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         1162340                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  21734409000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  14907847000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  14742891500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   6877262500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data   4337233000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  15133603500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data   4548739000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data   8288489500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  90570475000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.998787                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.920286                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.906386                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.950632                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.997967                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.930830                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999887                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.910144                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.948844                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 69633.223015                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 82175.382410                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 82516.491666                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 87110.191389                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 70110.292097                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 82464.763290                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 73386.880274                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 79834.421745                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77920.810606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           683                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         18916                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         20650                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data          6297                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data           153                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data         19341                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data           141                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data         11729                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             77910                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       124188                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       171321                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       169249                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        73223                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data        61739                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       170500                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data        61749                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data        98630                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          930599                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  10391400000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  16261048500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  16320307500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   7231877500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data   5870909500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  16345895500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data   5454429000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data   9145243500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  87021111000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       124871                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       190237                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       189899                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        79520                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data        61892                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       189841                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data        61890                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       110359                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1008509                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.994530                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.900566                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.891258                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.920812                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.997528                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.898120                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.997722                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.893720                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.922747                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 83674.751184                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 94915.675837                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 96427.792779                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 98765.107958                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 95092.397026                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 95870.354839                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 88332.264490                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 92722.736490                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 93510.858060                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            26                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       124188                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       171316                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       169248                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        73219                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data        61736                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       170495                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data        61748                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data        98623                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       930573                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   9149520000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  14547600500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  14627738000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   6499348500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data   5253373000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  14640527000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data   4836937000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data   8158416000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  77713460000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.994530                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.900540                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.891253                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.920762                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.997479                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.898094                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.997706                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.893656                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.922722                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 73674.751184                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 84916.764926                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 86427.833711                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 88765.873612                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 85094.159000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 85870.711751                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 78333.500680                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 82723.259280                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 83511.406413                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               10                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                9                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   32                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu4.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  9                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        59000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu1.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu3.data        59500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu4.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        179500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            1                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               41                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.285714                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu4.data     0.181818                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.219512                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data        14750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu1.data        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu3.data        29750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu4.data        15250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 19944.444444                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu3.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu4.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              9                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data        78000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data        20500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu3.data        39500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu4.data        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       178000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.285714                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu4.data     0.181818                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.219512                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu3.data        19750                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu4.data        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19777.777778                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2285                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2285                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2285                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2285                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1391676                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1391676                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1391676                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1391676                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2047.541088                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      4059031                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2697943                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.504491                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     351.151754                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        1.568448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      756.064278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.104065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      199.145963                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.032522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      169.892641                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.177415                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data       79.261417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.277226                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data       65.238254                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.089115                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data      233.156901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.101032                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data       71.536389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.161210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data      119.582456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.171461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000766                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.369172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.097239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.082955                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.038702                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.031855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.113846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.034930                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000079                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.058390                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999776                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1288                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  570                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   20567299                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  20567299                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1268522.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2132.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    436277.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       130.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    352349.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        94.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples    347478.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples       134.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples    151960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples       175.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples    123588.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples        97.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples    353696.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples       113.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples    123731.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples       100.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples    202265.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001587402500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        75857                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        75858                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             5148093                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1195189                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2095888                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1268522                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2095888                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1268522                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1569                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.06                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2095888                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1268522                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1295388                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  419177                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  185650                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   92741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   43151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   26296                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   14532                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    8242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    4759                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2465                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    538                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    215                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  22066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  23623                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  53937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  66925                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  72854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  76624                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  77952                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  79139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  79949                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  79742                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  81554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  82191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  79727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  79670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  79026                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  77392                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  77264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  76643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    127                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        75858                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      27.608413                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     15.782668                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127         75781     99.90%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           71      0.09%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            3      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         75858                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        75857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.722109                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.686161                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.126422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            51535     67.94%     67.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17             1215      1.60%     69.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            17742     23.39%     92.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             3897      5.14%     98.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20             1099      1.45%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              264      0.35%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               78      0.10%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               18      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                7      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         75857                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  100416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               134136832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             81185408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              413836148.29237819                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              250471522.57379410                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  324130256500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      96340.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       136448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     27921728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data     22550336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         6016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     22238592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         8576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data      9725440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst        11200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data      7909632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst         6208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     22636544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst         7232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data      7918784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst         6400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data     12944960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     81183936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 420966.515462348354                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 86143531.175594255328                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 25668.689967216360                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 69571824.932759374380                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 18560.437360910291                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 68610038.864833906293                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 26458.495812361482                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 30004724.057063065469                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 34554.005725098948                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 24402631.197448734194                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 19152.791744769132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 69837792.051111981273                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 22312.015125349608                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 24430866.756412673742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 19745.146128627970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 39937519.817069366574                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 250466981.190184503794                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2132                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       436315                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          130                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       352731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           94                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data       347914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst          134                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data       152168                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst          175                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data       123599                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst           97                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data       354011                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst          113                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data       123731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst          100                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data       202444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1268522                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     67801500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  13007960250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      5998500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data  14881183500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst      5011000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data  14991895000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      4618500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data   7071136000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst      7231750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data   4497184750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst      4783750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data  15146157000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst      4296250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data   4289859250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst      4786750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data   8094829750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7802754957000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     31801.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     29813.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     46142.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     42188.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     53308.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     43090.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     34466.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     46469.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     41324.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data     36385.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     49317.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data     42784.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     38019.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data     34670.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     47867.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data     39985.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6151060.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       136448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     27924160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         8320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data     22574784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         6016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     22266496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         8576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      9738752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst        11200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data      7910336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst         6208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     22656704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         7232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data      7918784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst         6400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data     12956416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      134136832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       136448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         6016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         8576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst        11200                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst         6208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         7232                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst         6400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       190400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     81185408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     81185408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       436315                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       352731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           94                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       347914                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst          134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       152168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst          175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       123599                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst           97                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       354011                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst          113                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       123731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst          100                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       202444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2095888                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1268522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1268522                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        420967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      86151034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         25669                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      69647251                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         18560                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      68696128                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         26458                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      30045794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst         34554                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      24404803                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst         19153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data      69899989                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst         22312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data      24430867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst         19745                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data      39972864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         413836148                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       420967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        25669                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        18560                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        26458                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst        34554                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst        19153                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst        22312                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst        19745                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        587418                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    250471523                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        250471523                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    250471523                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       420967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     86151034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        25669                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     69647251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        18560                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     68696128                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        26458                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     30045794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst        34554                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     24404803                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst        19153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data     69899989                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst        22312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data     24430867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst        19745                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data     39972864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        664307671                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2094319                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1268499                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       130757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       130593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       130374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       132202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       132330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       132043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       131007                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       130722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       130348                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       130830                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       129843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       130016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       131408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       130516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       130157                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       131173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        79092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        78754                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        79009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        80421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        80518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        80158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        79611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        79056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        79230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        79167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        78801                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        79055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        79187                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        78798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        78520                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        79122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             42816252250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat           10471595000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        82084733500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20444.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           39194.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1452727                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1108957                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            69.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       801122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   268.644826                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   156.492607                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   309.382805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       336008     41.94%     41.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       216217     26.99%     68.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        46062      5.75%     74.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        46340      5.78%     80.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        36434      4.55%     85.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        16236      2.03%     87.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        14040      1.75%     88.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        19122      2.39%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70663      8.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       801122                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         134036416                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       81183936                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              413.526347                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              250.466981                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.19                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.96                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.18                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2908050600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1545646575                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     7497199920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    3323151180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 25586233920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 116997327330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  25941967680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  183799577205                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   567.054611                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  66098109000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10823280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 247208904000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2812046160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1494611415                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     7456237740                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    3298382280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 25586233920.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 117171042240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  25795681440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  183614235195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   566.482798                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  65675249500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10823280000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 247631763500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              933548                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1268522                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            821224                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               456                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            1163972                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           1162340                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         933548                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6283610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6283610                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6283610                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    215322240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    215322240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                215322240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2079                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2097976                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2097976    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2097976                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         9637177000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        11185892500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4187722                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2095288                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            1017818                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2660198                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3343                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2270152                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              488                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             488                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           1226820                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          1226820                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5134                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1012688                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7597                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      1313281                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          973                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      1162256                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          949                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      1161704                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          612                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       487819                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          761                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       373155                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      1162301                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          802                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       373204                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          933                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       674287                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6721615                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       318592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     48048768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        36608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     40029248                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        35648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     40072192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        21952                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     16842880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port        27968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     11927680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        36992                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     40072832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port        29696                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     11926720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port        34880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     23091904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               232554560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2702337                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  81569088                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4941025                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.215113                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.440507                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3906783     79.07%     79.07% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1022487     20.69%     99.76% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                    4081      0.08%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                    3232      0.07%     99.91% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    1649      0.03%     99.94% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                    1536      0.03%     99.97% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     640      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     519      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      98      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4941025                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 324130293000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3636491484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3928491                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         657534487                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy           418416                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        244436868                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy           488989                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        187375487                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy           617431                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        581953334                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy           533407                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        187444955                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy           599923                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        337887874                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            615918                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         581698309                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy            600423                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         581566771                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4482929                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2235044                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        19329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1017677                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1013493                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops         4184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
