TimeQuest Timing Analyzer report for uart_syn
Sat Jun 26 22:35:17 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sys_clk'
 13. Slow 1200mV 85C Model Hold: 'sys_clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'sys_clk'
 27. Slow 1200mV 0C Model Hold: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'sys_clk'
 40. Fast 1200mV 0C Model Hold: 'sys_clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; uart_syn                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; sys_clk    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { sys_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 214.5 MHz ; 214.5 MHz       ; sys_clk    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; sys_clk ; -3.662 ; -585.149         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; sys_clk ; 0.433 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; sys_clk ; -3.000 ; -297.426                       ;
+---------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_clk'                                                                                                                                     ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.662 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.582      ;
; -3.662 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.582      ;
; -3.662 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.582      ;
; -3.662 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.582      ;
; -3.662 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.582      ;
; -3.653 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[13]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[14]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[15]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[16]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[18]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[19]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[21]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[20]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.653 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[26]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.573      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.623 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.542      ;
; -3.561 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.482      ;
; -3.561 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.482      ;
; -3.561 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.482      ;
; -3.561 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.482      ;
; -3.561 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.482      ;
; -3.550 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.471      ;
; -3.550 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.471      ;
; -3.550 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.471      ;
; -3.550 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.471      ;
; -3.550 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.080     ; 4.471      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.530 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.449      ;
; -3.484 ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD2 ; uart_scan_seg:u_uart_scan_seg|seg_led[2]     ; sys_clk      ; sys_clk     ; 1.000        ; -0.570     ; 3.915      ;
; -3.484 ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD2 ; uart_scan_seg:u_uart_scan_seg|seg_led[1]     ; sys_clk      ; sys_clk     ; 1.000        ; -0.570     ; 3.915      ;
; -3.481 ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[15] ; sys_clk      ; sys_clk     ; 1.000        ; -0.577     ; 3.905      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.471 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.390      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.470 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.579     ; 3.892      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[13]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[14]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[15]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[16]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[18]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[19]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[21]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[20]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.460 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[26]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.067     ; 4.394      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.081     ; 4.373      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
; -3.453 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.082     ; 4.372      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_clk'                                                                                                                                     ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; uart_receive:u_uart_receive|data_r[7]        ; uart_receive:u_uart_receive|data_r[7]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_receive:u_uart_receive|data_r[4]        ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; uart_receive:u_uart_receive|data_r[3]        ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_beep:u_uart_beep|beep_en                ; uart_beep:u_uart_beep|beep_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; uart_beep:u_uart_beep|beep_flag              ; uart_beep:u_uart_beep|beep_flag              ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_sender:u_uart_sender|count_data_s[2]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; uart_receive:u_uart_receive|flag_r           ; uart_receive:u_uart_receive|flag_r           ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|data_r[1]        ; uart_receive:u_uart_receive|data_r[1]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|data_r[0]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|data_r[2]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|data_r[6]        ; uart_receive:u_uart_receive|data_r[6]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|data_r[5]        ; uart_receive:u_uart_receive|data_r[5]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_scan_seg:u_uart_scan_seg|start_flag     ; uart_scan_seg:u_uart_scan_seg|start_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_sender:u_uart_sender|flag_s             ; uart_sender:u_uart_sender|flag_s             ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|count_data_r[2]  ; uart_receive:u_uart_receive|count_data_r[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_receive:u_uart_receive|count_data_r[1]  ; uart_receive:u_uart_receive|count_data_r[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|count_data_r[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; uart_receive:u_uart_receive|uart_finish      ; uart_scan_seg:u_uart_scan_seg|uart_en_1      ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.793      ;
; 0.514 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.808      ;
; 0.543 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.837      ;
; 0.548 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.841      ;
; 0.549 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[3]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.842      ;
; 0.574 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.867      ;
; 0.592 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.885      ;
; 0.599 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.387      ;
; 0.603 ; uart_scan_seg:u_uart_scan_seg|count_clk[5]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.393      ;
; 0.606 ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.394      ;
; 0.606 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.574      ; 1.392      ;
; 0.607 ; uart_beep:u_uart_beep|count[23]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.575      ; 1.394      ;
; 0.609 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.577      ; 1.398      ;
; 0.615 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.403      ;
; 0.619 ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.409      ;
; 0.620 ; uart_scan_seg:u_uart_scan_seg|count_clk[7]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.410      ;
; 0.621 ; uart_scan_seg:u_uart_scan_seg|count_clk3[23] ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.411      ;
; 0.621 ; uart_scan_seg:u_uart_scan_seg|count_clk3[25] ; uart_scan_seg:u_uart_scan_seg|count_clk3[26] ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.411      ;
; 0.623 ; uart_beep:u_uart_beep|count[1]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.574      ; 1.409      ;
; 0.624 ; uart_beep:u_uart_beep|count[21]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.575      ; 1.411      ;
; 0.627 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.579      ; 1.418      ;
; 0.630 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.418      ;
; 0.630 ; uart_beep:u_uart_beep|count[11]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.574      ; 1.416      ;
; 0.636 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.579      ; 1.427      ;
; 0.637 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.427      ;
; 0.638 ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.579      ; 1.429      ;
; 0.639 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.427      ;
; 0.642 ; uart_beep:u_uart_beep|count[20]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.575      ; 1.429      ;
; 0.643 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|uart_data[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.579      ; 1.434      ;
; 0.644 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|uart_data[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.937      ;
; 0.646 ; uart_receive:u_uart_receive|uart_data[1]     ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; uart_beep:u_uart_beep|count[10]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.574      ; 1.433      ;
; 0.694 ; uart_receive:u_uart_receive|uart_data[7]     ; uart_sender:u_uart_sender|data_s[7]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.988      ;
; 0.695 ; uart_receive:u_uart_receive|uart_data[6]     ; uart_sender:u_uart_sender|data_s[6]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 0.989      ;
; 0.716 ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.029      ;
; 0.717 ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.030      ;
; 0.718 ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.031      ;
; 0.718 ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.031      ;
; 0.720 ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.033      ;
; 0.720 ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.033      ;
; 0.722 ; uart_receive:u_uart_receive|uart_data[5]     ; uart_sender:u_uart_sender|data_s[5]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.016      ;
; 0.724 ; uart_receive:u_uart_receive|count_data_r[3]  ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.512      ;
; 0.725 ; uart_receive:u_uart_receive|uart_data[4]     ; uart_sender:u_uart_sender|data_s[4]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.019      ;
; 0.726 ; uart_beep:u_uart_beep|count[5]               ; uart_beep:u_uart_beep|count[5]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.038      ;
; 0.727 ; uart_beep:u_uart_beep|count[25]              ; uart_beep:u_uart_beep|count[25]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.040      ;
; 0.727 ; uart_beep:u_uart_beep|count[2]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.039      ;
; 0.728 ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.042      ;
; 0.728 ; uart_beep:u_uart_beep|count[24]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.041      ;
; 0.729 ; uart_beep:u_uart_beep|count[4]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.041      ;
; 0.733 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.577      ; 1.522      ;
; 0.733 ; uart_receive:u_uart_receive|count_data_r[3]  ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.576      ; 1.521      ;
; 0.734 ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.047      ;
; 0.735 ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.048      ;
; 0.736 ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[5]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.574      ; 1.523      ;
; 0.738 ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; uart_beep:u_uart_beep|count[23]              ; uart_beep:u_uart_beep|count[25]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.575      ; 1.525      ;
; 0.738 ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.588      ; 1.538      ;
; 0.740 ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.056      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk[9]   ; uart_scan_seg:u_uart_scan_seg|count_clk[9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.056      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk[3]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.532      ;
; 0.742 ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.056      ;
; 0.743 ; uart_scan_seg:u_uart_scan_seg|count_clk[3]   ; uart_scan_seg:u_uart_scan_seg|count_clk[3]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.082      ; 1.037      ;
; 0.743 ; uart_scan_seg:u_uart_scan_seg|count_clk2[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; uart_scan_seg:u_uart_scan_seg|count_clk[5]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.578      ; 1.533      ;
; 0.743 ; uart_beep:u_uart_beep|count[12]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.100      ; 1.055      ;
; 0.743 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.579      ; 1.534      ;
; 0.743 ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.102      ; 1.057      ;
; 0.744 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.081      ; 1.037      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                      ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_en                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_flag              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[14]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[15]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[16]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[17]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[18]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[19]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[20]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[21]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[22]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[23]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[24]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[25]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[26]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[9]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|uart_en_1              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|flag_r           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_finish      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_0         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sys_rst   ; sys_clk    ; 1.047 ; 1.146 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; 2.949 ; 3.103 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.249  ; 0.074  ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; -2.462 ; -2.610 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 8.077 ; 7.897 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 9.825 ; 9.938 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 9.129 ; 9.185 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 8.524 ; 8.806 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 7.413 ; 7.534 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 7.799 ; 8.006 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 8.236 ; 8.395 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 7.662 ; 7.805 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 9.825 ; 9.938 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 8.580 ; 8.868 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 8.042 ; 8.231 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 7.764 ; 7.856 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 8.339 ; 8.560 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 8.580 ; 8.868 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 8.189 ; 8.400 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 8.236 ; 8.491 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 7.953 ; 7.772 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 7.794 ; 7.619 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 7.155 ; 7.273 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 8.801 ; 8.857 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 8.222 ; 8.494 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 7.155 ; 7.273 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 7.519 ; 7.720 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 7.944 ; 8.099 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 7.393 ; 7.533 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 9.532 ; 9.638 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 7.491 ; 7.581 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 7.758 ; 7.941 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 7.491 ; 7.581 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 8.043 ; 8.256 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 8.271 ; 8.549 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 7.900 ; 8.103 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 7.945 ; 8.192 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 7.675 ; 7.499 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 227.27 MHz ; 227.27 MHz      ; sys_clk    ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -3.400 ; -534.910        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.383 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -297.426                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.400 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.329      ;
; -3.400 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.329      ;
; -3.400 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.329      ;
; -3.400 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.329      ;
; -3.400 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.329      ;
; -3.393 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.322      ;
; -3.393 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.322      ;
; -3.393 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.322      ;
; -3.393 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.322      ;
; -3.393 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.322      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.360 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.289      ;
; -3.317 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[13]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[14]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[15]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[16]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[18]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[19]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[21]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[20]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.317 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[26]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.247      ;
; -3.308 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.238      ;
; -3.308 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.238      ;
; -3.308 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.238      ;
; -3.308 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.238      ;
; -3.308 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.072     ; 4.238      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.270 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.199      ;
; -3.226 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.155      ;
; -3.226 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.155      ;
; -3.226 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.155      ;
; -3.226 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.155      ;
; -3.226 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.155      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.221 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.683      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.207 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.136      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.196 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.073     ; 4.125      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.192 ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.540     ; 3.654      ;
; -3.191 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.134      ;
; -3.191 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.134      ;
; -3.191 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[13]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.134      ;
; -3.191 ; uart_beep:u_uart_beep|count[6]               ; uart_beep:u_uart_beep|count[14]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.059     ; 4.134      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_beep:u_uart_beep|beep_en                ; uart_beep:u_uart_beep|beep_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_receive:u_uart_receive|data_r[7]        ; uart_receive:u_uart_receive|data_r[7]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_receive:u_uart_receive|data_r[4]        ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_receive:u_uart_receive|data_r[3]        ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; uart_beep:u_uart_beep|beep_flag              ; uart_beep:u_uart_beep|beep_flag              ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_scan_seg:u_uart_scan_seg|start_flag     ; uart_scan_seg:u_uart_scan_seg|start_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_sender:u_uart_sender|flag_s             ; uart_sender:u_uart_sender|flag_s             ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_sender:u_uart_sender|count_data_s[2]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_receive:u_uart_receive|flag_r           ; uart_receive:u_uart_receive|flag_r           ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_receive:u_uart_receive|count_data_r[2]  ; uart_receive:u_uart_receive|count_data_r[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_receive:u_uart_receive|count_data_r[1]  ; uart_receive:u_uart_receive|count_data_r[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_receive:u_uart_receive|data_r[1]        ; uart_receive:u_uart_receive|data_r[1]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|data_r[0]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|data_r[2]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_receive:u_uart_receive|data_r[6]        ; uart_receive:u_uart_receive|data_r[6]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_receive:u_uart_receive|data_r[5]        ; uart_receive:u_uart_receive|data_r[5]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|count_data_r[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.684      ;
; 0.468 ; uart_receive:u_uart_receive|uart_finish      ; uart_scan_seg:u_uart_scan_seg|uart_en_1      ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.737      ;
; 0.476 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.744      ;
; 0.502 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.770      ;
; 0.505 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.773      ;
; 0.507 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[3]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.775      ;
; 0.535 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.803      ;
; 0.540 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.275      ;
; 0.544 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.539      ; 1.278      ;
; 0.551 ; uart_scan_seg:u_uart_scan_seg|count_clk[5]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.286      ;
; 0.551 ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.288      ;
; 0.551 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.535      ; 1.281      ;
; 0.557 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.825      ;
; 0.558 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.295      ;
; 0.560 ; uart_beep:u_uart_beep|count[23]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.533      ; 1.288      ;
; 0.560 ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.295      ;
; 0.561 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.296      ;
; 0.564 ; uart_scan_seg:u_uart_scan_seg|count_clk[7]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.299      ;
; 0.566 ; uart_scan_seg:u_uart_scan_seg|count_clk3[23] ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.301      ;
; 0.566 ; uart_scan_seg:u_uart_scan_seg|count_clk3[25] ; uart_scan_seg:u_uart_scan_seg|count_clk3[26] ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.301      ;
; 0.569 ; uart_beep:u_uart_beep|count[1]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.535      ; 1.299      ;
; 0.572 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.307      ;
; 0.573 ; uart_beep:u_uart_beep|count[21]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.533      ; 1.301      ;
; 0.575 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.312      ;
; 0.575 ; uart_beep:u_uart_beep|count[11]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.535      ; 1.305      ;
; 0.577 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.312      ;
; 0.577 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.312      ;
; 0.579 ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.314      ;
; 0.583 ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.318      ;
; 0.585 ; uart_beep:u_uart_beep|count[10]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.535      ; 1.315      ;
; 0.586 ; uart_beep:u_uart_beep|count[20]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.533      ; 1.314      ;
; 0.600 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|uart_data[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|uart_data[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; uart_receive:u_uart_receive|uart_data[1]     ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.869      ;
; 0.619 ; uart_receive:u_uart_receive|uart_data[7]     ; uart_sender:u_uart_sender|data_s[7]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.888      ;
; 0.619 ; uart_receive:u_uart_receive|uart_data[6]     ; uart_sender:u_uart_sender|data_s[6]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.888      ;
; 0.642 ; uart_receive:u_uart_receive|uart_data[5]     ; uart_sender:u_uart_sender|data_s[5]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.911      ;
; 0.645 ; uart_receive:u_uart_receive|uart_data[4]     ; uart_sender:u_uart_sender|data_s[4]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.074      ; 0.914      ;
; 0.646 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[5]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.535      ; 1.376      ;
; 0.647 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.539      ; 1.381      ;
; 0.648 ; uart_receive:u_uart_receive|count_data_r[3]  ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.383      ;
; 0.654 ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.552      ; 1.401      ;
; 0.656 ; uart_scan_seg:u_uart_scan_seg|count_clk2[11] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.393      ;
; 0.657 ; uart_beep:u_uart_beep|count[23]              ; uart_beep:u_uart_beep|count[25]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.533      ; 1.385      ;
; 0.658 ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.393      ;
; 0.661 ; uart_receive:u_uart_receive|count_data_r[3]  ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.396      ;
; 0.665 ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.951      ;
; 0.667 ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.953      ;
; 0.668 ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.954      ;
; 0.668 ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.954      ;
; 0.668 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.539      ; 1.402      ;
; 0.669 ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.552      ; 1.416      ;
; 0.670 ; uart_scan_seg:u_uart_scan_seg|count_clk[3]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.405      ;
; 0.671 ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.957      ;
; 0.671 ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.957      ;
; 0.673 ; uart_scan_seg:u_uart_scan_seg|count_clk[5]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.408      ;
; 0.675 ; uart_scan_seg:u_uart_scan_seg|count_clk3[21] ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.410      ;
; 0.675 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.410      ;
; 0.676 ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; uart_scan_seg:u_uart_scan_seg|count_clk[27]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.411      ;
; 0.676 ; uart_beep:u_uart_beep|count[25]              ; uart_beep:u_uart_beep|count[25]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.962      ;
; 0.677 ; uart_beep:u_uart_beep|count[24]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.091      ; 0.963      ;
; 0.678 ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.092      ; 0.965      ;
; 0.678 ; uart_beep:u_uart_beep|count[2]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.963      ;
; 0.678 ; uart_beep:u_uart_beep|count[5]               ; uart_beep:u_uart_beep|count[5]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.963      ;
; 0.680 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.417      ;
; 0.681 ; uart_beep:u_uart_beep|count[4]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.090      ; 0.966      ;
; 0.682 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.417      ;
; 0.682 ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.417      ;
; 0.683 ; uart_scan_seg:u_uart_scan_seg|count_clk2[11] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.542      ; 1.420      ;
; 0.684 ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; uart_scan_seg:u_uart_scan_seg|count_clk3[13] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.420      ;
; 0.685 ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; uart_scan_seg:u_uart_scan_seg|count_clk[27]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.420      ;
; 0.686 ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.421      ;
; 0.686 ; uart_scan_seg:u_uart_scan_seg|count_clk[2]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.540      ; 1.421      ;
; 0.687 ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.073      ; 0.955      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                       ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_en                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_flag              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[10]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[11]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[12]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[13]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[14]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[15]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[16]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[17]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[18]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[19]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[20]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[21]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[22]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[23]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[24]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[25]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[26]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[3]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[4]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[5]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[6]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[7]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[8]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[9]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|uart_en_1              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[10]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[11]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[12]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[13]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[14]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[15]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[8]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[9]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[0]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[1]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[2]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[3]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[4]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[5]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[6]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[7]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|flag_r           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[7]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_finish      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_0         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.967 ; 1.166 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; 2.659 ; 2.640 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.250  ; -0.026 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; -2.222 ; -2.205 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 7.429 ; 7.131 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 8.779 ; 9.099 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 8.276 ; 8.454 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 7.677 ; 8.119 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 6.695 ; 6.883 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 7.027 ; 7.350 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 7.440 ; 7.703 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 6.906 ; 7.168 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 8.779 ; 9.099 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 7.740 ; 8.178 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 7.249 ; 7.589 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 6.985 ; 7.231 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 7.514 ; 7.892 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 7.740 ; 8.178 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 7.372 ; 7.734 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 7.423 ; 7.824 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 7.296 ; 7.019 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 7.148 ; 6.861 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 6.443 ; 6.625 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 7.961 ; 8.133 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 7.385 ; 7.811 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 6.443 ; 6.625 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 6.759 ; 7.069 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 7.157 ; 7.411 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 6.646 ; 6.898 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 8.496 ; 8.803 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 6.722 ; 6.960 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 6.975 ; 7.303 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 6.722 ; 6.960 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 7.230 ; 7.594 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 7.443 ; 7.865 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 7.094 ; 7.443 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 7.142 ; 7.528 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 7.022 ; 6.754 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; sys_clk ; -1.069 ; -135.289        ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; sys_clk ; 0.178 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; sys_clk ; -3.000 ; -214.740                      ;
+---------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_clk'                                                                                                                                      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.069 ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD2 ; uart_scan_seg:u_uart_scan_seg|seg_led[2]     ; sys_clk      ; sys_clk     ; 1.000        ; -0.245     ; 1.811      ;
; -1.069 ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD2 ; uart_scan_seg:u_uart_scan_seg|seg_led[1]     ; sys_clk      ; sys_clk     ; 1.000        ; -0.245     ; 1.811      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.973 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.923      ;
; -0.971 ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD1 ; uart_scan_seg:u_uart_scan_seg|seg_led[5]     ; sys_clk      ; sys_clk     ; 1.000        ; -0.237     ; 1.721      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[13]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[14]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[15]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[16]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[18]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[19]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[21]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[20]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.945 ; uart_beep:u_uart_beep|count[16]              ; uart_beep:u_uart_beep|count[26]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.895      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.916 ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.867      ;
; -0.905 ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[15] ; sys_clk      ; sys_clk     ; 1.000        ; -0.237     ; 1.655      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.902 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.853      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[18] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.896 ; uart_scan_seg:u_uart_scan_seg|count_clk3[20] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.846      ;
; -0.891 ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[15] ; sys_clk      ; sys_clk     ; 1.000        ; -0.237     ; 1.641      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.888 ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.839      ;
; -0.886 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.836      ;
; -0.886 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.836      ;
; -0.886 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.836      ;
; -0.886 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.836      ;
; -0.886 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.836      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.879 ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.036     ; 1.830      ;
; -0.872 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD1 ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 1.804      ;
; -0.872 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|word_sel.WORD2 ; sys_clk      ; sys_clk     ; 1.000        ; -0.055     ; 1.804      ;
; -0.868 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.818      ;
; -0.868 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.818      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[22]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[14]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[15]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[19]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[20]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[21]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.866 ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; uart_scan_seg:u_uart_scan_seg|count_clk[23]  ; sys_clk      ; sys_clk     ; 1.000        ; -0.238     ; 1.615      ;
; -0.858 ; uart_beep:u_uart_beep|count[17]              ; uart_beep:u_uart_beep|count[23]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.808      ;
; -0.858 ; uart_beep:u_uart_beep|count[17]              ; uart_beep:u_uart_beep|count[17]              ; sys_clk      ; sys_clk     ; 1.000        ; -0.037     ; 1.808      ;
+--------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_clk'                                                                                                                                      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                    ; To Node                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; uart_receive:u_uart_receive|data_r[7]        ; uart_receive:u_uart_receive|data_r[7]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_receive:u_uart_receive|data_r[4]        ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; uart_receive:u_uart_receive|data_r[3]        ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; uart_scan_seg:u_uart_scan_seg|word_sel2      ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; uart_beep:u_uart_beep|beep_en                ; uart_beep:u_uart_beep|beep_en                ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_beep:u_uart_beep|beep_flag              ; uart_beep:u_uart_beep|beep_flag              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; uart_receive:u_uart_receive|data_r[1]        ; uart_receive:u_uart_receive|data_r[1]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|data_r[0]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|data_r[2]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_receive:u_uart_receive|data_r[6]        ; uart_receive:u_uart_receive|data_r[6]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_receive:u_uart_receive|data_r[5]        ; uart_receive:u_uart_receive|data_r[5]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_scan_seg:u_uart_scan_seg|start_flag     ; uart_scan_seg:u_uart_scan_seg|start_flag     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; uart_scan_seg:u_uart_scan_seg|sel[0]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; uart_scan_seg:u_uart_scan_seg|sel[1]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; uart_scan_seg:u_uart_scan_seg|sel[3]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_sender:u_uart_sender|flag_s             ; uart_sender:u_uart_sender|flag_s             ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_sender:u_uart_sender|count_data_s[2]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_receive:u_uart_receive|flag_r           ; uart_receive:u_uart_receive|flag_r           ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_receive:u_uart_receive|count_data_r[2]  ; uart_receive:u_uart_receive|count_data_r[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_receive:u_uart_receive|count_data_r[1]  ; uart_receive:u_uart_receive|count_data_r[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; uart_receive:u_uart_receive|uart_finish      ; uart_scan_seg:u_uart_scan_seg|uart_en_1      ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.313      ;
; 0.194 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[0]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|count_data_r[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.314      ;
; 0.209 ; uart_sender:u_uart_sender|count_data_s[1]    ; uart_sender:u_uart_sender|count_data_s[2]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.329      ;
; 0.224 ; uart_sender:u_uart_sender|count_data_s[0]    ; uart_sender:u_uart_sender|count_data_s[1]    ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.344      ;
; 0.229 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; uart_beep:u_uart_beep|uart_en_1              ; uart_sender:u_uart_sender|data_s[3]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.349      ;
; 0.241 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[5]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.361      ;
; 0.241 ; uart_scan_seg:u_uart_scan_seg|sel[4]         ; uart_scan_seg:u_uart_scan_seg|sel[2]         ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.361      ;
; 0.246 ; uart_scan_seg:u_uart_scan_seg|count_clk[5]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.568      ;
; 0.248 ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.237      ; 0.569      ;
; 0.248 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.234      ; 0.566      ;
; 0.249 ; uart_beep:u_uart_beep|count[23]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.236      ; 0.569      ;
; 0.250 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[4]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.572      ;
; 0.253 ; uart_receive:u_uart_receive|data_r[0]        ; uart_receive:u_uart_receive|uart_data[0]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; uart_scan_seg:u_uart_scan_seg|count_clk[7]   ; uart_scan_seg:u_uart_scan_seg|count_clk[8]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.575      ;
; 0.254 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.576      ;
; 0.254 ; uart_scan_seg:u_uart_scan_seg|count_clk3[23] ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.576      ;
; 0.254 ; uart_scan_seg:u_uart_scan_seg|count_clk3[25] ; uart_scan_seg:u_uart_scan_seg|count_clk3[26] ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.576      ;
; 0.254 ; uart_receive:u_uart_receive|uart_data[1]     ; uart_sender:u_uart_sender|data_s[1]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_receive:u_uart_receive|data_r[2]        ; uart_receive:u_uart_receive|uart_data[2]     ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; uart_beep:u_uart_beep|count[21]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.236      ; 0.575      ;
; 0.257 ; uart_beep:u_uart_beep|count[1]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.234      ; 0.575      ;
; 0.257 ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.579      ;
; 0.259 ; uart_beep:u_uart_beep|count[11]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.234      ; 0.577      ;
; 0.261 ; uart_receive:u_uart_receive|uart_data[7]     ; uart_sender:u_uart_sender|data_s[7]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; uart_receive:u_uart_receive|uart_data[6]     ; uart_sender:u_uart_sender|data_s[6]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.382      ;
; 0.261 ; uart_receive:u_uart_receive|count_data_r[0]  ; uart_receive:u_uart_receive|data_r[3]        ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.583      ;
; 0.263 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[17]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.585      ;
; 0.263 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.237      ; 0.584      ;
; 0.264 ; uart_scan_seg:u_uart_scan_seg|count_clk[25]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.586      ;
; 0.265 ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.587      ;
; 0.266 ; uart_scan_seg:u_uart_scan_seg|count_clk[16]  ; uart_scan_seg:u_uart_scan_seg|count_clk[18]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.588      ;
; 0.266 ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.237      ; 0.587      ;
; 0.267 ; uart_scan_seg:u_uart_scan_seg|count_clk[24]  ; uart_scan_seg:u_uart_scan_seg|count_clk[26]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.238      ; 0.589      ;
; 0.268 ; uart_beep:u_uart_beep|count[20]              ; uart_beep:u_uart_beep|count[22]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.236      ; 0.588      ;
; 0.271 ; uart_receive:u_uart_receive|uart_data[5]     ; uart_sender:u_uart_sender|data_s[5]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; uart_beep:u_uart_beep|count[10]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.234      ; 0.590      ;
; 0.273 ; uart_receive:u_uart_receive|uart_data[4]     ; uart_sender:u_uart_sender|data_s[4]          ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.394      ;
; 0.284 ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.413      ;
; 0.285 ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[5]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[4]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[6]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.415      ;
; 0.291 ; uart_beep:u_uart_beep|count[25]              ; uart_beep:u_uart_beep|count[25]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; uart_beep:u_uart_beep|count[24]              ; uart_beep:u_uart_beep|count[24]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.420      ;
; 0.292 ; uart_beep:u_uart_beep|count[5]               ; uart_beep:u_uart_beep|count[5]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; uart_beep:u_uart_beep|count[4]               ; uart_beep:u_uart_beep|count[4]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; uart_beep:u_uart_beep|count[2]               ; uart_beep:u_uart_beep|count[2]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.423      ;
; 0.294 ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[7]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[9]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[19] ; uart_scan_seg:u_uart_scan_seg|count_clk3[19] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; uart_scan_seg:u_uart_scan_seg|count_clk3[24] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[26] ; uart_scan_seg:u_uart_scan_seg|count_clk3[26] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; uart_scan_seg:u_uart_scan_seg|count_clk3[16] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; uart_scan_seg:u_uart_scan_seg|count_clk[4]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk[9]   ; uart_scan_seg:u_uart_scan_seg|count_clk[9]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk[12]  ; uart_scan_seg:u_uart_scan_seg|count_clk[12]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk2[17] ; uart_scan_seg:u_uart_scan_seg|count_clk2[17] ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_beep:u_uart_beep|count[3]               ; uart_beep:u_uart_beep|count[3]               ; sys_clk      ; sys_clk     ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; uart_scan_seg:u_uart_scan_seg|count_clk[6]   ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_beep:u_uart_beep|count[12]              ; uart_beep:u_uart_beep|count[12]              ; sys_clk      ; sys_clk     ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ; sys_clk      ; sys_clk     ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; uart_scan_seg:u_uart_scan_seg|count_clk3[8]  ; sys_clk      ; sys_clk     ; 0.000        ; 0.037      ; 0.419      ;
+-------+----------------------------------------------+----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                       ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; sys_clk ; Rise       ; sys_clk                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_en                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|beep_flag              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|count[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_beep:u_uart_beep|uart_en_1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[10]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[11]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[12]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[13]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[14]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[15]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_clk[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|count_data_r[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|data_r[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|flag_r           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_data[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_finish      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_receive:u_uart_receive|uart_r_1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk2[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; sys_clk ; Rise       ; uart_scan_seg:u_uart_scan_seg|count_clk3[14] ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.551 ; 0.799 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; 1.305 ; 1.923 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.019  ; -0.270 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; -1.093 ; -1.701 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 3.674 ; 3.755 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 4.993 ; 4.798 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 4.462 ; 4.267 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 4.146 ; 3.999 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 3.593 ; 3.500 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 3.762 ; 3.652 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 3.948 ; 3.837 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 3.708 ; 3.600 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 4.993 ; 4.798 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 4.192 ; 4.040 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 3.930 ; 3.785 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 3.761 ; 3.632 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 4.091 ; 3.937 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 4.192 ; 4.040 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 3.993 ; 3.851 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 4.004 ; 3.880 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 3.681 ; 3.790 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 3.553 ; 3.631 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 3.474 ; 3.385 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 4.309 ; 4.122 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 4.006 ; 3.865 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 3.474 ; 3.385 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 3.638 ; 3.532 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 3.815 ; 3.709 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 3.585 ; 3.482 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 4.858 ; 4.669 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 3.642 ; 3.517 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 3.804 ; 3.663 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 3.642 ; 3.517 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 3.958 ; 3.809 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 4.052 ; 3.906 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 3.864 ; 3.727 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 3.871 ; 3.752 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 3.559 ; 3.664 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.662   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  sys_clk         ; -3.662   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -585.149 ; 0.0   ; 0.0      ; 0.0     ; -297.426            ;
;  sys_clk         ; -585.149 ; 0.000 ; N/A      ; N/A     ; -297.426            ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; sys_rst   ; sys_clk    ; 1.047 ; 1.166 ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; 2.949 ; 3.103 ; Rise       ; sys_clk         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; sys_rst   ; sys_clk    ; 0.250  ; 0.074  ; Rise       ; sys_clk         ;
; uart_r    ; sys_clk    ; -1.093 ; -1.701 ; Rise       ; sys_clk         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 8.077 ; 7.897 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 9.825 ; 9.938 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 9.129 ; 9.185 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 8.524 ; 8.806 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 7.413 ; 7.534 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 7.799 ; 8.006 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 8.236 ; 8.395 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 7.662 ; 7.805 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 9.825 ; 9.938 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 8.580 ; 8.868 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 8.042 ; 8.231 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 7.764 ; 7.856 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 8.339 ; 8.560 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 8.580 ; 8.868 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 8.189 ; 8.400 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 8.236 ; 8.491 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 7.953 ; 7.772 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; beep_en     ; sys_clk    ; 3.553 ; 3.631 ; Rise       ; sys_clk         ;
; seg_led[*]  ; sys_clk    ; 3.474 ; 3.385 ; Rise       ; sys_clk         ;
;  seg_led[0] ; sys_clk    ; 4.309 ; 4.122 ; Rise       ; sys_clk         ;
;  seg_led[1] ; sys_clk    ; 4.006 ; 3.865 ; Rise       ; sys_clk         ;
;  seg_led[2] ; sys_clk    ; 3.474 ; 3.385 ; Rise       ; sys_clk         ;
;  seg_led[3] ; sys_clk    ; 3.638 ; 3.532 ; Rise       ; sys_clk         ;
;  seg_led[4] ; sys_clk    ; 3.815 ; 3.709 ; Rise       ; sys_clk         ;
;  seg_led[5] ; sys_clk    ; 3.585 ; 3.482 ; Rise       ; sys_clk         ;
;  seg_led[6] ; sys_clk    ; 4.858 ; 4.669 ; Rise       ; sys_clk         ;
; sel[*]      ; sys_clk    ; 3.642 ; 3.517 ; Rise       ; sys_clk         ;
;  sel[0]     ; sys_clk    ; 3.804 ; 3.663 ; Rise       ; sys_clk         ;
;  sel[1]     ; sys_clk    ; 3.642 ; 3.517 ; Rise       ; sys_clk         ;
;  sel[2]     ; sys_clk    ; 3.958 ; 3.809 ; Rise       ; sys_clk         ;
;  sel[3]     ; sys_clk    ; 4.052 ; 3.906 ; Rise       ; sys_clk         ;
;  sel[4]     ; sys_clk    ; 3.864 ; 3.727 ; Rise       ; sys_clk         ;
;  sel[5]     ; sys_clk    ; 3.871 ; 3.752 ; Rise       ; sys_clk         ;
; uart_s      ; sys_clk    ; 3.559 ; 3.664 ; Rise       ; sys_clk         ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_s        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_en       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg_led[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_r                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_s        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; beep_en       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; seg_led[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; seg_led[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_s        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; beep_en       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; seg_led[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_s        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; beep_en       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg_led[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg_led[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 5788     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; sys_clk    ; sys_clk  ; 5788     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 199   ; 199  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Jun 26 22:35:11 2021
Info: Command: quartus_sta uart_syn -c uart_syn
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_syn.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name sys_clk sys_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.662            -585.149 sys_clk 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -297.426 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.400            -534.910 sys_clk 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -297.426 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.069            -135.289 sys_clk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 sys_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -214.740 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4674 megabytes
    Info: Processing ended: Sat Jun 26 22:35:17 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


