parent	,	V_48
ENOMEM	,	V_53
"%s could not get IO base\n"	,	L_6
of_clk_add_provider	,	F_47
clk_register	,	F_34
"%s could not get clk_ref\n"	,	L_4
DIV_ROUND_UP	,	F_29
writel_relaxed	,	F_4
SYNTH_MAX_DIV_M	,	V_36
hw	,	V_13
ti_fapll_clear_bypass	,	F_5
ti_fapll_is_enabled	,	F_12
ti_fapll_synth_disable	,	F_22
pr_warn	,	F_17
clk_put	,	F_49
SYNTH_PHASE_K	,	V_35
ti_fapll_set_bypass	,	F_3
ti_fapll_synth_is_enabled	,	F_23
ti_fapll_clock_is_bypass	,	F_1
init	,	V_51
SYNTH_MAX_INT_DIV	,	V_40
clk	,	V_47
ti_fapll_synth_round_rate	,	F_28
index	,	V_29
"FAPLL main divider rates unsupported\n"	,	L_2
do_div	,	F_14
SYNTH_LDFREQ	,	V_41
retries	,	V_7
node	,	V_60
clk_pll	,	V_58
pr_err	,	F_8
ti_fapll_ops	,	V_66
of_clk_get_parent_count	,	F_37
GFP_KERNEL	,	V_52
"clock-output-names"	,	L_7
ti_fapll_enable	,	F_9
FAPLL_MAIN_MULT_N_SHIFT	,	V_25
of_clk_get	,	F_39
ti_fapll_get_parent	,	F_15
kfree	,	F_35
synth_div_m	,	V_30
ti_fapll_synth_set_rate	,	F_30
synth_frac_div	,	V_33
freq	,	V_31
ti_fapll_disable	,	F_11
device_node	,	V_59
clk_bypass	,	V_68
out	,	V_44
synth_int_div	,	V_32
to_fapll	,	F_10
FAPLL_MAIN_CLEAR_MASK	,	V_23
of_clk_parent_fill	,	F_38
ti_fapll_synt_ops	,	V_55
FAPLL_MAIN_PLLEN	,	V_14
clk_hw	,	V_12
MAX_FAPLL_OUTPUTS	,	V_65
ti_fapll_set_rate	,	F_19
FAPLL_MAIN_LOCK	,	V_9
u8	,	T_3
ti_fapll_round_rate	,	F_18
i	,	V_62
ti_fapll_synth_enable	,	F_20
current_rate	,	V_37
num_parents	,	V_57
synth_clk	,	V_72
is_audio_pll_clk1	,	F_45
EINVAL	,	V_21
pll_clk	,	V_49
r	,	V_42
v	,	V_3
__init	,	T_4
of_iomap	,	F_41
udelay	,	F_7
"%s must have two parents\n"	,	L_3
of_clk_src_onecell_get	,	V_74
pre_div_p	,	V_19
post_rate	,	V_45
fapll_synth	,	V_26
ERR_PTR	,	F_33
parent_name	,	V_61
outputs	,	V_63
ti_fapll_setup	,	F_36
SYNTH_LDMDIV1	,	V_46
__iomem	,	T_5
unmap	,	V_69
clk_init_data	,	V_50
clk_num	,	V_70
"%s could not get clk_bypass\n"	,	L_5
clk_ref	,	V_67
u32	,	T_1
clk_register_clkdev	,	F_46
FAPLL_PWD_OFFSET	,	V_28
fapll_p	,	V_17
"clock-indices"	,	L_8
fapll_n	,	V_16
ti_fapll_synth_setup	,	F_31
"%s failed to lock\n"	,	L_1
FAPLL_MAX_RETRIES	,	V_8
FAPLL_MAIN_MAX_MULT_N	,	V_22
bypass_bit_inverted	,	V_5
ti_fapll_recalc_rate	,	F_13
ETIMEDOUT	,	V_11
synth	,	V_27
readl_relaxed	,	F_2
ops	,	V_54
of_property_read_string_index	,	F_43
frac_rate	,	V_38
name	,	V_10
mult_n	,	V_20
FAPLL_MAIN_DIV_P_SHIFT	,	V_24
fd	,	V_2
clks	,	V_64
of_property_read_u32_index	,	F_44
iounmap	,	F_48
synth_post_div_m	,	V_43
ti_fapll_synth_recalc_rate	,	F_24
ti_fapll_wait_lock	,	F_6
output_name	,	V_71
ti_fapll_set_div_mult	,	F_16
parent_rate	,	V_15
rate	,	V_18
kzalloc	,	F_32
ti_fapll_synth_set_frac_rate	,	F_27
fapll_data	,	V_1
synth_div_freq	,	V_34
FAPLL_MAIN_BP	,	V_6
fapll_is_ddr_pll	,	F_42
ti_fapll_synth_get_frac_rate	,	F_26
u64	,	T_2
parent_names	,	V_56
output_instance	,	V_73
post_div_m	,	V_39
DIV_ROUND_UP_ULL	,	F_25
to_synth	,	F_21
base	,	V_4
IS_ERR	,	F_40
