v {xschem version=3.1.0 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 100 -1270 160 -1270 {
lab=#net1}
N 100 -1490 100 -1270 {
lab=#net1}
N 100 -1530 100 -1490 {
lab=#net1}
N 100 -1250 160 -1250 {
lab=#net2}
N 170 -1470 300 -1470 {
lab=VDD}
N 300 -1470 300 -1360 {
lab=VDD}
N 230 -1140 300 -1140 {
lab=VCONT}
N 1460 -1170 1460 -1150 {
lab=VSS}
N 1040 -1290 1040 -1280 {
lab=VSS}
N 1040 -1120 1040 -1110 {
lab=VSS}
N 300 -1140 300 -1040 {
lab=VCONT}
N 1440 -1170 1440 -1040 {
lab=VCONT}
N 1040 -1420 1040 -1390 {
lab=VDD}
N 1040 -1250 1040 -1220 {
lab=VDD}
N 1440 -1430 1440 -1370 {
lab=VDD}
N 2080 -1350 2140 -1350 {
lab=#net1}
N 2080 -1190 2140 -1190 {
lab=#net2}
N 2320 -1350 2390 -1350 {
lab=#net3}
N 2320 -1190 2390 -1190 {
lab=#net4}
N 2570 -1350 2630 -1350 {
lab=#net5}
N 2570 -1190 2630 -1190 {
lab=#net6}
N 2460 -1300 2460 -1290 {
lab=VSS}
N 2210 -1300 2210 -1290 {
lab=VSS}
N 2460 -1440 2460 -1400 {
lab=VDD}
N 2210 -1440 2210 -1400 {
lab=VDD}
N 2210 -1260 2210 -1240 {
lab=VDD}
N 2460 -1260 2460 -1240 {
lab=VDD}
N 2810 -1350 2850 -1350 {
lab=OUT}
N 2810 -1190 2850 -1190 {
lab=OUTB}
N 2700 -1440 2700 -1400 {
lab=VDD}
N 2700 -1300 2700 -1290 {
lab=VSS}
N 2700 -1260 2700 -1240 {
lab=VDD}
N 1150 -1170 1170 -1170 {
lab=#net7}
N 1230 -1280 1300 -1280 {
lab=#net8}
N 940 -1170 970 -1170 {
lab=#net9}
N 100 -1530 2070 -1530 {
lab=#net1}
N 100 -990 2070 -990 {
lab=#net2}
N 100 -1250 100 -990 {
lab=#net2}
N 1980 -1280 2070 -1280 {
lab=#net1}
N 2070 -1530 2070 -1280 {
lab=#net1}
N 1980 -1260 2070 -1260 {
lab=#net2}
N 2070 -1260 2070 -990 {
lab=#net2}
N 2070 -1190 2080 -1190 {
lab=#net2}
N 2070 -1350 2080 -1350 {
lab=#net1}
N 1600 -1280 1680 -1280 {
lab=#net10}
N 1600 -1260 1680 -1260 {
lab=#net11}
N 1150 -1340 1230 -1340 {
lab=#net8}
N 1230 -1340 1230 -1280 {
lab=#net8}
N 1170 -1170 1230 -1170 {
lab=#net7}
N 1230 -1260 1230 -1170 {
lab=#net7}
N 1230 -1260 1300 -1260 {
lab=#net7}
N 900 -1340 970 -1340 {
lab=#net12}
N 900 -1340 900 -1270 {
lab=#net12}
N 840 -1270 900 -1270 {
lab=#net12}
N 840 -1250 900 -1250 {
lab=#net9}
N 900 -1250 900 -1170 {
lab=#net9}
N 900 -1170 940 -1170 {
lab=#net9}
N 460 -1270 540 -1270 {
lab=#net13}
N 460 -1250 540 -1250 {
lab=#net14}
N 300 -1040 1440 -1040 {
lab=VCONT}
N 680 -1160 680 -1040 {
lab=VCONT}
N 1140 -1340 1150 -1340 {
lab=#net8}
N 1140 -1170 1150 -1170 {
lab=#net7}
N 2700 -1140 2700 -1120 {
lab=VSS}
N 2460 -1140 2460 -1120 {
lab=VSS}
N 2210 -1140 2210 -1120 {
lab=VSS}
N 320 -1410 320 -1360 {
lab=EN}
N 1460 -1420 1460 -1370 {
lab=EN}
N 680 -1410 680 -1360 {
lab=VDD}
N 700 -1120 700 -1100 {
lab=VSS}
N 700 -1100 700 -1080 {
lab=VSS}
N 700 -1160 700 -1120 {
lab=VSS}
N 300 -1160 300 -1140 {
lab=VCONT}
N 320 -1160 320 -1140 {
lab=VSS}
N 1840 -1170 1840 -1150 {
lab=VSS}
N 1440 -1040 1820 -1040 {
lab=VCONT}
N 1820 -1170 1820 -1040 {
lab=VCONT}
N 1820 -1430 1820 -1370 {
lab=VDD}
N 1840 -1420 1840 -1370 {
lab=EN}
N 680 -1460 680 -1410 {
lab=VDD}
N 300 -1460 680 -1460 {
lab=VDD}
N 320 -1390 700 -1390 {
lab=EN}
N 700 -1390 700 -1360 {
lab=EN}
C {devices/lab_pin.sym} 1040 -1420 0 0 {name=p2 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1040 -1250 0 0 {name=p3 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1440 -1430 0 0 {name=p4 sig_type=std_logic lab=VDD}
C {GF_INV_1.sym} 2210 -1350 0 0 {name=x5}
C {GF_INV_1.sym} 2210 -1190 0 0 {name=x6}
C {GF_INV_4.sym} 2460 -1350 0 0 {name=x7}
C {GF_INV_4.sym} 2460 -1190 0 0 {name=x8}
C {GF_INV_16.sym} 2700 -1350 0 0 {name=x9}
C {GF_INV_16.sym} 2700 -1190 0 0 {name=x10}
C {devices/lab_pin.sym} 2210 -1440 0 0 {name=p5 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2460 -1440 0 0 {name=p6 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2460 -1260 0 0 {name=p9 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2210 -1260 0 0 {name=p10 sig_type=std_logic lab=VDD}
C {devices/opin.sym} 2850 -1350 0 0 {name=p11 lab=OUT}
C {devices/opin.sym} 2850 -1190 0 0 {name=p12 lab=OUTB}
C {devices/lab_pin.sym} 2700 -1440 0 0 {name=p7 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2700 -1260 0 0 {name=p8 sig_type=std_logic lab=VDD}
C {devices/ipin.sym} 170 -1470 0 0 {name=p13 lab=VDD}
C {devices/ipin.sym} 230 -1140 0 0 {name=p14 lab=VCONT}
C {GF_INV_STAGE.sym} 710 -1340 0 0 {name=x3}
C {GF_INV_STAGE.sym} 710 -1170 0 0 {name=x4}
C {devices/ipin.sym} 320 -1410 2 0 {name=p1 lab=EN}
C {devices/lab_pin.sym} 1460 -1420 2 0 {name=p19 sig_type=std_logic lab=EN}
C {devices/lab_pin.sym} 1460 -1150 2 0 {name=p23 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1040 -1110 2 0 {name=p24 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1040 -1280 2 0 {name=p22 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2210 -1120 2 0 {name=p26 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2460 -1120 2 0 {name=p27 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2700 -1120 2 0 {name=p28 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2700 -1290 2 0 {name=p29 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2460 -1290 2 0 {name=p30 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2210 -1290 2 0 {name=p31 sig_type=std_logic lab=VSS}
C {devices/ipin.sym} 700 -1080 2 0 {name=p15 lab=VSS}
C {Delay_Cell.sym} 690 -1260 0 0 {name=x1}
C {Delay_Cell.sym} 1450 -1270 0 0 {name=x2}
C {Delay_Cell.sym} 310 -1260 0 0 {name=x11}
C {Delay_Cell.sym} 1830 -1270 0 0 {name=x12}
C {devices/lab_pin.sym} 320 -1140 2 0 {name=p16 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1840 -1150 2 0 {name=p17 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1820 -1430 0 0 {name=p18 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1840 -1420 2 0 {name=p20 sig_type=std_logic lab=EN}
