--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5204 paths analyzed, 652 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.798ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_10/srRx_3 (SLICE_X37Y27.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_5 (FF)
  Destination:          XLXI_10/srRx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_5 to XLXI_10/srRx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y20.YQ      Tcko                  0.587   XLXI_10/cntRx<4>
                                                       XLXI_10/cntRx_5
    SLICE_X28Y20.F1      net (fanout=4)        1.194   XLXI_10/cntRx<5>
    SLICE_X28Y20.X       Tilo                  0.759   XLXI_10/N10
                                                       XLXI_10/iRxRdy_cmp_eq0000_SW0_SW0
    SLICE_X30Y20.G2      net (fanout=1)        0.434   XLXI_10/N10
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_3
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (3.364ns logic, 4.416ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_1 (FF)
  Destination:          XLXI_10/srRx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.107 - 0.124)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_1 to XLXI_10/srRx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.YQ      Tcko                  0.587   XLXI_10/cntRx<0>
                                                       XLXI_10/cntRx_1
    SLICE_X28Y19.G1      net (fanout=2)        0.818   XLXI_10/cntRx<1>
    SLICE_X28Y19.Y       Tilo                  0.759   XLXI_10/cntRx_or0000
                                                       XLXI_10/RxBitNo_cmp_eq000011
    SLICE_X30Y20.G1      net (fanout=3)        0.771   XLXI_10/N21
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_3
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (3.364ns logic, 4.377ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_7 (FF)
  Destination:          XLXI_10/srRx_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_7 to XLXI_10/srRx_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.YQ      Tcko                  0.587   XLXI_10/cntRx<6>
                                                       XLXI_10/cntRx_7
    SLICE_X28Y19.G2      net (fanout=2)        0.749   XLXI_10/cntRx<7>
    SLICE_X28Y19.Y       Tilo                  0.759   XLXI_10/cntRx_or0000
                                                       XLXI_10/RxBitNo_cmp_eq000011
    SLICE_X30Y20.G1      net (fanout=3)        0.771   XLXI_10/N21
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_3
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (3.364ns logic, 4.308ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/srRx_2 (SLICE_X37Y27.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_5 (FF)
  Destination:          XLXI_10/srRx_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.780ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_5 to XLXI_10/srRx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y20.YQ      Tcko                  0.587   XLXI_10/cntRx<4>
                                                       XLXI_10/cntRx_5
    SLICE_X28Y20.F1      net (fanout=4)        1.194   XLXI_10/cntRx<5>
    SLICE_X28Y20.X       Tilo                  0.759   XLXI_10/N10
                                                       XLXI_10/iRxRdy_cmp_eq0000_SW0_SW0
    SLICE_X30Y20.G2      net (fanout=1)        0.434   XLXI_10/N10
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_2
    -------------------------------------------------  ---------------------------
    Total                                      7.780ns (3.364ns logic, 4.416ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_1 (FF)
  Destination:          XLXI_10/srRx_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.107 - 0.124)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_1 to XLXI_10/srRx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y18.YQ      Tcko                  0.587   XLXI_10/cntRx<0>
                                                       XLXI_10/cntRx_1
    SLICE_X28Y19.G1      net (fanout=2)        0.818   XLXI_10/cntRx<1>
    SLICE_X28Y19.Y       Tilo                  0.759   XLXI_10/cntRx_or0000
                                                       XLXI_10/RxBitNo_cmp_eq000011
    SLICE_X30Y20.G1      net (fanout=3)        0.771   XLXI_10/N21
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_2
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (3.364ns logic, 4.377ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_10/cntRx_7 (FF)
  Destination:          XLXI_10/srRx_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.672ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.107 - 0.125)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_10/cntRx_7 to XLXI_10/srRx_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.YQ      Tcko                  0.587   XLXI_10/cntRx<6>
                                                       XLXI_10/cntRx_7
    SLICE_X28Y19.G2      net (fanout=2)        0.749   XLXI_10/cntRx<7>
    SLICE_X28Y19.Y       Tilo                  0.759   XLXI_10/cntRx_or0000
                                                       XLXI_10/RxBitNo_cmp_eq000011
    SLICE_X30Y20.G1      net (fanout=3)        0.771   XLXI_10/N21
    SLICE_X30Y20.Y       Tilo                  0.759   XLXI_10/iRxRdy
                                                       XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.F1      net (fanout=3)        0.787   XLXI_10/iRxRdy_cmp_eq0000
    SLICE_X31Y18.X       Tilo                  0.704   XLXI_10/srRx_and0000
                                                       XLXI_10/srRx_and00001
    SLICE_X37Y27.CE      net (fanout=4)        2.001   XLXI_10/srRx_and0000
    SLICE_X37Y27.CLK     Tceck                 0.555   XLXI_10/srRx<3>
                                                       XLXI_10/srRx_2
    -------------------------------------------------  ---------------------------
    Total                                      7.672ns (3.364ns logic, 4.308ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_11/cntMod11_3 (SLICE_X55Y72.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.641ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cnt8b_4 (FF)
  Destination:          XLXI_11/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.088 - 0.102)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/cnt8b_4 to XLXI_11/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.XQ      Tcko                  0.591   XLXI_11/cnt8b<4>
                                                       XLXI_11/cnt8b_4
    SLICE_X42Y86.F3      net (fanout=2)        0.719   XLXI_11/cnt8b<4>
    SLICE_X42Y86.X       Tilo                  0.759   XLXI_11/PS_Samp_cmp_eq00009
                                                       XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.F2      net (fanout=1)        0.361   XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_11/PS_Samp
                                                       XLXI_11/PS_Samp_cmp_eq000010
    SLICE_X51Y75.F1      net (fanout=5)        1.686   XLXI_11/PS_Samp
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_11/cntMod11_or0000
                                                       XLXI_11/cntMod11_or000016
    SLICE_X55Y72.SR      net (fanout=2)        0.856   XLXI_11/cntMod11_or0000
    SLICE_X55Y72.CLK     Tsrck                 0.910   XLXI_11/cntMod11<3>
                                                       XLXI_11/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (3.723ns logic, 3.622ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cnt8b_5 (FF)
  Destination:          XLXI_11/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.143ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.088 - 0.102)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/cnt8b_5 to XLXI_11/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.YQ      Tcko                  0.587   XLXI_11/cnt8b<4>
                                                       XLXI_11/cnt8b_5
    SLICE_X42Y86.F1      net (fanout=2)        0.521   XLXI_11/cnt8b<5>
    SLICE_X42Y86.X       Tilo                  0.759   XLXI_11/PS_Samp_cmp_eq00009
                                                       XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.F2      net (fanout=1)        0.361   XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_11/PS_Samp
                                                       XLXI_11/PS_Samp_cmp_eq000010
    SLICE_X51Y75.F1      net (fanout=5)        1.686   XLXI_11/PS_Samp
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_11/cntMod11_or0000
                                                       XLXI_11/cntMod11_or000016
    SLICE_X55Y72.SR      net (fanout=2)        0.856   XLXI_11/cntMod11_or0000
    SLICE_X55Y72.CLK     Tsrck                 0.910   XLXI_11/cntMod11<3>
                                                       XLXI_11/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      7.143ns (3.719ns logic, 3.424ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_11/cnt8b_7 (FF)
  Destination:          XLXI_11/cntMod11_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.088 - 0.103)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_11/cnt8b_7 to XLXI_11/cntMod11_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.YQ      Tcko                  0.587   XLXI_11/cnt8b<6>
                                                       XLXI_11/cnt8b_7
    SLICE_X42Y86.F2      net (fanout=2)        0.433   XLXI_11/cnt8b<7>
    SLICE_X42Y86.X       Tilo                  0.759   XLXI_11/PS_Samp_cmp_eq00009
                                                       XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.F2      net (fanout=1)        0.361   XLXI_11/PS_Samp_cmp_eq00009
    SLICE_X42Y84.X       Tilo                  0.759   XLXI_11/PS_Samp
                                                       XLXI_11/PS_Samp_cmp_eq000010
    SLICE_X51Y75.F1      net (fanout=5)        1.686   XLXI_11/PS_Samp
    SLICE_X51Y75.X       Tilo                  0.704   XLXI_11/cntMod11_or0000
                                                       XLXI_11/cntMod11_or000016
    SLICE_X55Y72.SR      net (fanout=2)        0.856   XLXI_11/cntMod11_or0000
    SLICE_X55Y72.CLK     Tsrck                 0.910   XLXI_11/cntMod11<3>
                                                       XLXI_11/cntMod11_3
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (3.719ns logic, 3.336ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_10/RxDO_7 (SLICE_X39Y26.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/srRx_7 (FF)
  Destination:          XLXI_10/RxDO_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/srRx_7 to XLXI_10/RxDO_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.XQ      Tcko                  0.474   XLXI_10/srRx<7>
                                                       XLXI_10/srRx_7
    SLICE_X39Y26.BX      net (fanout=2)        0.407   XLXI_10/srRx<7>
    SLICE_X39Y26.CLK     Tckdi       (-Th)    -0.093   XLXN_66<7>
                                                       XLXI_10/RxDO_7
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.567ns logic, 0.407ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/inTxDI_7 (SLICE_X53Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_11/reg10b_7 (FF)
  Destination:          XLXI_10/inTxDI_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.987ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.016 - 0.021)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_11/reg10b_7 to XLXI_10/inTxDI_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y63.XQ      Tcko                  0.473   XLXN_32<7>
                                                       XLXI_11/reg10b_7
    SLICE_X53Y61.BX      net (fanout=3)        0.421   XLXN_32<7>
    SLICE_X53Y61.CLK     Tckdi       (-Th)    -0.093   XLXI_10/inTxDI<7>
                                                       XLXI_10/inTxDI_7
    -------------------------------------------------  ---------------------------
    Total                                      0.987ns (0.566ns logic, 0.421ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_10/RxDO_0 (SLICE_X38Y28.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_10/srRx_0 (FF)
  Destination:          XLXI_10/RxDO_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_10/srRx_0 to XLXI_10/RxDO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y28.YQ      Tcko                  0.470   XLXI_10/srRx<1>
                                                       XLXI_10/srRx_0
    SLICE_X38Y28.BY      net (fanout=1)        0.379   XLXI_10/srRx<0>
    SLICE_X38Y28.CLK     Tckdi       (-Th)    -0.152   XLXN_66<1>
                                                       XLXI_10/RxDO_0
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_10/TxBitNo<3>/CLK
  Logical resource: XLXI_10/TxBitNo_3/CK
  Location pin: SLICE_X44Y48.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_10/TxBitNo<3>/CLK
  Logical resource: XLXI_10/TxBitNo_3/CK
  Location pin: SLICE_X44Y48.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_10/TxBitNo<3>/CLK
  Logical resource: XLXI_10/TxBitNo_3/CK
  Location pin: SLICE_X44Y48.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.798|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5204 paths, 0 nets, and 818 connections

Design statistics:
   Minimum period:   7.798ns{1}   (Maximum frequency: 128.238MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 24 21:35:05 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



