Library IEEE;
Use IEEE.STD_LOGIC_1164.ALL;

Entity Inversor is
    Port (
	    SW1 : in STD_LOGIC;
		 SW2 : in STD_LOGIC;
		 LED : out STD_LOGIC);
End Inversor;

Architecture behavioral of ej_combinacional is
Begin 
LED <= not (SW1 and SW2);
end behavioral;
	
