/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.1
Hash     : 9567da9
Date     : Jun  6 2024
Type     : Engineering
Log Time   : Thu Jun  6 08:20:22 2024 GMT
#Timing report of worst 1 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 4

#Path 1
Startpoint: clock_output.Q[0] (dffre clocked by clock_input)
Endpoint  : out:clock_output.outpad[0] (.output clocked by clock_input)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock_input (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock_input.inpad[0] (.input)                                          0.000     0.000
clock_output.C[0] (dffre)                                        0.890     0.890
clock_output.Q[0] (dffre) [clock-to-output]                      0.154     1.044
out:clock_output.outpad[0] (.output)                             0.890     1.935
data arrival time                                                          1.935

clock clock_input (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -1.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.935


#End of timing report
