INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:14:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 buffer91/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer30/dataReg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 1.822ns (31.272%)  route 4.004ns (68.728%))
  Logic Levels:           21  (CARRY4=8 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1860, unset)         0.508     0.508    buffer91/fifo/clk
    SLICE_X22Y62         FDRE                                         r  buffer91/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer91/fifo/Empty_reg/Q
                         net (fo=70, routed)          0.439     1.201    addi16/Empty
    SLICE_X21Y62         LUT4 (Prop_lut4_I0_O)        0.043     1.244 r  addi16/Memory[1][4]_i_8/O
                         net (fo=1, routed)           0.000     1.244    addi16/Memory[1][4]_i_8_n_0
    SLICE_X21Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.501 r  addi16/Memory_reg[1][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.501    addi16/Memory_reg[1][4]_i_1_n_0
    SLICE_X21Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.550 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.550    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X21Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.599 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.599    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X21Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.648 r  addi16/Memory_reg[3][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     1.648    addi16/Memory_reg[3][0]_i_34_n_0
    SLICE_X21Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.697 r  addi16/Memory_reg[3][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.697    addi16/Memory_reg[3][0]_i_30_n_0
    SLICE_X21Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.804 r  addi16/Memory_reg[3][0]_i_19/O[2]
                         net (fo=3, routed)           0.625     2.429    cmpi3/Memory_reg[2][0]_i_2_0[22]
    SLICE_X13Y64         LUT6 (Prop_lut6_I3_O)        0.118     2.547 r  cmpi3/Memory[2][0]_i_9/O
                         net (fo=1, routed)           0.000     2.547    cmpi3/Memory[2][0]_i_9_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.734 r  cmpi3/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.734    cmpi3/Memory_reg[2][0]_i_4_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.841 r  cmpi3/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=11, routed)          0.180     3.022    buffer97/fifo/result[0]
    SLICE_X15Y65         LUT6 (Prop_lut6_I5_O)        0.123     3.145 f  buffer97/fifo/i___2_i_14/O
                         net (fo=3, routed)           0.315     3.459    buffer97/fifo/transmitValue_reg
    SLICE_X15Y66         LUT5 (Prop_lut5_I0_O)        0.043     3.502 r  buffer97/fifo/i___2_i_5/O
                         net (fo=5, routed)           0.410     3.912    load2/addr_tehb/control/i___1_i_3_0
    SLICE_X16Y68         LUT6 (Prop_lut6_I2_O)        0.043     3.955 f  load2/addr_tehb/control/i___1_i_5/O
                         net (fo=1, routed)           0.178     4.133    fork28/control/generateBlocks[1].regblock/transmitValue_i_8__2_2
    SLICE_X15Y67         LUT6 (Prop_lut6_I5_O)        0.043     4.176 f  fork28/control/generateBlocks[1].regblock/i___1_i_3/O
                         net (fo=3, routed)           0.177     4.353    fork26/control/generateBlocks[0].regblock/addi16_result_ready
    SLICE_X17Y67         LUT6 (Prop_lut6_I4_O)        0.043     4.396 r  fork26/control/generateBlocks[0].regblock/transmitValue_i_8__2/O
                         net (fo=2, routed)           0.214     4.610    fork26/control/generateBlocks[0].regblock/blockStopArray_0[0]
    SLICE_X17Y67         LUT6 (Prop_lut6_I1_O)        0.043     4.653 f  fork26/control/generateBlocks[0].regblock/transmitValue_i_6__6/O
                         net (fo=2, routed)           0.231     4.885    fork17/control/generateBlocks[2].regblock/addi9_result_ready
    SLICE_X18Y68         LUT6 (Prop_lut6_I2_O)        0.043     4.928 r  fork17/control/generateBlocks[2].regblock/transmitValue_i_3__27/O
                         net (fo=2, routed)           0.106     5.033    fork17/control/generateBlocks[2].regblock/transmitValue_i_3__27_n_0
    SLICE_X18Y68         LUT5 (Prop_lut5_I1_O)        0.043     5.076 r  fork17/control/generateBlocks[2].regblock/outputValid_i_3__0/O
                         net (fo=7, routed)           0.185     5.261    fork15/control/generateBlocks[11].regblock/fullReg_i_3__14
    SLICE_X18Y69         LUT5 (Prop_lut5_I2_O)        0.043     5.304 r  fork15/control/generateBlocks[11].regblock/fullReg_i_7__1/O
                         net (fo=1, routed)           0.450     5.754    buffer38/control/outs_reg[0]_13
    SLICE_X19Y77         LUT6 (Prop_lut6_I2_O)        0.043     5.797 f  buffer38/control/fullReg_i_3__14/O
                         net (fo=24, routed)          0.212     6.009    buffer38/control/outputValid_reg_1
    SLICE_X19Y75         LUT6 (Prop_lut6_I3_O)        0.043     6.052 r  buffer38/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.282     6.334    buffer30/E[0]
    SLICE_X19Y74         FDRE                                         r  buffer30/dataReg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1860, unset)         0.483     5.183    buffer30/clk
    SLICE_X19Y74         FDRE                                         r  buffer30/dataReg_reg[19]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X19Y74         FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer30/dataReg_reg[19]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -6.334    
  -------------------------------------------------------------------
                         slack                                 -1.381    




