Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 13 14:04:48 2015
| Host         : MD1CYTZC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ZynqDesign_wrapper_timing_summary_routed.rpt -rpx ZynqDesign_wrapper_timing_summary_routed.rpx
| Design       : ZynqDesign_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.479        0.000                      0                 3760        0.076        0.000                      0                 3744        3.750        0.000                       0                  1756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                   ------------       ----------      --------------
ZynqDesign_i/clk_wiz_0/inst/clk_in1     {0.000 10.000}     20.000          50.000          
  clk_out1_ZynqDesign_clk_wiz_0_0       {10.000 20.000}    20.000          50.000          
  clkfbout_ZynqDesign_clk_wiz_0_0       {0.000 10.000}     20.000          50.000          
ZynqDesign_i/ethernetlite_0/phy_rx_clk  {0.000 20.000}     40.000          25.000          
ZynqDesign_i/ethernetlite_0/phy_tx_clk  {0.000 20.000}     40.000          25.000          
clk_fpga_0                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                              {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ZynqDesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                       7.000        0.000                       0                     1  
  clk_out1_ZynqDesign_clk_wiz_0_0            15.996        0.000                      0                  164        0.129        0.000                      0                  164        9.020        0.000                       0                    85  
  clkfbout_ZynqDesign_clk_wiz_0_0                                                                                                                                                        17.845        0.000                       0                     3  
ZynqDesign_i/ethernetlite_0/phy_rx_clk       37.017        0.000                      0                  117        0.076        0.000                      0                  117       18.750        0.000                       0                    78  
ZynqDesign_i/ethernetlite_0/phy_tx_clk       36.629        0.000                      0                  182        0.076        0.000                      0                  182       18.750        0.000                       0                   142  
clk_fpga_0                                    2.479        0.000                      0                 3381        0.076        0.000                      0                 3381        3.750        0.000                       0                  1523  
clk_fpga_1                                                                                                                                                                               17.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ZynqDesign_i/ethernetlite_0/phy_tx_clk  clk_out1_ZynqDesign_clk_wiz_0_0               5.551        0.000                      0                    5       10.801        0.000                      0                    5  
clk_fpga_0                              clk_out1_ZynqDesign_clk_wiz_0_0               4.870        0.000                      0                    1        1.115        0.000                      0                    1  
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_rx_clk        9.835        0.000                      0                    6        7.845        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_rx_clk        8.147        0.000                      0                    4                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         ZynqDesign_i/ethernetlite_0/phy_tx_clk       10.027        0.000                      0                    6        7.427        0.000                      0                    6  
clk_fpga_0                              ZynqDesign_i/ethernetlite_0/phy_tx_clk        7.916        0.000                      0                    8                                                                        
clk_out1_ZynqDesign_clk_wiz_0_0         clk_fpga_0                                    7.509        0.000                      0                    1        0.184        0.000                      0                    1  
ZynqDesign_i/ethernetlite_0/phy_rx_clk  clk_fpga_0                                   38.314        0.000                      0                    4                                                                        
ZynqDesign_i/ethernetlite_0/phy_tx_clk  clk_fpga_0                                   38.314        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_rx_clk  ZynqDesign_i/ethernetlite_0/phy_rx_clk       38.435        0.000                      0                    2        0.417        0.000                      0                    2  
**async_default**                       ZynqDesign_i/ethernetlite_0/phy_tx_clk  ZynqDesign_i/ethernetlite_0/phy_tx_clk       38.435        0.000                      0                    2        0.417        0.000                      0                    2  
**async_default**                       clk_fpga_0                              clk_fpga_0                                    8.300        0.000                      0                    2        0.440        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  ZynqDesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.996ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.905ns  (logic 1.434ns (36.722%)  route 2.471ns (63.278%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    12.103 f  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=7, routed)           0.843    12.946    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.124    13.070 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.691    13.761    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.937    14.822    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730    15.552 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000    15.552    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].XORCY_I_n_0
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    31.474    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    31.548    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -15.552    
  -------------------------------------------------------------------
                         slack                                 15.996    

Slack (MET) :             16.055ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.846ns  (logic 1.375ns (35.751%)  route 2.471ns (64.249%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    12.103 f  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=7, routed)           0.843    12.946    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.124    13.070 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.691    13.761    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.937    14.822    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    15.493 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000    15.493    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].XORCY_I_n_0
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    31.474    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    31.548    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -15.493    
  -------------------------------------------------------------------
                         slack                                 16.055    

Slack (MET) :             16.178ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 1.252ns (33.628%)  route 2.471ns (66.372%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    12.103 f  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=7, routed)           0.843    12.946    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.124    13.070 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.691    13.761    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.937    14.822    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548    15.370 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000    15.370    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].XORCY_I_n_0
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    31.474    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    31.548    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 16.178    

Slack (MET) :             16.355ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.546ns  (logic 1.075ns (30.315%)  route 2.471ns (69.684%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 31.474 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    12.103 f  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[0]/Q
                         net (fo=7, routed)           0.843    12.946    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rx_end_packet[0]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.124    13.070 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs[0]_i_1/O
                         net (fo=6, routed)           0.691    13.761    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_ldr_cs_reg[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I3_O)        0.124    13.885 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.937    14.822    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/S
    SLICE_X40Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    15.193 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000    15.193    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].XORCY_I_n_0
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    31.474    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X40Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.114    31.588    
                         clock uncertainty           -0.102    31.486    
    SLICE_X40Y80         FDRE (Setup_fdre_C_D)        0.062    31.548    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                         31.548    
                         arrival time                         -15.193    
  -------------------------------------------------------------------
                         slack                                 16.355    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.965ns  (logic 0.842ns (28.402%)  route 2.123ns (71.598%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 11.646 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.643    11.646    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.419    12.065 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/Q
                         net (fo=6, routed)           0.838    12.903    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_flshr_cs_reg[1][1]
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.299    13.202 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2/O
                         net (fo=6, routed)           0.704    13.906    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.030 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.580    14.611    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    31.475    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism              0.114    31.589    
                         clock uncertainty           -0.102    31.487    
    SLICE_X38Y81         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    30.970    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                         30.970    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.965ns  (logic 0.842ns (28.402%)  route 2.123ns (71.598%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 11.646 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.643    11.646    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.419    12.065 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/Q
                         net (fo=6, routed)           0.838    12.903    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_flshr_cs_reg[1][1]
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.299    13.202 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2/O
                         net (fo=6, routed)           0.704    13.906    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.030 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.580    14.611    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    31.475    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
                         clock pessimism              0.114    31.589    
                         clock uncertainty           -0.102    31.487    
    SLICE_X38Y81         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    30.970    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I
  -------------------------------------------------------------------
                         required time                         30.970    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.965ns  (logic 0.842ns (28.402%)  route 2.123ns (71.598%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 11.646 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.643    11.646    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.419    12.065 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/Q
                         net (fo=6, routed)           0.838    12.903    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_flshr_cs_reg[1][1]
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.299    13.202 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2/O
                         net (fo=6, routed)           0.704    13.906    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.030 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.580    14.611    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    31.475    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
                         clock pessimism              0.114    31.589    
                         clock uncertainty           -0.102    31.487    
    SLICE_X38Y81         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    30.970    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I
  -------------------------------------------------------------------
                         required time                         30.970    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.965ns  (logic 0.842ns (28.402%)  route 2.123ns (71.598%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 11.646 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.643    11.646    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.419    12.065 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[1]/Q
                         net (fo=6, routed)           0.838    12.903    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.fifo_flshr_cs_reg[1][1]
    SLICE_X39Y81         LUT2 (Prop_lut2_I0_O)        0.299    13.202 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2/O
                         net (fo=6, routed)           0.704    13.906    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF_i_2_n_0
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    14.030 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=5, routed)           0.580    14.611    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/CI
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    31.475    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
                         clock pessimism              0.114    31.589    
                         clock uncertainty           -0.102    31.487    
    SLICE_X38Y81         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    30.970    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I
  -------------------------------------------------------------------
                         required time                         30.970    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                 16.359    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.792ns  (logic 0.580ns (20.777%)  route 2.212ns (79.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 31.477 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.456    12.103 f  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.678    12.781    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rst_n_d_reg[1][0]
    SLICE_X37Y81         LUT1 (Prop_lut1_I0_O)        0.124    12.905 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/rmii2mac_tx_clk_i_1/O
                         net (fo=72, routed)          1.533    14.439    ZynqDesign_i/mii_to_rmii_0/U0/Reset
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    31.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                         clock pessimism              0.114    31.591    
                         clock uncertainty           -0.102    31.489    
    SLICE_X40Y82         FDRE (Setup_fdre_C_R)       -0.429    31.060    ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]
  -------------------------------------------------------------------
                         required time                         31.060    
                         arrival time                         -14.439    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.709ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        2.922ns  (logic 1.778ns (60.850%)  route 1.144ns (39.150%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 31.475 - 30.000 ) 
    Source Clock Delay      (SCD):    1.647ns = ( 11.647 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.644    11.647    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628    13.275 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/Q
                         net (fo=1, routed)           0.493    13.768    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I_n_0
    SLICE_X39Y81         LUT2 (Prop_lut2_I1_O)        0.150    13.918 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/RX_100_MBPS.Rmii2Mac_rxd[3]_i_1/O
                         net (fo=1, routed)           0.651    14.569    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO_n_3
    SLICE_X39Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    31.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    29.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    31.475    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X39Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]/C
                         clock pessimism              0.150    31.625    
                         clock uncertainty           -0.102    31.523    
    SLICE_X39Y81         FDRE (Setup_fdre_C_D)       -0.245    31.278    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[3]
  -------------------------------------------------------------------
                         required time                         31.278    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                 16.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 10.819 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.550    10.552    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[2]/Q
                         net (fo=1, routed)           0.112    10.805    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Q[2]
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    10.819    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
                         clock pessimism             -0.252    10.567    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    10.676    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I
  -------------------------------------------------------------------
                         required time                        -10.676    
                         arrival time                          10.805    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 10.819 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.550    10.552    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d3_reg[3]/Q
                         net (fo=1, routed)           0.110    10.803    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Q[3]
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    10.819    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/ref_clk
    SLICE_X38Y81         SRL16E                                       r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism             -0.252    10.567    
    SLICE_X38Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    10.669    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                        -10.669    
                         arrival time                          10.803    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 10.819 - 10.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 10.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.551    10.553    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X39Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141    10.694 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.119    10.812    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX_n_8
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    10.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                         clock pessimism             -0.234    10.585    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.075    10.660    ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.660    
                         arrival time                          10.812    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.550    10.552    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.141    10.693 f  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.fifo_flshr_cs_reg[0]/Q
                         net (fo=9, routed)           0.110    10.803    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/Q[0]
    SLICE_X38Y80         LUT3 (Prop_lut3_I2_O)        0.045    10.848 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_i_1/O
                         net (fo=1, routed)           0.000    10.848    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    10.818    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X38Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
                         clock pessimism             -0.253    10.565    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.120    10.685    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg
  -------------------------------------------------------------------
                         required time                        -10.685    
                         arrival time                          10.848    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 10.556 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.554    10.556    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X34Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y82         FDRE (Prop_fdre_C_Q)         0.164    10.720 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg[1]/Q
                         net (fo=1, routed)           0.108    10.828    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/mac2Rmii_txd_d_reg_n_0_[1]
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.045    10.873 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[1]_i_1/O
                         net (fo=1, routed)           0.000    10.873    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd[1]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    10.820    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/ref_clk
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[1]/C
                         clock pessimism             -0.251    10.569    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    10.690    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_TX/Rmii2Phy_txd_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.690    
                         arrival time                          10.873    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.550    10.552    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X37Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDRE (Prop_fdre_C_Q)         0.141    10.693 r  ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_rxd_d2_reg[0]/Q
                         net (fo=1, routed)           0.112    10.805    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/phy2Rmii_rxd_d2_reg[1][0]
    SLICE_X36Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    10.818    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X36Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]/C
                         clock pessimism             -0.253    10.565    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.052    10.617    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_rxd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.617    
                         arrival time                          10.805    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.398%)  route 0.138ns (42.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 10.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.551    10.553    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    10.694 r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[1]/Q
                         net (fo=6, routed)           0.138    10.832    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/rst_n_d_reg[1][0]
    SLICE_X38Y80         LUT4 (Prop_lut4_I3_O)        0.045    10.877 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[1]_i_1/O
                         net (fo=1, routed)           0.000    10.877    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet[1]_i_1_n_0
    SLICE_X38Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    10.818    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X38Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]/C
                         clock pessimism             -0.252    10.566    
    SLICE_X38Y80         FDRE (Hold_fdre_C_D)         0.121    10.687    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.rx_end_packet_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.687    
                         arrival time                          10.877    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 10.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.551    10.553    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128    10.681 r  ZynqDesign_i/mii_to_rmii_0/U0/phy2Rmii_crs_dv_d2_reg/Q
                         net (fo=1, routed)           0.054    10.735    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d2_reg
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    10.818    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C
                         clock pessimism             -0.265    10.553    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)        -0.008    10.545    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg
  -------------------------------------------------------------------
                         required time                        -10.545    
                         arrival time                          10.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (67.018%)  route 0.073ns (32.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 10.820 - 10.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 10.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.552    10.554    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.148    10.702 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d3_reg/Q
                         net (fo=2, routed)           0.073    10.775    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d3
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    10.820    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d4_reg/C
                         clock pessimism             -0.266    10.554    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.023    10.577    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d4_reg
  -------------------------------------------------------------------
                         required time                        -10.577    
                         arrival time                          10.775    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.510%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 10.818 - 10.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 10.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.551    10.553    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141    10.694 r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d1_reg/Q
                         net (fo=1, routed)           0.104    10.798    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/phy2Rmii_crs_dv_d1
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    10.818    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/ref_clk
    SLICE_X35Y79         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg/C
                         clock pessimism             -0.265    10.553    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.047    10.600    ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.phy2Rmii_crs_dv_d2_reg
  -------------------------------------------------------------------
                         required time                        -10.600    
                         arrival time                          10.798    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[2].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[3].FDRE_I/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Data_Exists_DFF/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_er_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rx_dv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X39Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.Rmii2Mac_rxd_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y81     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[0].FDRE_I/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X40Y80     ZynqDesign_i/mii_to_rmii_0/U0/RMII_FIXED.I_RX/RX_100_MBPS.I_SRL_FIFO/Addr_Counters[1].FDRE_I/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ZynqDesign_clk_wiz_0_0
  To Clock:  clkfbout_ZynqDesign_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ZynqDesign_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    ZynqDesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       37.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.842ns (29.117%)  route 2.050ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 43.381 - 40.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.874    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.419     4.293 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.878     5.171    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X46Y83         LUT4 (Prop_lut4_I2_O)        0.299     5.470 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.655     6.125    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.249 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.516     6.765    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.381    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.467    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X46Y82         FDPE (Setup_fdpe_C_D)       -0.031    43.782    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.782    
                         arrival time                          -6.765    
  -------------------------------------------------------------------
                         slack                                 37.017    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns = ( 43.383 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.391 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.336 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.159    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.383    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.467    43.851    
                         clock uncertainty           -0.035    43.815    
    SLICE_X46Y84         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    43.282    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         43.282    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.177ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 0.842ns (30.977%)  route 1.876ns (69.023%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 43.381 - 40.000 ) 
    Source Clock Delay      (SCD):    3.874ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.874    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.419     4.293 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.878     5.171    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X46Y83         LUT4 (Prop_lut4_I2_O)        0.299     5.470 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.655     6.125    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.249 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.343     6.592    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.381    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.467    43.849    
                         clock uncertainty           -0.035    43.813    
    SLICE_X46Y82         FDPE (Setup_fdpe_C_D)       -0.045    43.768    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.768    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                 37.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.773    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.449    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.216     1.807    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.449    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.216     1.807    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     1.851    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.386     1.464    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.718    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_rx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I0
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X47Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       36.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.629ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.828ns (25.535%)  route 2.415ns (74.465%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 43.898 - 40.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.651     4.486    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/O0_out
    SLICE_X44Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     4.942 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.995     5.938    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[1]
    SLICE_X46Y88         LUT4 (Prop_lut4_I2_O)        0.124     6.062 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0/O
                         net (fo=1, routed)           0.288     6.350    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.645     7.119    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.486     7.729    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X44Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.477    43.898    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X44Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.562    44.460    
                         clock uncertainty           -0.035    44.425    
    SLICE_X44Y87         FDPE (Setup_fdpe_C_D)       -0.067    44.358    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         44.358    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                 36.629    

Slack (MET) :             36.635ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.828ns (25.582%)  route 2.409ns (74.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 43.898 - 40.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.651     4.486    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/O0_out
    SLICE_X44Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDCE (Prop_fdce_C_Q)         0.456     4.942 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/Q
                         net (fo=2, routed)           0.995     5.938    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[1]
    SLICE_X46Y88         LUT4 (Prop_lut4_I2_O)        0.124     6.062 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0/O
                         net (fo=1, routed)           0.288     6.350    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_4__0_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.474 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0/O
                         net (fo=1, routed)           0.645     7.119    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_3__0_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.243 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_empty_i_i_1__0/O
                         net (fo=2, routed)           0.480     7.723    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/wr_pntr_bin_reg[3]
    SLICE_X45Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.477    43.898    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/O0_out
    SLICE_X45Y87         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.562    44.460    
                         clock uncertainty           -0.035    44.425    
    SLICE_X45Y87         FDPE (Setup_fdpe_C_D)       -0.067    44.358    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         44.358    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 36.635    

Slack (MET) :             37.017ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.892ns  (logic 0.842ns (29.117%)  route 2.050ns (70.883%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 43.736 - 40.000 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     4.292    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.419     4.711 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.878     5.589    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q[0]
    SLICE_X46Y83         LUT4 (Prop_lut4_I2_O)        0.299     5.888 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_i_3/O
                         net (fo=1, routed)           0.655     6.543    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_reg_0
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.124     6.667 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.516     7.184    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.172    42.172    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    42.263 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.736    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.531    44.267    
                         clock uncertainty           -0.035    44.231    
    SLICE_X46Y82         FDPE (Setup_fdpe_C_D)       -0.031    44.200    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         44.200    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 37.017    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.608ns (25.204%)  route 1.804ns (74.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 43.899 - 40.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.652     4.487    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X44Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           1.011     5.954    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     6.106 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.794     6.900    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.478    43.899    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.562    44.461    
                         clock uncertainty           -0.035    44.426    
    SLICE_X45Y88         FDCE (Setup_fdce_C_CE)      -0.407    44.019    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         44.019    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.608ns (25.204%)  route 1.804ns (74.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 43.899 - 40.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.652     4.487    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X44Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           1.011     5.954    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     6.106 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.794     6.900    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.478    43.899    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.562    44.461    
                         clock uncertainty           -0.035    44.426    
    SLICE_X45Y88         FDCE (Setup_fdce_C_CE)      -0.407    44.019    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         44.019    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.608ns (25.204%)  route 1.804ns (74.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 43.899 - 40.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.652     4.487    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X44Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           1.011     5.954    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     6.106 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.794     6.900    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.478    43.899    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.562    44.461    
                         clock uncertainty           -0.035    44.426    
    SLICE_X45Y88         FDCE (Setup_fdce_C_CE)      -0.407    44.019    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         44.019    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.608ns (25.204%)  route 1.804ns (74.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 43.899 - 40.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.652     4.487    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X44Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           1.011     5.954    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     6.106 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.794     6.900    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.478    43.899    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.562    44.461    
                         clock uncertainty           -0.035    44.426    
    SLICE_X45Y88         FDCE (Setup_fdce_C_CE)      -0.407    44.019    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         44.019    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.119ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.608ns (25.204%)  route 1.804ns (74.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 43.899 - 40.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.652     4.487    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/O0_out
    SLICE_X44Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     4.943 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/fifo_tx_en_reg/Q
                         net (fo=3, routed)           1.011     5.954    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/fifo_tx_en
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.152     6.106 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.794     6.900    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.330    42.330    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    42.421 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.478    43.899    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/O0_out
    SLICE_X45Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.562    44.461    
                         clock uncertainty           -0.035    44.426    
    SLICE_X45Y88         FDCE (Setup_fdce_C_CE)      -0.407    44.019    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         44.019    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 37.119    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 43.738 - 40.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.809 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.630    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.754 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.577    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.172    42.172    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    42.263 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.738    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.531    44.269    
                         clock uncertainty           -0.035    44.233    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.700    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         43.700    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 37.123    

Slack (MET) :             37.123ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.642ns (28.077%)  route 1.645ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.738ns = ( 43.738 - 40.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y82         FDPE (Prop_fdpe_C_Q)         0.518     4.809 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.821     5.630    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_0_out
    SLICE_X46Y83         LUT2 (Prop_lut2_I0_O)        0.124     5.754 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=20, routed)          0.823     6.577    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.172    42.172    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    42.263 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.475    43.738    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.531    44.269    
                         clock uncertainty           -0.035    44.233    
    SLICE_X46Y84         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    43.700    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         43.700    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                 37.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y82         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=10, routed)          0.260     2.041    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMS32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.966    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.642    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.783 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.216     1.999    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.911    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553     1.642    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/C
    SLICE_X47Y83         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDCE (Prop_fdce_C_Q)         0.141     1.783 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.216     1.999    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.820     2.073    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y84         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.416     1.657    
    SLICE_X46Y84         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.911    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ZynqDesign_i/ethernetlite_0/phy_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ZynqDesign_i/ethernetlite_0/phy_tx_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/I
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/I1
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X43Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_RX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X38Y82   ZynqDesign_i/ethernetlite_0/U0/BUS_RST_TX_SYNC_CORE_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDPE/C       n/a            1.000         40.000      39.000     SLICE_X47Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y82   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X47Y83   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         20.000      18.750     SLICE_X46Y84   ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 2.026ns (29.740%)  route 4.786ns (70.260%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.286     5.651    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.775 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          0.980     6.755    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.871 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           0.822     7.693    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y96         LUT6 (Prop_lut6_I1_O)        0.328     8.021 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.966     8.986    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X35Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.110 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.733     9.843    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.511    12.690    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y16         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    RAMB36_X2Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.322    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.844ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.453ns  (logic 2.026ns (31.398%)  route 4.427ns (68.602%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.286     5.651    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.775 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          0.980     6.755    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.871 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           0.822     7.693    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y96         LUT6 (Prop_lut6_I1_O)        0.328     8.021 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.977     8.997    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X34Y87         LUT4 (Prop_lut4_I2_O)        0.124     9.121 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.362     9.483    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.516    12.695    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.924    
                         clock uncertainty           -0.154    12.770    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.327    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  2.844    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.237ns  (logic 2.026ns (32.481%)  route 4.211ns (67.519%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.286     5.651    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.775 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          0.980     6.755    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.871 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           0.822     7.693    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y96         LUT6 (Prop_lut6_I1_O)        0.328     8.021 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.761     8.782    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X34Y92         LUT4 (Prop_lut4_I2_O)        0.124     8.906 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.362     9.268    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[11]
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.520    12.699    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y18         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.331    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.026ns (32.775%)  route 4.156ns (67.225%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.737     3.031    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.286     5.651    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.124     5.775 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=13, routed)          0.980     6.755    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/s_axi_wvalid
    SLICE_X36Y93         LUT2 (Prop_lut2_I1_O)        0.116     6.871 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/RX_PONG_REG_GEN.pong_rx_status_i_2/O
                         net (fo=2, routed)           0.822     7.693    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/bus2ip_wrce
    SLICE_X26Y96         LUT6 (Prop_lut6_I1_O)        0.328     8.021 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_5__0/O
                         net (fo=4, routed)           0.717     8.738    ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/XEMAC_I/bus2ip_ce
    SLICE_X32Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.862 r  ZynqDesign_i/ethernetlite_0/U0/I_AXI_NATIVE_IPIF/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.350     9.212    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/AXI4_LITE_IF_GEN.bus2ip_addr_i_reg[12]
    RAMB36_X2Y19         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.521    12.700    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y19         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    12.332    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.332    
                         arrival time                          -9.212    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.608ns (11.228%)  route 4.807ns (88.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          3.439     7.032    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.184 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.368     8.552    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.474    12.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.748    11.880    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.608ns (11.228%)  route 4.807ns (88.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          3.439     7.032    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.184 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.368     8.552    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.474    12.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.748    11.880    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.608ns (11.228%)  route 4.807ns (88.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          3.439     7.032    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.184 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.368     8.552    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.474    12.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.748    11.880    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 0.608ns (11.228%)  route 4.807ns (88.772%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          3.439     7.032    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aresetn
    SLICE_X38Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.184 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/rxbuffer_addr[11]_i_1/O
                         net (fo=12, routed)          1.368     8.552    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX_n_6
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.474    12.653    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y85         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.748    11.880    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.916ns (17.971%)  route 4.181ns (82.029%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.892     3.186    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X30Y100        FDRE                                         r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.518     3.704 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=58, routed)          2.054     5.758    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc[0]
    SLICE_X39Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.882 f  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.315     6.197    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     6.321 f  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.874     7.196    ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/AXI4_LITE_IF_GEN.awready_i_reg
    SLICE_X35Y101        LUT2 (Prop_lut2_I1_O)        0.150     7.346 r  ZynqDesign_i/ps7_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.937     8.283    ZynqDesign_i/ps7/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.562    12.742    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.091    11.625    ZynqDesign_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -8.283    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.547ns  (logic 1.386ns (21.171%)  route 5.161ns (78.829%))
  Logic Levels:           7  (LUT3=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.651     2.945    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/Mac_addr_ram_we_reg/Q
                         net (fo=8, routed)           0.856     4.319    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/mac_addr_ram_we
    SLICE_X36Y91         LUT3 (Prop_lut3_I1_O)        0.124     4.443 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/ram16x1_0_i_2/O
                         net (fo=4, routed)           0.996     5.439    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/A0
    SLICE_X38Y91         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124     5.563 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/O
                         net (fo=1, routed)           0.927     6.490    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_we_reg[0]
    SLICE_X36Y88         LUT6 (Prop_lut6_I1_O)        0.124     6.614 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state17a_i_7/O
                         net (fo=1, routed)           0.466     7.079    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state17a_i_7_n_0
    SLICE_X36Y88         LUT3 (Prop_lut3_I2_O)        0.124     7.203 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state17a_i_6/O
                         net (fo=2, routed)           0.445     7.648    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/goto_startReadDataNib_24
    SLICE_X38Y89         LUT6 (Prop_lut6_I3_O)        0.124     7.772 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/state22a_i_2/O
                         net (fo=10, routed)          0.640     8.412    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/p_8_in
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.124     8.536 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_4/O
                         net (fo=4, routed)           0.831     9.368    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_4_n_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.492 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_2/O
                         net (fo=1, routed)           0.000     9.492    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd[0]_i_2_n_0
    SLICE_X38Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.477    12.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/s_axi_aclk
    SLICE_X38Y90         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_reg[0]/C
                         clock pessimism              0.263    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X38Y90         FDRE (Setup_fdre_C_D)        0.079    12.844    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_STATE/Mac_addr_ram_addr_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  3.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/gpio_btns/U0/ip2bus_data_i_D1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.639     0.975    ZynqDesign_i/gpio_btns/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y100        FDRE                                         r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ZynqDesign_i/gpio_btns/U0/gpio_core_1/Not_Dual.READ_REG_GEN[1].GPIO_DBus_i_reg[28]/Q
                         net (fo=1, routed)           0.146     1.285    ZynqDesign_i/gpio_btns/U0/ip2bus_data[28]
    SLICE_X42Y99         FDRE                                         r  ZynqDesign_i/gpio_btns/U0/ip2bus_data_i_D1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.825     1.191    ZynqDesign_i/gpio_btns/U0/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  ZynqDesign_i/gpio_btns/U0/ip2bus_data_i_D1_reg[28]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.053     1.209    ZynqDesign_i/gpio_btns/U0/ip2bus_data_i_D1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.666%)  route 0.166ns (50.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y87         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[0]/Q
                         net (fo=3, routed)           0.166     1.221    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rxbuffer_addr_reg[0][11]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.865     1.231    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.133    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.554     0.890    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X32Y86         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/rxbuffer_addr_reg[5]/Q
                         net (fo=3, routed)           0.169     1.223    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rxbuffer_addr_reg[0][6]
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.865     1.231    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.133    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.185ns (39.494%)  route 0.283ns (60.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.552     0.888    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/s_axi_aclk
    SLICE_X51Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[13]/Q
                         net (fo=1, routed)           0.283     1.312    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/p_18_in
    SLICE_X49Y94         LUT4 (Prop_lut4_I2_O)        0.044     1.356 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData[9]_i_1/O
                         net (fo=1, routed)           0.000     1.356    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData[9]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.824     1.190    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/s_axi_aclk
    SLICE_X49Y94         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.107     1.262    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.297%)  route 0.185ns (56.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.656     0.992    ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ZynqDesign_i/ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.185     1.318    ZynqDesign_i/ps7/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.885     1.251    ZynqDesign_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ZynqDesign_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    ZynqDesign_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.939%)  route 0.209ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X46Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.209     1.264    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822     1.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.939%)  route 0.209ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X46Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.209     1.264    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822     1.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.939%)  route 0.209ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X46Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.209     1.264    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822     1.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.939%)  route 0.209ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X46Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.209     1.264    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822     1.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.939%)  route 0.209ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.555     0.891    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_axi_aclk
    SLICE_X46Y90         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.209     1.264    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822     1.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y89         RAMD32                                       r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X46Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.160    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PONG_GEN.RX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y19    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/RX_PING/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/TX_PONG_GEN.TX_PONG_I/dpram_blkmem/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X47Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_3/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y89    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y91    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/NODEMACADDRRAMI/ram16x4i/ram16x1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.693%)  route 0.641ns (55.307%))
  Logic Levels:           0  
  Clock Path Skew:        -3.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 11.476 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.647     4.482    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     5.000 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.641     5.641    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.473    11.476    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    11.476    
                         clock uncertainty           -0.267    11.208    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)       -0.016    11.192    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.697ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.518ns (51.806%)  route 0.482ns (48.194%))
  Logic Levels:           0  
  Clock Path Skew:        -3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.647     4.482    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     5.000 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.482     5.482    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.267    11.209    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.030    11.179    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.179    
                         arrival time                          -5.482    
  -------------------------------------------------------------------
                         slack                                  5.697    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.518ns (62.397%)  route 0.312ns (37.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.647     4.482    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     5.000 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.312     5.312    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.267    11.209    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.045    11.164    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -5.312    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.518ns (63.081%)  route 0.303ns (36.919%))
  Logic Levels:           0  
  Clock Path Skew:        -3.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.482ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.647     4.482    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518     5.000 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.303     5.303    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.267    11.209    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.045    11.164    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                         11.164    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.456ns (57.941%)  route 0.331ns (42.059%))
  Logic Levels:           0  
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.734     2.734    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.835 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          1.646     4.481    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X37Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456     4.937 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.331     5.268    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    11.477    
                         clock uncertainty           -0.267    11.209    
    SLICE_X36Y82         FDRE (Setup_fdre_C_D)       -0.013    11.196    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.196    
                         arrival time                          -5.268    
  -------------------------------------------------------------------
                         slack                                  5.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.801ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 30.820 - 30.000 ) 
    Source Clock Delay      (SCD):    1.701ns = ( 41.701 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.123    41.123    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.149 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          0.552    41.701    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X37Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141    41.842 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].TX_FF_I/Q
                         net (fo=1, routed)           0.110    41.952    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[3]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]/C
                         clock pessimism              0.000    30.820    
                         clock uncertainty            0.267    31.087    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.064    31.151    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[3]
  -------------------------------------------------------------------
                         required time                        -31.151    
                         arrival time                          41.952    
  -------------------------------------------------------------------
                         slack                                 10.801    

Slack (MET) :             10.809ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.702%)  route 0.106ns (39.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 30.820 - 30.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 41.702 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.123    41.123    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.149 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          0.553    41.702    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164    41.866 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].TX_FF_I/Q
                         net (fo=1, routed)           0.106    41.972    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[0]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]/C
                         clock pessimism              0.000    30.820    
                         clock uncertainty            0.267    31.087    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.076    31.163    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.163    
                         arrival time                          41.972    
  -------------------------------------------------------------------
                         slack                                 10.809    

Slack (MET) :             10.813ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 30.820 - 30.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 41.702 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.123    41.123    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.149 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          0.553    41.702    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164    41.866 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.TEN_FF/Q
                         net (fo=1, routed)           0.110    41.976    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_tx_en
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg/C
                         clock pessimism              0.000    30.820    
                         clock uncertainty            0.267    31.087    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.076    31.163    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_tx_en_d1_reg
  -------------------------------------------------------------------
                         required time                        -31.163    
                         arrival time                          41.976    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.895ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.267%)  route 0.169ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 30.820 - 30.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 41.702 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.123    41.123    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.149 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          0.553    41.702    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164    41.866 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].TX_FF_I/Q
                         net (fo=1, routed)           0.169    42.035    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[1]
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]/C
                         clock pessimism              0.000    30.820    
                         clock uncertainty            0.267    31.087    
    SLICE_X36Y82         FDRE (Hold_fdre_C_D)         0.053    31.140    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.140    
                         arrival time                          42.035    
  -------------------------------------------------------------------
                         slack                                 10.895    

Slack (MET) :             10.968ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.707%)  route 0.249ns (60.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 30.820 - 30.000 ) 
    Source Clock Delay      (SCD):    1.702ns = ( 41.702 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.123    41.123    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    41.149 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_BUFG_TX/O
                         net (fo=63, routed)          0.553    41.702    ZynqDesign_i/ethernetlite_0/U0/O0_out
    SLICE_X36Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.164    41.866 r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].TX_FF_I/Q
                         net (fo=1, routed)           0.249    42.115    ZynqDesign_i/mii_to_rmii_0/U0/mac2rmii_txd[2]
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X34Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]/C
                         clock pessimism              0.000    30.820    
                         clock uncertainty            0.267    31.087    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.060    31.147    ZynqDesign_i/mii_to_rmii_0/U0/mac2Rmii_txd_d1_reg[2]
  -------------------------------------------------------------------
                         required time                        -31.147    
                         arrival time                          42.115    
  -------------------------------------------------------------------
                         slack                                 10.968    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_ZynqDesign_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.456ns (14.459%)  route 2.698ns (85.541%))
  Logic Levels:           0  
  Clock Path Skew:        -1.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 11.475 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.843     3.137    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          2.698     6.291    ZynqDesign_i/mii_to_rmii_0/U0/rst_n
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.000    11.475    
                         clock uncertainty           -0.267    11.207    
    SLICE_X37Y81         FDRE (Setup_fdre_C_D)       -0.047    11.160    ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  4.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_ZynqDesign_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.303ns  (logic 0.141ns (10.823%)  route 1.162ns (89.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 10.819 - 10.000 ) 
    Source Clock Delay      (SCD):    0.974ns = ( 10.974 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.638    10.974    ZynqDesign_i/rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X47Y103        FDRE                                         r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    11.115 r  ZynqDesign_i/rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=54, routed)          1.162    12.277    ZynqDesign_i/mii_to_rmii_0/U0/rst_n
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    10.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467     9.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    10.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X37Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]/C
                         clock pessimism              0.000    10.819    
                         clock uncertainty            0.267    11.086    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.075    11.161    ZynqDesign_i/mii_to_rmii_0/U0/rst_n_d_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.161    
                         arrival time                          12.277    
  -------------------------------------------------------------------
                         slack                                  1.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.835ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.418ns  (logic 0.160ns (38.301%)  route 0.258ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    0.818ns = ( 30.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    30.818    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.160    30.978 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.258    31.236    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.448    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.448    
                         clock uncertainty           -0.267    41.181    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.110    41.071    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                         -31.236    
  -------------------------------------------------------------------
                         slack                                  9.835    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.348ns  (logic 0.160ns (45.912%)  route 0.188ns (54.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.160    30.979 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.188    31.167    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.448    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.448    
                         clock uncertainty           -0.267    41.181    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.119    41.062    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.062    
                         arrival time                         -31.167    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.926ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.423ns  (logic 0.175ns (41.395%)  route 0.248ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.248    31.242    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.449    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.449    
                         clock uncertainty           -0.267    41.182    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.014    41.168    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         41.168    
                         arrival time                         -31.242    
  -------------------------------------------------------------------
                         slack                                  9.926    

Slack (MET) :             9.960ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.363ns  (logic 0.175ns (48.149%)  route 0.188ns (51.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    0.820ns = ( 30.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.175    30.995 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.188    31.183    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.448    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.448    
                         clock uncertainty           -0.267    41.181    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.038    41.143    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                         -31.183    
  -------------------------------------------------------------------
                         slack                                  9.960    

Slack (MET) :             9.961ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.363ns  (logic 0.175ns (48.248%)  route 0.188ns (51.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.188    31.182    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.448    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.448    
                         clock uncertainty           -0.267    41.181    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.038    41.143    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.143    
                         arrival time                         -31.182    
  -------------------------------------------------------------------
                         slack                                  9.961    

Slack (MET) :             9.982ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.362ns  (logic 0.175ns (48.348%)  route 0.187ns (51.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.187    31.181    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871    40.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.449    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.449    
                         clock uncertainty           -0.267    41.182    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.019    41.163    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.163    
                         arrival time                         -31.181    
  -------------------------------------------------------------------
                         slack                                  9.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.845ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.367ns (48.500%)  route 0.390ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.390    12.231    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     3.873    
                         clock uncertainty            0.267     4.140    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.246     4.386    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                          12.231    
  -------------------------------------------------------------------
                         slack                                  7.845    

Slack (MET) :             7.850ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.324%)  route 0.392ns (51.676%))
  Logic Levels:           0  
  Clock Path Skew:        2.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.477ns = ( 11.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.367    11.844 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.392    12.236    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     3.873    
                         clock uncertainty            0.267     4.140    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.246     4.386    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                          12.236    
  -------------------------------------------------------------------
                         slack                                  7.850    

Slack (MET) :             7.926ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.772ns  (logic 0.367ns (47.541%)  route 0.405ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.874ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.405    12.247    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.874    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     3.874    
                         clock uncertainty            0.267     4.141    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.180     4.321    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.321    
                         arrival time                          12.247    
  -------------------------------------------------------------------
                         slack                                  7.926    

Slack (MET) :             7.975ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.731ns  (logic 0.337ns (46.070%)  route 0.394ns (53.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.337    11.812 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.394    12.206    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     3.873    
                         clock uncertainty            0.267     4.140    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.091     4.231    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.231    
                         arrival time                          12.206    
  -------------------------------------------------------------------
                         slack                                  7.975    

Slack (MET) :             8.016ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.875ns  (logic 0.367ns (41.954%)  route 0.508ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.874ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.508    12.349    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     3.874    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     3.874    
                         clock uncertainty            0.267     4.141    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.192     4.333    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                          12.349    
  -------------------------------------------------------------------
                         slack                                  8.016    

Slack (MET) :             8.086ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.337ns (39.335%)  route 0.520ns (60.665%))
  Logic Levels:           0  
  Clock Path Skew:        2.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.873ns
    Source Clock Delay      (SCD):    1.474ns = ( 11.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    11.474    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.337    11.811 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.520    12.330    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     3.873    
                         clock uncertainty            0.267     4.140    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.104     4.244    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.244    
                         arrival time                          12.330    
  -------------------------------------------------------------------
                         slack                                  8.086    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.147ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.585ns  (logic 0.419ns (26.437%)  route 1.166ns (73.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.166     1.585    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.291ns  (logic 0.419ns (32.464%)  route 0.872ns (67.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.872     1.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.265     9.735    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.601%)  route 0.757ns (62.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.757     1.213    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.419%)  route 0.448ns (49.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.904    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.003    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       10.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.027ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.418ns  (logic 0.160ns (38.301%)  route 0.258ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 41.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.818ns = ( 30.818 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.816    30.818    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.160    30.978 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.258    31.236    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.641    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000    41.641    
                         clock uncertainty           -0.267    41.373    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.110    41.263    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -31.236    
  -------------------------------------------------------------------
                         slack                                 10.027    

Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.348ns  (logic 0.160ns (45.912%)  route 0.188ns (54.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 41.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.160    30.979 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.188    31.167    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.641    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000    41.641    
                         clock uncertainty           -0.267    41.373    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.119    41.254    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.254    
                         arrival time                         -31.167    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.118ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.423ns  (logic 0.175ns (41.395%)  route 0.248ns (58.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 41.642 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.248    31.242    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.642    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000    41.642    
                         clock uncertainty           -0.267    41.374    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.014    41.360    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         41.360    
                         arrival time                         -31.242    
  -------------------------------------------------------------------
                         slack                                 10.118    

Slack (MET) :             10.152ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.363ns  (logic 0.175ns (48.149%)  route 0.188ns (51.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 41.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.820ns = ( 30.820 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.818    30.820    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.175    30.995 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.188    31.183    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.641    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000    41.641    
                         clock uncertainty           -0.267    41.373    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.038    41.335    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.335    
                         arrival time                         -31.183    
  -------------------------------------------------------------------
                         slack                                 10.152    

Slack (MET) :             10.153ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.363ns  (logic 0.175ns (48.248%)  route 0.188ns (51.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 41.641 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.188    31.182    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552    41.641    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000    41.641    
                         clock uncertainty           -0.267    41.373    
    SLICE_X42Y82         FDRE (Setup_fdre_C_D)       -0.038    41.335    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.335    
                         arrival time                         -31.182    
  -------------------------------------------------------------------
                         slack                                 10.153    

Slack (MET) :             10.174ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        0.362ns  (logic 0.175ns (48.348%)  route 0.187ns (51.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 41.642 - 40.000 ) 
    Source Clock Delay      (SCD):    0.819ns = ( 30.819 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    30.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.864    30.864    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    29.397 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    29.973    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    30.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.817    30.819    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.175    30.994 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.187    31.181    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063    41.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.553    41.642    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000    41.642    
                         clock uncertainty           -0.267    41.374    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)       -0.019    41.355    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         41.355    
                         arrival time                         -31.181    
  -------------------------------------------------------------------
                         slack                                 10.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.427ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.757ns  (logic 0.367ns (48.500%)  route 0.390ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        2.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[1]/Q
                         net (fo=1, routed)           0.390    12.231    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[1]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I/C
                         clock pessimism              0.000     4.291    
                         clock uncertainty            0.267     4.558    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.246     4.804    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[1].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.804    
                         arrival time                          12.231    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.432ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.759ns  (logic 0.367ns (48.324%)  route 0.392ns (51.676%))
  Logic Levels:           0  
  Clock Path Skew:        2.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    1.477ns = ( 11.477 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.474    11.477    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y82         FDRE (Prop_fdre_C_Q)         0.367    11.844 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[2]/Q
                         net (fo=1, routed)           0.392    12.236    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[2]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I/C
                         clock pessimism              0.000     4.291    
                         clock uncertainty            0.267     4.558    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.246     4.804    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[2].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.804    
                         arrival time                          12.236    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.508ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.772ns  (logic 0.367ns (47.541%)  route 0.405ns (52.459%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[3]/Q
                         net (fo=1, routed)           0.405    12.247    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[3]
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     4.292    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I/C
                         clock pessimism              0.000     4.292    
                         clock uncertainty            0.267     4.559    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.180     4.739    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[3].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.739    
                         arrival time                          12.247    
  -------------------------------------------------------------------
                         slack                                  7.508    

Slack (MET) :             7.557ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.731ns  (logic 0.337ns (46.070%)  route 0.394ns (53.930%))
  Logic Levels:           0  
  Clock Path Skew:        2.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X40Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y81         FDRE (Prop_fdre_C_Q)         0.337    11.812 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rxd_reg[0]/Q
                         net (fo=1, routed)           0.394    12.206    ZynqDesign_i/ethernetlite_0/U0/phy_rx_data[0]
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I/C
                         clock pessimism              0.000     4.291    
                         clock uncertainty            0.267     4.558    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.091     4.649    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN[0].RX_FF_I
  -------------------------------------------------------------------
                         required time                         -4.649    
                         arrival time                          12.206    
  -------------------------------------------------------------------
                         slack                                  7.557    

Slack (MET) :             7.598ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.875ns  (logic 0.367ns (41.954%)  route 0.508ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    1.475ns = ( 11.475 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.472    11.475    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X41Y81         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.367    11.842 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_dv_reg/Q
                         net (fo=1, routed)           0.508    12.349    ZynqDesign_i/ethernetlite_0/U0/phy_dv
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.646     4.292    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X43Y83         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF/C
                         clock pessimism              0.000     4.292    
                         clock uncertainty            0.267     4.559    
    SLICE_X43Y83         FDRE (Hold_fdre_C_D)         0.192     4.751    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.DVD_FF
  -------------------------------------------------------------------
                         required time                         -4.751    
                         arrival time                          12.349    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.668ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
                            (rising edge-triggered cell FDRE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -10.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        0.857ns  (logic 0.337ns (39.335%)  route 0.520ns (60.665%))
  Logic Levels:           0  
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    1.474ns = ( 11.474 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.612    11.612    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.471    11.474    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X39Y80         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.337    11.811 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_er_reg/Q
                         net (fo=1, routed)           0.520    12.330    ZynqDesign_i/ethernetlite_0/U0/phy_rx_er
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/C
    SLICE_X42Y82         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF/C
                         clock pessimism              0.000     4.291    
                         clock uncertainty            0.267     4.558    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.104     4.662    ZynqDesign_i/ethernetlite_0/U0/IOFFS_GEN2.RER_FF
  -------------------------------------------------------------------
                         required time                         -4.662    
                         arrival time                          12.330    
  -------------------------------------------------------------------
                         slack                                  7.668    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.916ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.916ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.868ns  (logic 0.419ns (22.435%)  route 1.449ns (77.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.449     1.868    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X46Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)       -0.216     9.784    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  7.916    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.585ns  (logic 0.419ns (26.437%)  route 1.166ns (73.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.166     1.585    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y84         FDCE (Setup_fdce_C_D)       -0.268     9.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.585    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.444ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.291ns  (logic 0.419ns (32.464%)  route 0.872ns (67.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.872     1.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.265     9.735    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  8.444    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.502ns  (logic 0.456ns (30.362%)  route 1.046ns (69.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.046     1.502    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X46Y91         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)       -0.047     9.953    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  8.451    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.601%)  route 0.757ns (62.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.757     1.213    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.095     9.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.223ns  (logic 0.456ns (37.289%)  route 0.767ns (62.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.767     1.223    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X46Y88         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y88         FDCE (Setup_fdce_C_D)       -0.058     9.942    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.869%)  route 0.632ns (60.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X47Y89         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.632     1.051    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X46Y91         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y91         FDCE (Setup_fdce_C_D)       -0.218     9.782    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ZynqDesign_i/ethernetlite_0/phy_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.419%)  route 0.448ns (49.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.448     0.904    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y84         FDCE (Setup_fdce_C_D)       -0.093     9.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                  9.003    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ZynqDesign_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        3.009ns  (logic 0.478ns (15.884%)  route 2.531ns (84.116%))
  Logic Levels:           0  
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    1.649ns = ( 11.649 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           1.806    11.806    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     8.013 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.902    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.003 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.646    11.649    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.478    12.127 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           2.531    14.658    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X40Y89         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.477    22.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.000    22.656    
                         clock uncertainty           -0.267    22.388    
    SLICE_X40Y89         FDRE (Setup_fdre_C_D)       -0.221    22.167    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  7.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ZynqDesign_clk_wiz_0_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_ZynqDesign_clk_wiz_0_0 rise@10.000ns)
  Data Path Delay:        1.107ns  (logic 0.148ns (13.366%)  route 0.959ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 11.188 - 10.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 10.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ZynqDesign_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2, routed)           0.597    10.597    ZynqDesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     9.447 r  ZynqDesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.976    ZynqDesign_i/clk_wiz_0/inst/clk_out1_ZynqDesign_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    10.002 r  ZynqDesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.552    10.554    ZynqDesign_i/mii_to_rmii_0/U0/ref_clk
    SLICE_X36Y82         FDRE                                         r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.148    10.702 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_crs_reg/Q
                         net (fo=1, routed)           0.959    11.661    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/phy_crs
    SLICE_X40Y89         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    10.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.822    11.188    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1/C
                         clock pessimism              0.000    11.188    
                         clock uncertainty            0.267    11.455    
    SLICE_X40Y89         FDRE (Hold_fdre_C_D)         0.022    11.477    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/C_SENSE_SYNC_1
  -------------------------------------------------------------------
                         required time                        -11.477    
                         arrival time                          11.661    
  -------------------------------------------------------------------
                         slack                                  0.184    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.314ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.314ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.591ns  (logic 0.518ns (32.549%)  route 1.073ns (67.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.073     1.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                 38.314    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.442ns  (logic 0.518ns (35.918%)  route 0.924ns (64.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.924     1.442    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.186%)  route 0.961ns (67.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.961     1.417    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.545ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.368%)  route 0.766ns (64.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.766     1.185    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.270    39.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 38.545    





---------------------------------------------------------------------------------------------------
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       38.314ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.314ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.591ns  (logic 0.518ns (32.549%)  route 1.073ns (67.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           1.073     1.591    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X45Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                 38.314    

Slack (MET) :             38.417ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.318ns  (logic 0.419ns (31.790%)  route 0.899ns (68.210%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.899     1.318    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X47Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.265    39.735    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.735    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                 38.417    

Slack (MET) :             38.465ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.442ns  (logic 0.518ns (35.918%)  route 0.924ns (64.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X46Y83         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.924     1.442    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X45Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.093    39.907    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.907    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                 38.465    

Slack (MET) :             38.488ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.417ns  (logic 0.456ns (32.186%)  route 0.961ns (67.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.961     1.417    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X47Y85         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y85         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 38.488    

Slack (MET) :             38.533ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.372ns  (logic 0.456ns (33.232%)  route 0.916ns (66.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.916     1.372    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X47Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X47Y89         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.372    
  -------------------------------------------------------------------
                         slack                                 38.533    

Slack (MET) :             38.545ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.368%)  route 0.766ns (64.632%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X47Y84         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.766     1.185    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X45Y84         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X45Y84         FDCE (Setup_fdce_C_D)       -0.270    39.730    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.730    
                         arrival time                          -1.185    
  -------------------------------------------------------------------
                         slack                                 38.545    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.173ns  (logic 0.419ns (35.720%)  route 0.754ns (64.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.754     1.173    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X48Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.268    39.732    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.732    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 38.559    

Slack (MET) :             38.859ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.046ns  (logic 0.456ns (43.580%)  route 0.590ns (56.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y88                                      0.000     0.000 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X47Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.590     1.046    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X48Y89         FDCE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X48Y89         FDCE (Setup_fdce_C_D)       -0.095    39.905    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.905    
                         arrival time                          -1.046    
  -------------------------------------------------------------------
                         slack                                 38.859    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.775%)  route 0.517ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 43.381 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.292 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.517     4.808    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.381    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.433    43.815    
                         clock uncertainty           -0.035    43.779    
    SLICE_X46Y82         FDPE (Recov_fdpe_C_PRE)     -0.536    43.243    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.243    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.775%)  route 0.517ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 43.381 - 40.000 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           2.127     2.127    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     2.228 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     3.873    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.292 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.517     4.808    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X39Y80         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.818    41.818    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    41.909 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.381    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.433    43.815    
                         clock uncertainty           -0.035    43.779    
    SLICE_X46Y82         FDPE (Recov_fdpe_C_PRE)     -0.536    43.243    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.243    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                 38.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.532%)  route 0.196ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.576 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     1.772    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.368     1.480    
    SLICE_X46Y82         FDPE (Remov_fdpe_C_PRE)     -0.125     1.355    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.532%)  route 0.196ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           0.871     0.871    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.897 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.448    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.576 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     1.772    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X39Y80         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_rx_clk_reg/Q
                         net (fo=1, routed)           1.002     1.002    ZynqDesign_i/ethernetlite_0/U0/phy_rx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.031 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     1.849    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.368     1.480    
    SLICE_X46Y82         FDPE (Remov_fdpe_C_PRE)     -0.125     1.355    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk
  To Clock:  ZynqDesign_i/ethernetlite_0/phy_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       38.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.775%)  route 0.517ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 43.736 - 40.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.710 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.517     5.227    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.172    42.172    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    42.263 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.736    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.497    44.233    
                         clock uncertainty           -0.035    44.197    
    SLICE_X46Y82         FDPE (Recov_fdpe_C_PRE)     -0.536    43.661    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         43.661    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@40.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.419ns (44.775%)  route 0.517ns (55.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.736ns = ( 43.736 - 40.000 ) 
    Source Clock Delay      (SCD):    4.291ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.545     2.545    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101     2.646 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.645     4.291    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.419     4.710 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.517     5.227    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                     40.000    40.000 r  
    SLICE_X35Y82         FDRE                         0.000    40.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           2.172    42.172    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    42.263 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          1.473    43.736    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.497    44.233    
                         clock uncertainty           -0.035    44.197    
    SLICE_X46Y82         FDPE (Recov_fdpe_C_PRE)     -0.536    43.661    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         43.661    
                         arrival time                          -5.227    
  -------------------------------------------------------------------
                         slack                                 38.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.532%)  route 0.196ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.769 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     1.964    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     2.071    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.398     1.673    
    SLICE_X46Y82         FDPE (Remov_fdpe_C_PRE)     -0.125     1.548    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ZynqDesign_i/ethernetlite_0/phy_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns - ZynqDesign_i/ethernetlite_0/phy_tx_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.532%)  route 0.196ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.063     1.063    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.089 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.552     1.641    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/C
    SLICE_X48Y83         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.769 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.196     1.964    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X46Y82         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ZynqDesign_i/ethernetlite_0/phy_tx_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X35Y82         FDRE                         0.000     0.000 r  ZynqDesign_i/mii_to_rmii_0/U0/rmii2mac_tx_clk_reg/Q
                         net (fo=3, routed)           1.224     1.224    ZynqDesign_i/ethernetlite_0/U0/phy_tx_clk
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.253 r  ZynqDesign_i/ethernetlite_0/U0/LOOPBACK_GEN.INCLUDE_BUFG_GEN.CLOCK_MUX/O
                         net (fo=77, routed)          0.818     2.071    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/C
    SLICE_X46Y82         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.398     1.673    
    SLICE_X46Y82         FDPE (Remov_fdpe_C_PRE)     -0.125     1.548    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.419ns (43.942%)  route 0.535ns (56.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.649     2.943    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.362 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.535     3.897    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.477    12.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X47Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.197    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.419ns (43.942%)  route 0.535ns (56.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.649     2.943    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.419     3.362 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.535     3.897    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        1.477    12.656    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X47Y91         FDPE (Recov_fdpe_C_PRE)     -0.534    12.197    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.197    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  8.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.321%)  route 0.198ns (60.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.554     0.890    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.823     1.189    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X47Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     0.776    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.321%)  route 0.198ns (60.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.554     0.890    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_axi_aclk
    SLICE_X49Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.128     1.018 f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.198     1.215    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X47Y91         FDPE                                         f  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZynqDesign_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZynqDesign_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZynqDesign_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1523, routed)        0.823     1.189    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_aclk
    SLICE_X47Y91         FDPE                                         r  ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X47Y91         FDPE (Remov_fdpe_C_PRE)     -0.149     0.776    ZynqDesign_i/ethernetlite_0/U0/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.440    





