// Seed: 3116899932
module module_0 (
    input supply0 id_0
    , id_5,
    input tri0 id_1,
    output supply1 id_2
    , id_6, id_7,
    input supply0 id_3
);
  logic id_8;
  logic [1 : -1] id_9;
  assign id_8 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output wire id_3,
    output tri id_4,
    input tri1 id_5,
    input tri id_6,
    input supply1 id_7,
    output tri1 id_8,
    inout tri0 id_9
);
  generate
    assign id_9 = id_7;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_6,
      id_8,
      id_9
  );
  wire id_11;
endmodule
