// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_23 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_336_p2;
reg   [0:0] icmp_ln86_reg_1318;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1318_pp0_iter3_reg;
wire   [0:0] icmp_ln86_652_fu_342_p2;
reg   [0:0] icmp_ln86_652_reg_1329;
wire   [0:0] icmp_ln86_653_fu_348_p2;
reg   [0:0] icmp_ln86_653_reg_1334;
reg   [0:0] icmp_ln86_653_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_653_reg_1334_pp0_iter2_reg;
wire   [0:0] icmp_ln86_654_fu_354_p2;
reg   [0:0] icmp_ln86_654_reg_1340;
wire   [0:0] icmp_ln86_655_fu_360_p2;
reg   [0:0] icmp_ln86_655_reg_1346;
reg   [0:0] icmp_ln86_655_reg_1346_pp0_iter1_reg;
wire   [0:0] icmp_ln86_656_fu_366_p2;
reg   [0:0] icmp_ln86_656_reg_1352;
reg   [0:0] icmp_ln86_656_reg_1352_pp0_iter1_reg;
reg   [0:0] icmp_ln86_656_reg_1352_pp0_iter2_reg;
reg   [0:0] icmp_ln86_656_reg_1352_pp0_iter3_reg;
wire   [0:0] icmp_ln86_657_fu_372_p2;
reg   [0:0] icmp_ln86_657_reg_1358;
reg   [0:0] icmp_ln86_657_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_657_reg_1358_pp0_iter2_reg;
reg   [0:0] icmp_ln86_657_reg_1358_pp0_iter3_reg;
wire   [0:0] icmp_ln86_658_fu_378_p2;
reg   [0:0] icmp_ln86_658_reg_1364;
wire   [0:0] icmp_ln86_659_fu_384_p2;
reg   [0:0] icmp_ln86_659_reg_1370;
reg   [0:0] icmp_ln86_659_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_660_fu_390_p2;
reg   [0:0] icmp_ln86_660_reg_1376;
reg   [0:0] icmp_ln86_660_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_660_reg_1376_pp0_iter2_reg;
wire   [0:0] icmp_ln86_661_fu_396_p2;
reg   [0:0] icmp_ln86_661_reg_1382;
reg   [0:0] icmp_ln86_661_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_661_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_661_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_662_fu_402_p2;
reg   [0:0] icmp_ln86_662_reg_1388;
reg   [0:0] icmp_ln86_662_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_662_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_662_reg_1388_pp0_iter3_reg;
wire   [0:0] icmp_ln86_663_fu_408_p2;
reg   [0:0] icmp_ln86_663_reg_1394;
reg   [0:0] icmp_ln86_663_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_663_reg_1394_pp0_iter2_reg;
reg   [0:0] icmp_ln86_663_reg_1394_pp0_iter3_reg;
reg   [0:0] icmp_ln86_663_reg_1394_pp0_iter4_reg;
wire   [0:0] icmp_ln86_664_fu_414_p2;
reg   [0:0] icmp_ln86_664_reg_1400;
reg   [0:0] icmp_ln86_664_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_664_reg_1400_pp0_iter2_reg;
reg   [0:0] icmp_ln86_664_reg_1400_pp0_iter3_reg;
reg   [0:0] icmp_ln86_664_reg_1400_pp0_iter4_reg;
reg   [0:0] icmp_ln86_664_reg_1400_pp0_iter5_reg;
wire   [0:0] icmp_ln86_665_fu_420_p2;
reg   [0:0] icmp_ln86_665_reg_1406;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter3_reg;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter4_reg;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter5_reg;
reg   [0:0] icmp_ln86_665_reg_1406_pp0_iter6_reg;
wire   [0:0] icmp_ln86_666_fu_426_p2;
reg   [0:0] icmp_ln86_666_reg_1412;
reg   [0:0] icmp_ln86_666_reg_1412_pp0_iter1_reg;
wire   [0:0] icmp_ln86_667_fu_432_p2;
reg   [0:0] icmp_ln86_667_reg_1417;
wire   [0:0] icmp_ln86_668_fu_438_p2;
reg   [0:0] icmp_ln86_668_reg_1422;
reg   [0:0] icmp_ln86_668_reg_1422_pp0_iter1_reg;
wire   [0:0] icmp_ln86_669_fu_444_p2;
reg   [0:0] icmp_ln86_669_reg_1427;
reg   [0:0] icmp_ln86_669_reg_1427_pp0_iter1_reg;
wire   [0:0] icmp_ln86_670_fu_450_p2;
reg   [0:0] icmp_ln86_670_reg_1432;
reg   [0:0] icmp_ln86_670_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_670_reg_1432_pp0_iter2_reg;
wire   [0:0] icmp_ln86_671_fu_456_p2;
reg   [0:0] icmp_ln86_671_reg_1437;
reg   [0:0] icmp_ln86_671_reg_1437_pp0_iter1_reg;
reg   [0:0] icmp_ln86_671_reg_1437_pp0_iter2_reg;
wire   [0:0] icmp_ln86_672_fu_462_p2;
reg   [0:0] icmp_ln86_672_reg_1442;
reg   [0:0] icmp_ln86_672_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_672_reg_1442_pp0_iter2_reg;
wire   [0:0] icmp_ln86_673_fu_468_p2;
reg   [0:0] icmp_ln86_673_reg_1447;
reg   [0:0] icmp_ln86_673_reg_1447_pp0_iter1_reg;
reg   [0:0] icmp_ln86_673_reg_1447_pp0_iter2_reg;
reg   [0:0] icmp_ln86_673_reg_1447_pp0_iter3_reg;
reg   [0:0] icmp_ln86_673_reg_1447_pp0_iter4_reg;
reg   [0:0] icmp_ln86_673_reg_1447_pp0_iter5_reg;
wire   [0:0] icmp_ln86_674_fu_474_p2;
reg   [0:0] icmp_ln86_674_reg_1453;
reg   [0:0] icmp_ln86_674_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_674_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_674_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_675_fu_480_p2;
reg   [0:0] icmp_ln86_675_reg_1458;
reg   [0:0] icmp_ln86_675_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_675_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_675_reg_1458_pp0_iter3_reg;
wire   [0:0] icmp_ln86_676_fu_486_p2;
reg   [0:0] icmp_ln86_676_reg_1463;
reg   [0:0] icmp_ln86_676_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_676_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_676_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_676_reg_1463_pp0_iter4_reg;
wire   [0:0] icmp_ln86_677_fu_492_p2;
reg   [0:0] icmp_ln86_677_reg_1468;
reg   [0:0] icmp_ln86_677_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_677_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_677_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_677_reg_1468_pp0_iter4_reg;
wire   [0:0] icmp_ln86_678_fu_498_p2;
reg   [0:0] icmp_ln86_678_reg_1473;
reg   [0:0] icmp_ln86_678_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_678_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_678_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_678_reg_1473_pp0_iter4_reg;
wire   [0:0] icmp_ln86_679_fu_504_p2;
reg   [0:0] icmp_ln86_679_reg_1478;
reg   [0:0] icmp_ln86_679_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_679_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_679_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_679_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_679_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_680_fu_510_p2;
reg   [0:0] icmp_ln86_680_reg_1483;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter4_reg;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter5_reg;
reg   [0:0] icmp_ln86_680_reg_1483_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_516_p2;
reg   [0:0] and_ln102_reg_1488;
reg   [0:0] and_ln102_reg_1488_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1488_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_527_p2;
reg   [0:0] and_ln104_reg_1498;
wire   [0:0] and_ln102_628_fu_532_p2;
reg   [0:0] and_ln102_628_reg_1504;
wire   [0:0] and_ln104_131_fu_541_p2;
reg   [0:0] and_ln104_131_reg_1511;
wire   [0:0] and_ln102_632_fu_546_p2;
reg   [0:0] and_ln102_632_reg_1516;
wire   [0:0] and_ln102_633_fu_556_p2;
reg   [0:0] and_ln102_633_reg_1522;
wire   [0:0] or_ln117_fu_572_p2;
reg   [0:0] or_ln117_reg_1528;
wire   [0:0] xor_ln104_fu_578_p2;
reg   [0:0] xor_ln104_reg_1533;
wire   [0:0] and_ln102_629_fu_583_p2;
reg   [0:0] and_ln102_629_reg_1539;
wire   [0:0] and_ln104_132_fu_592_p2;
reg   [0:0] and_ln104_132_reg_1545;
reg   [0:0] and_ln104_132_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln102_634_fu_602_p2;
reg   [0:0] and_ln102_634_reg_1551;
wire   [3:0] select_ln117_636_fu_703_p3;
reg   [3:0] select_ln117_636_reg_1556;
wire   [0:0] or_ln117_601_fu_710_p2;
reg   [0:0] or_ln117_601_reg_1561;
wire   [0:0] and_ln102_627_fu_715_p2;
reg   [0:0] and_ln102_627_reg_1567;
wire   [0:0] and_ln104_130_fu_724_p2;
reg   [0:0] and_ln104_130_reg_1573;
wire   [0:0] and_ln102_630_fu_729_p2;
reg   [0:0] and_ln102_630_reg_1579;
wire   [0:0] and_ln102_636_fu_743_p2;
reg   [0:0] and_ln102_636_reg_1585;
wire   [0:0] or_ln117_605_fu_817_p2;
reg   [0:0] or_ln117_605_reg_1591;
wire   [3:0] select_ln117_642_fu_831_p3;
reg   [3:0] select_ln117_642_reg_1596;
wire   [0:0] and_ln104_133_fu_844_p2;
reg   [0:0] and_ln104_133_reg_1601;
wire   [0:0] and_ln102_631_fu_849_p2;
reg   [0:0] and_ln102_631_reg_1606;
reg   [0:0] and_ln102_631_reg_1606_pp0_iter5_reg;
wire   [0:0] and_ln104_134_fu_858_p2;
reg   [0:0] and_ln104_134_reg_1613;
reg   [0:0] and_ln104_134_reg_1613_pp0_iter5_reg;
reg   [0:0] and_ln104_134_reg_1613_pp0_iter6_reg;
wire   [0:0] and_ln102_637_fu_873_p2;
reg   [0:0] and_ln102_637_reg_1619;
wire   [0:0] or_ln117_610_fu_956_p2;
reg   [0:0] or_ln117_610_reg_1624;
wire   [4:0] select_ln117_648_fu_968_p3;
reg   [4:0] select_ln117_648_reg_1629;
wire   [0:0] or_ln117_612_fu_976_p2;
reg   [0:0] or_ln117_612_reg_1634;
wire   [0:0] or_ln117_614_fu_982_p2;
reg   [0:0] or_ln117_614_reg_1640;
reg   [0:0] or_ln117_614_reg_1640_pp0_iter5_reg;
wire   [0:0] or_ln117_616_fu_1058_p2;
reg   [0:0] or_ln117_616_reg_1648;
wire   [4:0] select_ln117_654_fu_1071_p3;
reg   [4:0] select_ln117_654_reg_1653;
wire   [0:0] or_ln117_620_fu_1133_p2;
reg   [0:0] or_ln117_620_reg_1658;
wire   [4:0] select_ln117_658_fu_1147_p3;
reg   [4:0] select_ln117_658_reg_1663;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_315_fu_522_p2;
wire   [0:0] xor_ln104_317_fu_536_p2;
wire   [0:0] xor_ln104_321_fu_551_p2;
wire   [0:0] and_ln102_656_fu_561_p2;
wire   [0:0] and_ln102_641_fu_566_p2;
wire   [0:0] xor_ln104_318_fu_587_p2;
wire   [0:0] xor_ln104_322_fu_597_p2;
wire   [0:0] and_ln102_657_fu_615_p2;
wire   [0:0] and_ln102_640_fu_607_p2;
wire   [0:0] xor_ln117_fu_625_p2;
wire   [1:0] zext_ln117_fu_631_p1;
wire   [1:0] select_ln117_fu_635_p3;
wire   [1:0] select_ln117_631_fu_642_p3;
wire   [0:0] and_ln102_642_fu_611_p2;
wire   [2:0] zext_ln117_70_fu_649_p1;
wire   [0:0] or_ln117_597_fu_653_p2;
wire   [2:0] select_ln117_632_fu_658_p3;
wire   [0:0] or_ln117_598_fu_665_p2;
wire   [0:0] and_ln102_643_fu_620_p2;
wire   [2:0] select_ln117_633_fu_669_p3;
wire   [0:0] or_ln117_599_fu_677_p2;
wire   [2:0] select_ln117_634_fu_683_p3;
wire   [2:0] select_ln117_635_fu_691_p3;
wire   [3:0] zext_ln117_71_fu_699_p1;
wire   [0:0] xor_ln104_316_fu_719_p2;
wire   [0:0] xor_ln104_323_fu_734_p2;
wire   [0:0] and_ln102_658_fu_752_p2;
wire   [0:0] and_ln102_635_fu_739_p2;
wire   [0:0] and_ln102_644_fu_748_p2;
wire   [0:0] or_ln117_600_fu_767_p2;
wire   [0:0] and_ln102_645_fu_757_p2;
wire   [3:0] select_ln117_637_fu_772_p3;
wire   [0:0] or_ln117_602_fu_779_p2;
wire   [3:0] select_ln117_638_fu_784_p3;
wire   [0:0] or_ln117_603_fu_791_p2;
wire   [0:0] and_ln102_646_fu_762_p2;
wire   [3:0] select_ln117_639_fu_795_p3;
wire   [0:0] or_ln117_604_fu_803_p2;
wire   [3:0] select_ln117_640_fu_809_p3;
wire   [3:0] select_ln117_641_fu_823_p3;
wire   [0:0] xor_ln104_319_fu_839_p2;
wire   [0:0] xor_ln104_320_fu_853_p2;
wire   [0:0] xor_ln104_324_fu_863_p2;
wire   [0:0] and_ln102_659_fu_878_p2;
wire   [0:0] xor_ln104_325_fu_868_p2;
wire   [0:0] and_ln102_660_fu_892_p2;
wire   [0:0] and_ln102_647_fu_883_p2;
wire   [0:0] or_ln117_606_fu_902_p2;
wire   [3:0] select_ln117_643_fu_907_p3;
wire   [0:0] and_ln102_648_fu_888_p2;
wire   [4:0] zext_ln117_72_fu_914_p1;
wire   [0:0] or_ln117_607_fu_918_p2;
wire   [4:0] select_ln117_644_fu_923_p3;
wire   [0:0] or_ln117_608_fu_930_p2;
wire   [0:0] and_ln102_649_fu_897_p2;
wire   [4:0] select_ln117_645_fu_934_p3;
wire   [0:0] or_ln117_609_fu_942_p2;
wire   [4:0] select_ln117_646_fu_948_p3;
wire   [4:0] select_ln117_647_fu_960_p3;
wire   [0:0] xor_ln104_326_fu_986_p2;
wire   [0:0] and_ln102_661_fu_999_p2;
wire   [0:0] and_ln102_638_fu_991_p2;
wire   [0:0] and_ln102_650_fu_995_p2;
wire   [0:0] or_ln117_611_fu_1014_p2;
wire   [0:0] and_ln102_651_fu_1004_p2;
wire   [4:0] select_ln117_649_fu_1019_p3;
wire   [0:0] or_ln117_613_fu_1026_p2;
wire   [4:0] select_ln117_650_fu_1031_p3;
wire   [0:0] and_ln102_652_fu_1009_p2;
wire   [4:0] select_ln117_651_fu_1038_p3;
wire   [0:0] or_ln117_615_fu_1046_p2;
wire   [4:0] select_ln117_652_fu_1051_p3;
wire   [4:0] select_ln117_653_fu_1063_p3;
wire   [0:0] xor_ln104_327_fu_1079_p2;
wire   [0:0] and_ln102_662_fu_1088_p2;
wire   [0:0] and_ln102_639_fu_1084_p2;
wire   [0:0] and_ln102_653_fu_1093_p2;
wire   [0:0] or_ln117_617_fu_1103_p2;
wire   [0:0] or_ln117_618_fu_1108_p2;
wire   [0:0] and_ln102_654_fu_1098_p2;
wire   [4:0] select_ln117_655_fu_1112_p3;
wire   [0:0] or_ln117_619_fu_1119_p2;
wire   [4:0] select_ln117_656_fu_1125_p3;
wire   [4:0] select_ln117_657_fu_1139_p3;
wire   [0:0] xor_ln104_328_fu_1155_p2;
wire   [0:0] and_ln102_663_fu_1160_p2;
wire   [0:0] and_ln102_655_fu_1165_p2;
wire   [0:0] or_ln117_621_fu_1170_p2;
wire   [10:0] agg_result_fu_1182_p65;
wire   [4:0] agg_result_fu_1182_p66;
wire   [10:0] agg_result_fu_1182_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
wire   [4:0] agg_result_fu_1182_p1;
wire   [4:0] agg_result_fu_1182_p3;
wire   [4:0] agg_result_fu_1182_p5;
wire   [4:0] agg_result_fu_1182_p7;
wire   [4:0] agg_result_fu_1182_p9;
wire   [4:0] agg_result_fu_1182_p11;
wire   [4:0] agg_result_fu_1182_p13;
wire   [4:0] agg_result_fu_1182_p15;
wire   [4:0] agg_result_fu_1182_p17;
wire   [4:0] agg_result_fu_1182_p19;
wire   [4:0] agg_result_fu_1182_p21;
wire   [4:0] agg_result_fu_1182_p23;
wire   [4:0] agg_result_fu_1182_p25;
wire   [4:0] agg_result_fu_1182_p27;
wire   [4:0] agg_result_fu_1182_p29;
wire   [4:0] agg_result_fu_1182_p31;
wire  signed [4:0] agg_result_fu_1182_p33;
wire  signed [4:0] agg_result_fu_1182_p35;
wire  signed [4:0] agg_result_fu_1182_p37;
wire  signed [4:0] agg_result_fu_1182_p39;
wire  signed [4:0] agg_result_fu_1182_p41;
wire  signed [4:0] agg_result_fu_1182_p43;
wire  signed [4:0] agg_result_fu_1182_p45;
wire  signed [4:0] agg_result_fu_1182_p47;
wire  signed [4:0] agg_result_fu_1182_p49;
wire  signed [4:0] agg_result_fu_1182_p51;
wire  signed [4:0] agg_result_fu_1182_p53;
wire  signed [4:0] agg_result_fu_1182_p55;
wire  signed [4:0] agg_result_fu_1182_p57;
wire  signed [4:0] agg_result_fu_1182_p59;
wire  signed [4:0] agg_result_fu_1182_p61;
wire  signed [4:0] agg_result_fu_1182_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x19 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x19_U1025(
    .din0(11'd1998),
    .din1(11'd211),
    .din2(11'd375),
    .din3(11'd133),
    .din4(11'd111),
    .din5(11'd1807),
    .din6(11'd1896),
    .din7(11'd7),
    .din8(11'd6),
    .din9(11'd1963),
    .din10(11'd1844),
    .din11(11'd2027),
    .din12(11'd615),
    .din13(11'd169),
    .din14(11'd114),
    .din15(11'd2035),
    .din16(11'd2012),
    .din17(11'd1913),
    .din18(11'd105),
    .din19(11'd2008),
    .din20(11'd1978),
    .din21(11'd157),
    .din22(11'd1892),
    .din23(11'd385),
    .din24(11'd239),
    .din25(11'd54),
    .din26(11'd23),
    .din27(11'd2007),
    .din28(11'd1961),
    .din29(11'd18),
    .din30(11'd1923),
    .din31(11'd2010),
    .def(agg_result_fu_1182_p65),
    .sel(agg_result_fu_1182_p66),
    .dout(agg_result_fu_1182_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_627_reg_1567 <= and_ln102_627_fu_715_p2;
        and_ln102_628_reg_1504 <= and_ln102_628_fu_532_p2;
        and_ln102_629_reg_1539 <= and_ln102_629_fu_583_p2;
        and_ln102_630_reg_1579 <= and_ln102_630_fu_729_p2;
        and_ln102_631_reg_1606 <= and_ln102_631_fu_849_p2;
        and_ln102_631_reg_1606_pp0_iter5_reg <= and_ln102_631_reg_1606;
        and_ln102_632_reg_1516 <= and_ln102_632_fu_546_p2;
        and_ln102_633_reg_1522 <= and_ln102_633_fu_556_p2;
        and_ln102_634_reg_1551 <= and_ln102_634_fu_602_p2;
        and_ln102_636_reg_1585 <= and_ln102_636_fu_743_p2;
        and_ln102_637_reg_1619 <= and_ln102_637_fu_873_p2;
        and_ln102_reg_1488 <= and_ln102_fu_516_p2;
        and_ln102_reg_1488_pp0_iter1_reg <= and_ln102_reg_1488;
        and_ln102_reg_1488_pp0_iter2_reg <= and_ln102_reg_1488_pp0_iter1_reg;
        and_ln104_130_reg_1573 <= and_ln104_130_fu_724_p2;
        and_ln104_131_reg_1511 <= and_ln104_131_fu_541_p2;
        and_ln104_132_reg_1545 <= and_ln104_132_fu_592_p2;
        and_ln104_132_reg_1545_pp0_iter3_reg <= and_ln104_132_reg_1545;
        and_ln104_133_reg_1601 <= and_ln104_133_fu_844_p2;
        and_ln104_134_reg_1613 <= and_ln104_134_fu_858_p2;
        and_ln104_134_reg_1613_pp0_iter5_reg <= and_ln104_134_reg_1613;
        and_ln104_134_reg_1613_pp0_iter6_reg <= and_ln104_134_reg_1613_pp0_iter5_reg;
        and_ln104_reg_1498 <= and_ln104_fu_527_p2;
        icmp_ln86_652_reg_1329 <= icmp_ln86_652_fu_342_p2;
        icmp_ln86_653_reg_1334 <= icmp_ln86_653_fu_348_p2;
        icmp_ln86_653_reg_1334_pp0_iter1_reg <= icmp_ln86_653_reg_1334;
        icmp_ln86_653_reg_1334_pp0_iter2_reg <= icmp_ln86_653_reg_1334_pp0_iter1_reg;
        icmp_ln86_654_reg_1340 <= icmp_ln86_654_fu_354_p2;
        icmp_ln86_655_reg_1346 <= icmp_ln86_655_fu_360_p2;
        icmp_ln86_655_reg_1346_pp0_iter1_reg <= icmp_ln86_655_reg_1346;
        icmp_ln86_656_reg_1352 <= icmp_ln86_656_fu_366_p2;
        icmp_ln86_656_reg_1352_pp0_iter1_reg <= icmp_ln86_656_reg_1352;
        icmp_ln86_656_reg_1352_pp0_iter2_reg <= icmp_ln86_656_reg_1352_pp0_iter1_reg;
        icmp_ln86_656_reg_1352_pp0_iter3_reg <= icmp_ln86_656_reg_1352_pp0_iter2_reg;
        icmp_ln86_657_reg_1358 <= icmp_ln86_657_fu_372_p2;
        icmp_ln86_657_reg_1358_pp0_iter1_reg <= icmp_ln86_657_reg_1358;
        icmp_ln86_657_reg_1358_pp0_iter2_reg <= icmp_ln86_657_reg_1358_pp0_iter1_reg;
        icmp_ln86_657_reg_1358_pp0_iter3_reg <= icmp_ln86_657_reg_1358_pp0_iter2_reg;
        icmp_ln86_658_reg_1364 <= icmp_ln86_658_fu_378_p2;
        icmp_ln86_659_reg_1370 <= icmp_ln86_659_fu_384_p2;
        icmp_ln86_659_reg_1370_pp0_iter1_reg <= icmp_ln86_659_reg_1370;
        icmp_ln86_660_reg_1376 <= icmp_ln86_660_fu_390_p2;
        icmp_ln86_660_reg_1376_pp0_iter1_reg <= icmp_ln86_660_reg_1376;
        icmp_ln86_660_reg_1376_pp0_iter2_reg <= icmp_ln86_660_reg_1376_pp0_iter1_reg;
        icmp_ln86_661_reg_1382 <= icmp_ln86_661_fu_396_p2;
        icmp_ln86_661_reg_1382_pp0_iter1_reg <= icmp_ln86_661_reg_1382;
        icmp_ln86_661_reg_1382_pp0_iter2_reg <= icmp_ln86_661_reg_1382_pp0_iter1_reg;
        icmp_ln86_661_reg_1382_pp0_iter3_reg <= icmp_ln86_661_reg_1382_pp0_iter2_reg;
        icmp_ln86_662_reg_1388 <= icmp_ln86_662_fu_402_p2;
        icmp_ln86_662_reg_1388_pp0_iter1_reg <= icmp_ln86_662_reg_1388;
        icmp_ln86_662_reg_1388_pp0_iter2_reg <= icmp_ln86_662_reg_1388_pp0_iter1_reg;
        icmp_ln86_662_reg_1388_pp0_iter3_reg <= icmp_ln86_662_reg_1388_pp0_iter2_reg;
        icmp_ln86_663_reg_1394 <= icmp_ln86_663_fu_408_p2;
        icmp_ln86_663_reg_1394_pp0_iter1_reg <= icmp_ln86_663_reg_1394;
        icmp_ln86_663_reg_1394_pp0_iter2_reg <= icmp_ln86_663_reg_1394_pp0_iter1_reg;
        icmp_ln86_663_reg_1394_pp0_iter3_reg <= icmp_ln86_663_reg_1394_pp0_iter2_reg;
        icmp_ln86_663_reg_1394_pp0_iter4_reg <= icmp_ln86_663_reg_1394_pp0_iter3_reg;
        icmp_ln86_664_reg_1400 <= icmp_ln86_664_fu_414_p2;
        icmp_ln86_664_reg_1400_pp0_iter1_reg <= icmp_ln86_664_reg_1400;
        icmp_ln86_664_reg_1400_pp0_iter2_reg <= icmp_ln86_664_reg_1400_pp0_iter1_reg;
        icmp_ln86_664_reg_1400_pp0_iter3_reg <= icmp_ln86_664_reg_1400_pp0_iter2_reg;
        icmp_ln86_664_reg_1400_pp0_iter4_reg <= icmp_ln86_664_reg_1400_pp0_iter3_reg;
        icmp_ln86_664_reg_1400_pp0_iter5_reg <= icmp_ln86_664_reg_1400_pp0_iter4_reg;
        icmp_ln86_665_reg_1406 <= icmp_ln86_665_fu_420_p2;
        icmp_ln86_665_reg_1406_pp0_iter1_reg <= icmp_ln86_665_reg_1406;
        icmp_ln86_665_reg_1406_pp0_iter2_reg <= icmp_ln86_665_reg_1406_pp0_iter1_reg;
        icmp_ln86_665_reg_1406_pp0_iter3_reg <= icmp_ln86_665_reg_1406_pp0_iter2_reg;
        icmp_ln86_665_reg_1406_pp0_iter4_reg <= icmp_ln86_665_reg_1406_pp0_iter3_reg;
        icmp_ln86_665_reg_1406_pp0_iter5_reg <= icmp_ln86_665_reg_1406_pp0_iter4_reg;
        icmp_ln86_665_reg_1406_pp0_iter6_reg <= icmp_ln86_665_reg_1406_pp0_iter5_reg;
        icmp_ln86_666_reg_1412 <= icmp_ln86_666_fu_426_p2;
        icmp_ln86_666_reg_1412_pp0_iter1_reg <= icmp_ln86_666_reg_1412;
        icmp_ln86_667_reg_1417 <= icmp_ln86_667_fu_432_p2;
        icmp_ln86_668_reg_1422 <= icmp_ln86_668_fu_438_p2;
        icmp_ln86_668_reg_1422_pp0_iter1_reg <= icmp_ln86_668_reg_1422;
        icmp_ln86_669_reg_1427 <= icmp_ln86_669_fu_444_p2;
        icmp_ln86_669_reg_1427_pp0_iter1_reg <= icmp_ln86_669_reg_1427;
        icmp_ln86_670_reg_1432 <= icmp_ln86_670_fu_450_p2;
        icmp_ln86_670_reg_1432_pp0_iter1_reg <= icmp_ln86_670_reg_1432;
        icmp_ln86_670_reg_1432_pp0_iter2_reg <= icmp_ln86_670_reg_1432_pp0_iter1_reg;
        icmp_ln86_671_reg_1437 <= icmp_ln86_671_fu_456_p2;
        icmp_ln86_671_reg_1437_pp0_iter1_reg <= icmp_ln86_671_reg_1437;
        icmp_ln86_671_reg_1437_pp0_iter2_reg <= icmp_ln86_671_reg_1437_pp0_iter1_reg;
        icmp_ln86_672_reg_1442 <= icmp_ln86_672_fu_462_p2;
        icmp_ln86_672_reg_1442_pp0_iter1_reg <= icmp_ln86_672_reg_1442;
        icmp_ln86_672_reg_1442_pp0_iter2_reg <= icmp_ln86_672_reg_1442_pp0_iter1_reg;
        icmp_ln86_673_reg_1447 <= icmp_ln86_673_fu_468_p2;
        icmp_ln86_673_reg_1447_pp0_iter1_reg <= icmp_ln86_673_reg_1447;
        icmp_ln86_673_reg_1447_pp0_iter2_reg <= icmp_ln86_673_reg_1447_pp0_iter1_reg;
        icmp_ln86_673_reg_1447_pp0_iter3_reg <= icmp_ln86_673_reg_1447_pp0_iter2_reg;
        icmp_ln86_673_reg_1447_pp0_iter4_reg <= icmp_ln86_673_reg_1447_pp0_iter3_reg;
        icmp_ln86_673_reg_1447_pp0_iter5_reg <= icmp_ln86_673_reg_1447_pp0_iter4_reg;
        icmp_ln86_674_reg_1453 <= icmp_ln86_674_fu_474_p2;
        icmp_ln86_674_reg_1453_pp0_iter1_reg <= icmp_ln86_674_reg_1453;
        icmp_ln86_674_reg_1453_pp0_iter2_reg <= icmp_ln86_674_reg_1453_pp0_iter1_reg;
        icmp_ln86_674_reg_1453_pp0_iter3_reg <= icmp_ln86_674_reg_1453_pp0_iter2_reg;
        icmp_ln86_675_reg_1458 <= icmp_ln86_675_fu_480_p2;
        icmp_ln86_675_reg_1458_pp0_iter1_reg <= icmp_ln86_675_reg_1458;
        icmp_ln86_675_reg_1458_pp0_iter2_reg <= icmp_ln86_675_reg_1458_pp0_iter1_reg;
        icmp_ln86_675_reg_1458_pp0_iter3_reg <= icmp_ln86_675_reg_1458_pp0_iter2_reg;
        icmp_ln86_676_reg_1463 <= icmp_ln86_676_fu_486_p2;
        icmp_ln86_676_reg_1463_pp0_iter1_reg <= icmp_ln86_676_reg_1463;
        icmp_ln86_676_reg_1463_pp0_iter2_reg <= icmp_ln86_676_reg_1463_pp0_iter1_reg;
        icmp_ln86_676_reg_1463_pp0_iter3_reg <= icmp_ln86_676_reg_1463_pp0_iter2_reg;
        icmp_ln86_676_reg_1463_pp0_iter4_reg <= icmp_ln86_676_reg_1463_pp0_iter3_reg;
        icmp_ln86_677_reg_1468 <= icmp_ln86_677_fu_492_p2;
        icmp_ln86_677_reg_1468_pp0_iter1_reg <= icmp_ln86_677_reg_1468;
        icmp_ln86_677_reg_1468_pp0_iter2_reg <= icmp_ln86_677_reg_1468_pp0_iter1_reg;
        icmp_ln86_677_reg_1468_pp0_iter3_reg <= icmp_ln86_677_reg_1468_pp0_iter2_reg;
        icmp_ln86_677_reg_1468_pp0_iter4_reg <= icmp_ln86_677_reg_1468_pp0_iter3_reg;
        icmp_ln86_678_reg_1473 <= icmp_ln86_678_fu_498_p2;
        icmp_ln86_678_reg_1473_pp0_iter1_reg <= icmp_ln86_678_reg_1473;
        icmp_ln86_678_reg_1473_pp0_iter2_reg <= icmp_ln86_678_reg_1473_pp0_iter1_reg;
        icmp_ln86_678_reg_1473_pp0_iter3_reg <= icmp_ln86_678_reg_1473_pp0_iter2_reg;
        icmp_ln86_678_reg_1473_pp0_iter4_reg <= icmp_ln86_678_reg_1473_pp0_iter3_reg;
        icmp_ln86_679_reg_1478 <= icmp_ln86_679_fu_504_p2;
        icmp_ln86_679_reg_1478_pp0_iter1_reg <= icmp_ln86_679_reg_1478;
        icmp_ln86_679_reg_1478_pp0_iter2_reg <= icmp_ln86_679_reg_1478_pp0_iter1_reg;
        icmp_ln86_679_reg_1478_pp0_iter3_reg <= icmp_ln86_679_reg_1478_pp0_iter2_reg;
        icmp_ln86_679_reg_1478_pp0_iter4_reg <= icmp_ln86_679_reg_1478_pp0_iter3_reg;
        icmp_ln86_679_reg_1478_pp0_iter5_reg <= icmp_ln86_679_reg_1478_pp0_iter4_reg;
        icmp_ln86_680_reg_1483 <= icmp_ln86_680_fu_510_p2;
        icmp_ln86_680_reg_1483_pp0_iter1_reg <= icmp_ln86_680_reg_1483;
        icmp_ln86_680_reg_1483_pp0_iter2_reg <= icmp_ln86_680_reg_1483_pp0_iter1_reg;
        icmp_ln86_680_reg_1483_pp0_iter3_reg <= icmp_ln86_680_reg_1483_pp0_iter2_reg;
        icmp_ln86_680_reg_1483_pp0_iter4_reg <= icmp_ln86_680_reg_1483_pp0_iter3_reg;
        icmp_ln86_680_reg_1483_pp0_iter5_reg <= icmp_ln86_680_reg_1483_pp0_iter4_reg;
        icmp_ln86_680_reg_1483_pp0_iter6_reg <= icmp_ln86_680_reg_1483_pp0_iter5_reg;
        icmp_ln86_reg_1318 <= icmp_ln86_fu_336_p2;
        icmp_ln86_reg_1318_pp0_iter1_reg <= icmp_ln86_reg_1318;
        icmp_ln86_reg_1318_pp0_iter2_reg <= icmp_ln86_reg_1318_pp0_iter1_reg;
        icmp_ln86_reg_1318_pp0_iter3_reg <= icmp_ln86_reg_1318_pp0_iter2_reg;
        or_ln117_601_reg_1561 <= or_ln117_601_fu_710_p2;
        or_ln117_605_reg_1591 <= or_ln117_605_fu_817_p2;
        or_ln117_610_reg_1624 <= or_ln117_610_fu_956_p2;
        or_ln117_612_reg_1634 <= or_ln117_612_fu_976_p2;
        or_ln117_614_reg_1640 <= or_ln117_614_fu_982_p2;
        or_ln117_614_reg_1640_pp0_iter5_reg <= or_ln117_614_reg_1640;
        or_ln117_616_reg_1648 <= or_ln117_616_fu_1058_p2;
        or_ln117_620_reg_1658 <= or_ln117_620_fu_1133_p2;
        or_ln117_reg_1528 <= or_ln117_fu_572_p2;
        select_ln117_636_reg_1556 <= select_ln117_636_fu_703_p3;
        select_ln117_642_reg_1596 <= select_ln117_642_fu_831_p3;
        select_ln117_648_reg_1629 <= select_ln117_648_fu_968_p3;
        select_ln117_654_reg_1653 <= select_ln117_654_fu_1071_p3;
        select_ln117_658_reg_1663 <= select_ln117_658_fu_1147_p3;
        xor_ln104_reg_1533 <= xor_ln104_fu_578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1182_p65 = 'bx;

assign agg_result_fu_1182_p66 = ((or_ln117_621_fu_1170_p2[0:0] == 1'b1) ? select_ln117_658_reg_1663 : 5'd31);

assign and_ln102_627_fu_715_p2 = (xor_ln104_reg_1533 & icmp_ln86_653_reg_1334_pp0_iter2_reg);

assign and_ln102_628_fu_532_p2 = (icmp_ln86_654_reg_1340 & and_ln102_reg_1488);

assign and_ln102_629_fu_583_p2 = (icmp_ln86_655_reg_1346_pp0_iter1_reg & and_ln104_reg_1498);

assign and_ln102_630_fu_729_p2 = (icmp_ln86_656_reg_1352_pp0_iter2_reg & and_ln102_627_fu_715_p2);

assign and_ln102_631_fu_849_p2 = (icmp_ln86_657_reg_1358_pp0_iter3_reg & and_ln104_130_reg_1573);

assign and_ln102_632_fu_546_p2 = (icmp_ln86_658_reg_1364 & and_ln102_628_fu_532_p2);

assign and_ln102_633_fu_556_p2 = (icmp_ln86_659_reg_1370 & and_ln104_131_fu_541_p2);

assign and_ln102_634_fu_602_p2 = (icmp_ln86_660_reg_1376_pp0_iter1_reg & and_ln102_629_fu_583_p2);

assign and_ln102_635_fu_739_p2 = (icmp_ln86_661_reg_1382_pp0_iter2_reg & and_ln104_132_reg_1545);

assign and_ln102_636_fu_743_p2 = (icmp_ln86_662_reg_1388_pp0_iter2_reg & and_ln102_630_fu_729_p2);

assign and_ln102_637_fu_873_p2 = (icmp_ln86_663_reg_1394_pp0_iter3_reg & and_ln104_133_fu_844_p2);

assign and_ln102_638_fu_991_p2 = (icmp_ln86_664_reg_1400_pp0_iter4_reg & and_ln102_631_reg_1606);

assign and_ln102_639_fu_1084_p2 = (icmp_ln86_665_reg_1406_pp0_iter5_reg & and_ln104_134_reg_1613_pp0_iter5_reg);

assign and_ln102_640_fu_607_p2 = (icmp_ln86_666_reg_1412_pp0_iter1_reg & and_ln102_632_reg_1516);

assign and_ln102_641_fu_566_p2 = (and_ln102_656_fu_561_p2 & and_ln102_628_fu_532_p2);

assign and_ln102_642_fu_611_p2 = (icmp_ln86_668_reg_1422_pp0_iter1_reg & and_ln102_633_reg_1522);

assign and_ln102_643_fu_620_p2 = (and_ln104_131_reg_1511 & and_ln102_657_fu_615_p2);

assign and_ln102_644_fu_748_p2 = (icmp_ln86_670_reg_1432_pp0_iter2_reg & and_ln102_634_reg_1551);

assign and_ln102_645_fu_757_p2 = (and_ln102_658_fu_752_p2 & and_ln102_629_reg_1539);

assign and_ln102_646_fu_762_p2 = (icmp_ln86_672_reg_1442_pp0_iter2_reg & and_ln102_635_fu_739_p2);

assign and_ln102_647_fu_883_p2 = (and_ln104_132_reg_1545_pp0_iter3_reg & and_ln102_659_fu_878_p2);

assign and_ln102_648_fu_888_p2 = (icmp_ln86_674_reg_1453_pp0_iter3_reg & and_ln102_636_reg_1585);

assign and_ln102_649_fu_897_p2 = (and_ln102_660_fu_892_p2 & and_ln102_630_reg_1579);

assign and_ln102_650_fu_995_p2 = (icmp_ln86_676_reg_1463_pp0_iter4_reg & and_ln102_637_reg_1619);

assign and_ln102_651_fu_1004_p2 = (and_ln104_133_reg_1601 & and_ln102_661_fu_999_p2);

assign and_ln102_652_fu_1009_p2 = (icmp_ln86_678_reg_1473_pp0_iter4_reg & and_ln102_638_fu_991_p2);

assign and_ln102_653_fu_1093_p2 = (and_ln102_662_fu_1088_p2 & and_ln102_631_reg_1606_pp0_iter5_reg);

assign and_ln102_654_fu_1098_p2 = (icmp_ln86_679_reg_1478_pp0_iter5_reg & and_ln102_639_fu_1084_p2);

assign and_ln102_655_fu_1165_p2 = (and_ln104_134_reg_1613_pp0_iter6_reg & and_ln102_663_fu_1160_p2);

assign and_ln102_656_fu_561_p2 = (xor_ln104_321_fu_551_p2 & icmp_ln86_667_reg_1417);

assign and_ln102_657_fu_615_p2 = (xor_ln104_322_fu_597_p2 & icmp_ln86_669_reg_1427_pp0_iter1_reg);

assign and_ln102_658_fu_752_p2 = (xor_ln104_323_fu_734_p2 & icmp_ln86_671_reg_1437_pp0_iter2_reg);

assign and_ln102_659_fu_878_p2 = (xor_ln104_324_fu_863_p2 & icmp_ln86_673_reg_1447_pp0_iter3_reg);

assign and_ln102_660_fu_892_p2 = (xor_ln104_325_fu_868_p2 & icmp_ln86_675_reg_1458_pp0_iter3_reg);

assign and_ln102_661_fu_999_p2 = (xor_ln104_326_fu_986_p2 & icmp_ln86_677_reg_1468_pp0_iter4_reg);

assign and_ln102_662_fu_1088_p2 = (xor_ln104_327_fu_1079_p2 & icmp_ln86_673_reg_1447_pp0_iter5_reg);

assign and_ln102_663_fu_1160_p2 = (xor_ln104_328_fu_1155_p2 & icmp_ln86_680_reg_1483_pp0_iter6_reg);

assign and_ln102_fu_516_p2 = (icmp_ln86_fu_336_p2 & icmp_ln86_652_fu_342_p2);

assign and_ln104_130_fu_724_p2 = (xor_ln104_reg_1533 & xor_ln104_316_fu_719_p2);

assign and_ln104_131_fu_541_p2 = (xor_ln104_317_fu_536_p2 & and_ln102_reg_1488);

assign and_ln104_132_fu_592_p2 = (xor_ln104_318_fu_587_p2 & and_ln104_reg_1498);

assign and_ln104_133_fu_844_p2 = (xor_ln104_319_fu_839_p2 & and_ln102_627_reg_1567);

assign and_ln104_134_fu_858_p2 = (xor_ln104_320_fu_853_p2 & and_ln104_130_reg_1573);

assign and_ln104_fu_527_p2 = (xor_ln104_315_fu_522_p2 & icmp_ln86_reg_1318);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1182_p67;

assign icmp_ln86_652_fu_342_p2 = (($signed(p_read1_int_reg) < $signed(18'd166)) ? 1'b1 : 1'b0);

assign icmp_ln86_653_fu_348_p2 = (($signed(p_read4_int_reg) < $signed(18'd261293)) ? 1'b1 : 1'b0);

assign icmp_ln86_654_fu_354_p2 = (($signed(p_read2_int_reg) < $signed(18'd421)) ? 1'b1 : 1'b0);

assign icmp_ln86_655_fu_360_p2 = (($signed(p_read5_int_reg) < $signed(18'd261885)) ? 1'b1 : 1'b0);

assign icmp_ln86_656_fu_366_p2 = (($signed(p_read9_int_reg) < $signed(18'd1403)) ? 1'b1 : 1'b0);

assign icmp_ln86_657_fu_372_p2 = (($signed(p_read2_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_658_fu_378_p2 = (($signed(p_read12_int_reg) < $signed(18'd260930)) ? 1'b1 : 1'b0);

assign icmp_ln86_659_fu_384_p2 = (($signed(p_read1_int_reg) < $signed(18'd262055)) ? 1'b1 : 1'b0);

assign icmp_ln86_660_fu_390_p2 = (($signed(p_read6_int_reg) < $signed(18'd261690)) ? 1'b1 : 1'b0);

assign icmp_ln86_661_fu_396_p2 = (($signed(p_read6_int_reg) < $signed(18'd261736)) ? 1'b1 : 1'b0);

assign icmp_ln86_662_fu_402_p2 = (($signed(p_read11_int_reg) < $signed(18'd1005)) ? 1'b1 : 1'b0);

assign icmp_ln86_663_fu_408_p2 = (($signed(p_read12_int_reg) < $signed(18'd260861)) ? 1'b1 : 1'b0);

assign icmp_ln86_664_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd262088)) ? 1'b1 : 1'b0);

assign icmp_ln86_665_fu_420_p2 = (($signed(p_read1_int_reg) < $signed(18'd261740)) ? 1'b1 : 1'b0);

assign icmp_ln86_666_fu_426_p2 = (($signed(p_read7_int_reg) < $signed(18'd659)) ? 1'b1 : 1'b0);

assign icmp_ln86_667_fu_432_p2 = (($signed(p_read1_int_reg) < $signed(18'd262117)) ? 1'b1 : 1'b0);

assign icmp_ln86_668_fu_438_p2 = (($signed(p_read12_int_reg) < $signed(18'd241)) ? 1'b1 : 1'b0);

assign icmp_ln86_669_fu_444_p2 = (($signed(p_read4_int_reg) < $signed(18'd261771)) ? 1'b1 : 1'b0);

assign icmp_ln86_670_fu_450_p2 = (($signed(p_read2_int_reg) < $signed(18'd295)) ? 1'b1 : 1'b0);

assign icmp_ln86_671_fu_456_p2 = (($signed(p_read7_int_reg) < $signed(18'd261314)) ? 1'b1 : 1'b0);

assign icmp_ln86_672_fu_462_p2 = (($signed(p_read3_int_reg) < $signed(18'd261454)) ? 1'b1 : 1'b0);

assign icmp_ln86_673_fu_468_p2 = (($signed(p_read12_int_reg) < $signed(18'd262116)) ? 1'b1 : 1'b0);

assign icmp_ln86_674_fu_474_p2 = (($signed(p_read13_int_reg) < $signed(18'd262125)) ? 1'b1 : 1'b0);

assign icmp_ln86_675_fu_480_p2 = (($signed(p_read9_int_reg) < $signed(18'd1233)) ? 1'b1 : 1'b0);

assign icmp_ln86_676_fu_486_p2 = (($signed(p_read9_int_reg) < $signed(18'd1613)) ? 1'b1 : 1'b0);

assign icmp_ln86_677_fu_492_p2 = (($signed(p_read8_int_reg) < $signed(18'd3499)) ? 1'b1 : 1'b0);

assign icmp_ln86_678_fu_498_p2 = (($signed(p_read13_int_reg) < $signed(18'd218)) ? 1'b1 : 1'b0);

assign icmp_ln86_679_fu_504_p2 = (($signed(p_read10_int_reg) < $signed(18'd261744)) ? 1'b1 : 1'b0);

assign icmp_ln86_680_fu_510_p2 = (($signed(p_read3_int_reg) < $signed(18'd261815)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_336_p2 = (($signed(p_read13_int_reg) < $signed(18'd261606)) ? 1'b1 : 1'b0);

assign or_ln117_597_fu_653_p2 = (and_ln102_642_fu_611_p2 | and_ln102_628_reg_1504);

assign or_ln117_598_fu_665_p2 = (and_ln102_633_reg_1522 | and_ln102_628_reg_1504);

assign or_ln117_599_fu_677_p2 = (or_ln117_598_fu_665_p2 | and_ln102_643_fu_620_p2);

assign or_ln117_600_fu_767_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_644_fu_748_p2);

assign or_ln117_601_fu_710_p2 = (and_ln102_reg_1488_pp0_iter1_reg | and_ln102_634_fu_602_p2);

assign or_ln117_602_fu_779_p2 = (or_ln117_601_reg_1561 | and_ln102_645_fu_757_p2);

assign or_ln117_603_fu_791_p2 = (and_ln102_reg_1488_pp0_iter2_reg | and_ln102_629_reg_1539);

assign or_ln117_604_fu_803_p2 = (or_ln117_603_fu_791_p2 | and_ln102_646_fu_762_p2);

assign or_ln117_605_fu_817_p2 = (or_ln117_603_fu_791_p2 | and_ln102_635_fu_739_p2);

assign or_ln117_606_fu_902_p2 = (or_ln117_605_reg_1591 | and_ln102_647_fu_883_p2);

assign or_ln117_607_fu_918_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_648_fu_888_p2);

assign or_ln117_608_fu_930_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_636_reg_1585);

assign or_ln117_609_fu_942_p2 = (or_ln117_608_fu_930_p2 | and_ln102_649_fu_897_p2);

assign or_ln117_610_fu_956_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_630_reg_1579);

assign or_ln117_611_fu_1014_p2 = (or_ln117_610_reg_1624 | and_ln102_650_fu_995_p2);

assign or_ln117_612_fu_976_p2 = (or_ln117_610_fu_956_p2 | and_ln102_637_fu_873_p2);

assign or_ln117_613_fu_1026_p2 = (or_ln117_612_reg_1634 | and_ln102_651_fu_1004_p2);

assign or_ln117_614_fu_982_p2 = (icmp_ln86_reg_1318_pp0_iter3_reg | and_ln102_627_reg_1567);

assign or_ln117_615_fu_1046_p2 = (or_ln117_614_reg_1640 | and_ln102_652_fu_1009_p2);

assign or_ln117_616_fu_1058_p2 = (or_ln117_614_reg_1640 | and_ln102_638_fu_991_p2);

assign or_ln117_617_fu_1103_p2 = (or_ln117_616_reg_1648 | and_ln102_653_fu_1093_p2);

assign or_ln117_618_fu_1108_p2 = (or_ln117_614_reg_1640_pp0_iter5_reg | and_ln102_631_reg_1606_pp0_iter5_reg);

assign or_ln117_619_fu_1119_p2 = (or_ln117_618_fu_1108_p2 | and_ln102_654_fu_1098_p2);

assign or_ln117_620_fu_1133_p2 = (or_ln117_618_fu_1108_p2 | and_ln102_639_fu_1084_p2);

assign or_ln117_621_fu_1170_p2 = (or_ln117_620_reg_1658 | and_ln102_655_fu_1165_p2);

assign or_ln117_fu_572_p2 = (and_ln102_641_fu_566_p2 | and_ln102_632_fu_546_p2);

assign select_ln117_631_fu_642_p3 = ((or_ln117_reg_1528[0:0] == 1'b1) ? select_ln117_fu_635_p3 : 2'd3);

assign select_ln117_632_fu_658_p3 = ((and_ln102_628_reg_1504[0:0] == 1'b1) ? zext_ln117_70_fu_649_p1 : 3'd4);

assign select_ln117_633_fu_669_p3 = ((or_ln117_597_fu_653_p2[0:0] == 1'b1) ? select_ln117_632_fu_658_p3 : 3'd5);

assign select_ln117_634_fu_683_p3 = ((or_ln117_598_fu_665_p2[0:0] == 1'b1) ? select_ln117_633_fu_669_p3 : 3'd6);

assign select_ln117_635_fu_691_p3 = ((or_ln117_599_fu_677_p2[0:0] == 1'b1) ? select_ln117_634_fu_683_p3 : 3'd7);

assign select_ln117_636_fu_703_p3 = ((and_ln102_reg_1488_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_71_fu_699_p1 : 4'd8);

assign select_ln117_637_fu_772_p3 = ((or_ln117_600_fu_767_p2[0:0] == 1'b1) ? select_ln117_636_reg_1556 : 4'd9);

assign select_ln117_638_fu_784_p3 = ((or_ln117_601_reg_1561[0:0] == 1'b1) ? select_ln117_637_fu_772_p3 : 4'd10);

assign select_ln117_639_fu_795_p3 = ((or_ln117_602_fu_779_p2[0:0] == 1'b1) ? select_ln117_638_fu_784_p3 : 4'd11);

assign select_ln117_640_fu_809_p3 = ((or_ln117_603_fu_791_p2[0:0] == 1'b1) ? select_ln117_639_fu_795_p3 : 4'd12);

assign select_ln117_641_fu_823_p3 = ((or_ln117_604_fu_803_p2[0:0] == 1'b1) ? select_ln117_640_fu_809_p3 : 4'd13);

assign select_ln117_642_fu_831_p3 = ((or_ln117_605_fu_817_p2[0:0] == 1'b1) ? select_ln117_641_fu_823_p3 : 4'd14);

assign select_ln117_643_fu_907_p3 = ((or_ln117_606_fu_902_p2[0:0] == 1'b1) ? select_ln117_642_reg_1596 : 4'd15);

assign select_ln117_644_fu_923_p3 = ((icmp_ln86_reg_1318_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_72_fu_914_p1 : 5'd16);

assign select_ln117_645_fu_934_p3 = ((or_ln117_607_fu_918_p2[0:0] == 1'b1) ? select_ln117_644_fu_923_p3 : 5'd17);

assign select_ln117_646_fu_948_p3 = ((or_ln117_608_fu_930_p2[0:0] == 1'b1) ? select_ln117_645_fu_934_p3 : 5'd18);

assign select_ln117_647_fu_960_p3 = ((or_ln117_609_fu_942_p2[0:0] == 1'b1) ? select_ln117_646_fu_948_p3 : 5'd19);

assign select_ln117_648_fu_968_p3 = ((or_ln117_610_fu_956_p2[0:0] == 1'b1) ? select_ln117_647_fu_960_p3 : 5'd20);

assign select_ln117_649_fu_1019_p3 = ((or_ln117_611_fu_1014_p2[0:0] == 1'b1) ? select_ln117_648_reg_1629 : 5'd21);

assign select_ln117_650_fu_1031_p3 = ((or_ln117_612_reg_1634[0:0] == 1'b1) ? select_ln117_649_fu_1019_p3 : 5'd22);

assign select_ln117_651_fu_1038_p3 = ((or_ln117_613_fu_1026_p2[0:0] == 1'b1) ? select_ln117_650_fu_1031_p3 : 5'd23);

assign select_ln117_652_fu_1051_p3 = ((or_ln117_614_reg_1640[0:0] == 1'b1) ? select_ln117_651_fu_1038_p3 : 5'd24);

assign select_ln117_653_fu_1063_p3 = ((or_ln117_615_fu_1046_p2[0:0] == 1'b1) ? select_ln117_652_fu_1051_p3 : 5'd25);

assign select_ln117_654_fu_1071_p3 = ((or_ln117_616_fu_1058_p2[0:0] == 1'b1) ? select_ln117_653_fu_1063_p3 : 5'd26);

assign select_ln117_655_fu_1112_p3 = ((or_ln117_617_fu_1103_p2[0:0] == 1'b1) ? select_ln117_654_reg_1653 : 5'd27);

assign select_ln117_656_fu_1125_p3 = ((or_ln117_618_fu_1108_p2[0:0] == 1'b1) ? select_ln117_655_fu_1112_p3 : 5'd28);

assign select_ln117_657_fu_1139_p3 = ((or_ln117_619_fu_1119_p2[0:0] == 1'b1) ? select_ln117_656_fu_1125_p3 : 5'd29);

assign select_ln117_658_fu_1147_p3 = ((or_ln117_620_fu_1133_p2[0:0] == 1'b1) ? select_ln117_657_fu_1139_p3 : 5'd30);

assign select_ln117_fu_635_p3 = ((and_ln102_632_reg_1516[0:0] == 1'b1) ? zext_ln117_fu_631_p1 : 2'd2);

assign xor_ln104_315_fu_522_p2 = (icmp_ln86_652_reg_1329 ^ 1'd1);

assign xor_ln104_316_fu_719_p2 = (icmp_ln86_653_reg_1334_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_317_fu_536_p2 = (icmp_ln86_654_reg_1340 ^ 1'd1);

assign xor_ln104_318_fu_587_p2 = (icmp_ln86_655_reg_1346_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_319_fu_839_p2 = (icmp_ln86_656_reg_1352_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_320_fu_853_p2 = (icmp_ln86_657_reg_1358_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_321_fu_551_p2 = (icmp_ln86_658_reg_1364 ^ 1'd1);

assign xor_ln104_322_fu_597_p2 = (icmp_ln86_659_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_323_fu_734_p2 = (icmp_ln86_660_reg_1376_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_324_fu_863_p2 = (icmp_ln86_661_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_325_fu_868_p2 = (icmp_ln86_662_reg_1388_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_326_fu_986_p2 = (icmp_ln86_663_reg_1394_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_327_fu_1079_p2 = (icmp_ln86_664_reg_1400_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_328_fu_1155_p2 = (icmp_ln86_665_reg_1406_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_578_p2 = (icmp_ln86_reg_1318_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_625_p2 = (1'd1 ^ and_ln102_640_fu_607_p2);

assign zext_ln117_70_fu_649_p1 = select_ln117_631_fu_642_p3;

assign zext_ln117_71_fu_699_p1 = select_ln117_635_fu_691_p3;

assign zext_ln117_72_fu_914_p1 = select_ln117_643_fu_907_p3;

assign zext_ln117_fu_631_p1 = xor_ln117_fu_625_p2;

endmodule //conifer_jettag_accelerator_decision_function_23
