{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Source/CV_8052/CV_PLL.vhd " "Source file: C:/Source/CV_8052/CV_PLL.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1455650028646 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1455650028646 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Source/CV_8052/CV_PLL.vhd " "Source file: C:/Source/CV_8052/CV_PLL.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1455650028686 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1455650028686 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Source/CV_8052/CV_PLL.vhd " "Source file: C:/Source/CV_8052/CV_PLL.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1455650028726 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1455650028726 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1455650032176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455650032186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 11:13:52 2016 " "Processing started: Tue Feb 16 11:13:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455650032186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650032186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650032186 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Analysis & Synthesis" 0 -1 1455650032596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssram2-SYN " "Found design unit 1: ssram2-SYN" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSRAM2 " "Found entity 1: SSRAM2" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_8052.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_8052.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_8052-rtl " "Found design unit 1: CV_8052-rtl" {  } { { "CV_8052.vhd" "" { Text "C:/Source/CV_8052/CV_8052.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_8052 " "Found entity 1: CV_8052" {  } { { "CV_8052.vhd" "" { Text "C:/Source/CV_8052/CV_8052.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_fifo-SYN " "Found design unit 1: CV_fifo-SYN" {  } { { "CV_Fifo.vhd" "" { Text "C:/Source/CV_8052/CV_Fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_Fifo " "Found entity 1: CV_Fifo" {  } { { "CV_Fifo.vhd" "" { Text "C:/Source/CV_8052/CV_Fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_memctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_memctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Control-rtl " "Found design unit 1: Memory_Control-rtl" {  } { { "CV_MemCtrl.vhd" "" { Text "C:/Source/CV_8052/CV_MemCtrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Control " "Found entity 1: Memory_Control" {  } { { "CV_MemCtrl.vhd" "" { Text "C:/Source/CV_8052/CV_MemCtrl.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_usbblaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_usbblaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB_BLASTER-rtl " "Found design unit 1: USB_BLASTER-rtl" {  } { { "CV_UsbBlaster.vhd" "" { Text "C:/Source/CV_8052/CV_UsbBlaster.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""} { "Info" "ISGN_ENTITY_NAME" "1 USB_BLASTER " "Found entity 1: USB_BLASTER" {  } { { "CV_UsbBlaster.vhd" "" { Text "C:/Source/CV_8052/CV_UsbBlaster.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_dpram-SYN " "Found design unit 1: CV_dpram-SYN" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/CV_8052/CV_DPRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_DPRAM " "Found entity 1: CV_DPRAM" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/CV_8052/CV_DPRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_debug.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_Debug-rtl " "Found design unit 1: CV_Debug-rtl" {  } { { "CV_Debug.vhd" "" { Text "C:/Source/CV_8052/CV_Debug.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_Debug " "Found entity 1: CV_Debug" {  } { { "CV_Debug.vhd" "" { Text "C:/Source/CV_8052/CV_Debug.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM52-rtl " "Found design unit 1: ROM52-rtl" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/CV_8052/CV_ROM.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM52 " "Found entity 1: ROM52" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/CV_8052/CV_ROM.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_portio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_portio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_PortIO-rtl " "Found design unit 1: CV_PortIO-rtl" {  } { { "CV_PortIO.vhd" "" { Text "C:/Source/CV_8052/CV_PortIO.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_PortIO " "Found entity 1: CV_PortIO" {  } { { "CV_PortIO.vhd" "" { Text "C:/Source/CV_8052/CV_PortIO.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM-rtl_altera " "Found design unit 1: T51_RAM-rtl_altera" {  } { { "CV_RAM.vhd" "" { Text "C:/Source/CV_8052/CV_RAM.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM " "Found entity 1: T51_RAM" {  } { { "CV_RAM.vhd" "" { Text "C:/Source/CV_8052/CV_RAM.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51-rtl " "Found design unit 1: T51-rtl" {  } { { "T51.vhd" "" { Text "C:/Source/CV_8052/T51.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51 " "Found entity 1: T51" {  } { { "T51.vhd" "" { Text "C:/Source/CV_8052/T51.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_ALU-rtl " "Found design unit 1: T51_ALU-rtl" {  } { { "T51_ALU.vhd" "" { Text "C:/Source/CV_8052/T51_ALU.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_ALU " "Found entity 1: T51_ALU" {  } { { "T51_ALU.vhd" "" { Text "C:/Source/CV_8052/T51_ALU.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_glue.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Glue-rtl " "Found design unit 1: T51_Glue-rtl" {  } { { "T51_Glue.vhd" "" { Text "C:/Source/CV_8052/T51_Glue.vhd" 191 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_Glue " "Found entity 1: T51_Glue" {  } { { "T51_Glue.vhd" "" { Text "C:/Source/CV_8052/T51_Glue.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_MD-rtl " "Found design unit 1: T51_MD-rtl" {  } { { "T51_MD.vhd" "" { Text "C:/Source/CV_8052/T51_MD.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_MD " "Found entity 1: T51_MD" {  } { { "T51_MD.vhd" "" { Text "C:/Source/CV_8052/T51_MD.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file t51_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Pack " "Found design unit 1: T51_Pack" {  } { { "T51_Pack.vhd" "" { Text "C:/Source/CV_8052/T51_Pack.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T51_Pack-body " "Found design unit 2: T51_Pack-body" {  } { { "T51_Pack.vhd" "" { Text "C:/Source/CV_8052/T51_Pack.vhd" 511 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Port-rtl " "Found design unit 1: T51_Port-rtl" {  } { { "T51_Port.vhd" "" { Text "C:/Source/CV_8052/T51_Port.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_Port " "Found entity 1: T51_Port" {  } { { "T51_Port.vhd" "" { Text "C:/Source/CV_8052/T51_Port.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_tc01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_tc01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC01-rtl " "Found design unit 1: T51_TC01-rtl" {  } { { "T51_TC01.vhd" "" { Text "C:/Source/CV_8052/T51_TC01.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC01 " "Found entity 1: T51_TC01" {  } { { "T51_TC01.vhd" "" { Text "C:/Source/CV_8052/T51_TC01.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_tc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_tc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC2-rtl " "Found design unit 1: T51_TC2-rtl" {  } { { "T51_TC2.vhd" "" { Text "C:/Source/CV_8052/T51_TC2.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC2 " "Found entity 1: T51_TC2" {  } { { "T51_TC2.vhd" "" { Text "C:/Source/CV_8052/T51_TC2.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t51_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t51_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_UART-rtl " "Found design unit 1: T51_UART-rtl" {  } { { "T51_UART.vhd" "" { Text "C:/Source/CV_8052/T51_UART.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 T51_UART " "Found entity 1: T51_UART" {  } { { "T51_UART.vhd" "" { Text "C:/Source/CV_8052/T51_UART.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_flash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_flash-SYN " "Found design unit 1: serial_flash-SYN" {  } { { "Serial_Flash.vhd" "" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Flash " "Found entity 1: Serial_Flash" {  } { { "Serial_Flash.vhd" "" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cv_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CV_PLL-rtl " "Found design unit 1: CV_PLL-rtl" {  } { { "CV_PLL.vhd" "" { Text "C:/Source/CV_8052/CV_PLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040486 ""} { "Info" "ISGN_ENTITY_NAME" "1 CV_PLL " "Found entity 1: CV_PLL" {  } { { "CV_PLL.vhd" "" { Text "C:/Source/CV_8052/CV_PLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cv_pll/cv_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file cv_pll/cv_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 CV_PLL_0002 " "Found entity 1: CV_PLL_0002" {  } { { "CV_PLL/CV_PLL_0002.v" "" { Text "C:/Source/CV_8052/CV_PLL/CV_PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650040486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650040486 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CV_8052 " "Elaborating entity \"CV_8052\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1455650040566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial_Flash Serial_Flash:SPI_FLASH " "Elaborating entity \"Serial_Flash\" for hierarchy \"Serial_Flash:SPI_FLASH\"" {  } { { "CV_8052.vhd" "SPI_FLASH" { Text "C:/Source/CV_8052/CV_8052.vhd" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altserial_flash_loader Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component " "Elaborating entity \"altserial_flash_loader\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\"" {  } { { "Serial_Flash.vhd" "altserial_flash_loader_component" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component " "Elaborated megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\"" {  } { { "Serial_Flash.vhd" "" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component " "Instantiated megafunction \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_quad_spi_support 1 " "Parameter \"enable_quad_spi_support\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650040636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_shared_access ON " "Parameter \"enable_shared_access\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650040636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enhanced_mode 1 " "Parameter \"enhanced_mode\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650040636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650040636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altserial_flash_loader " "Parameter \"lpm_type\" = \"altserial_flash_loader\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650040636 ""}  } { { "Serial_Flash.vhd" "" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650040636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_sfl_enhanced Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced " "Elaborating entity \"alt_sfl_enhanced\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\"" {  } { { "altserial_flash_loader.vhd" "\\ENHANCED_PGM_QUAD:sfl_inst_enhanced" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altserial_flash_loader.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040646 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component " "Elaborated megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\", which is child of megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\"" {  } { { "altserial_flash_loader.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altserial_flash_loader.vhd" 392 0 0 } } { "Serial_Flash.vhd" "" { Text "C:/Source/CV_8052/Serial_Flash.vhd" 88 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:opcode_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:opcode_reg\"" {  } { { "alt_sfl_enhanced.v" "opcode_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rstatus_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rstatus_reg\"" {  } { { "alt_sfl_enhanced.v" "rstatus_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rsiid_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rsiid_reg\"" {  } { { "alt_sfl_enhanced.v" "rsiid_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rdi_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:rdi_reg\"" {  } { { "alt_sfl_enhanced.v" "rdi_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:aai_write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:aai_write_reg\"" {  } { { "alt_sfl_enhanced.v" "aai_write_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:aai_data_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:aai_data_reg\"" {  } { { "alt_sfl_enhanced.v" "aai_data_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\"" {  } { { "alt_sfl_enhanced.v" "data_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\"" {  } { { "alt_sfl_enhanced.v" "data_speed_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:en4b_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:en4b_reg\"" {  } { { "alt_sfl_enhanced.v" "en4b_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\"" {  } { { "alt_sfl_enhanced.v" "crc_shifter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650040926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:powerful_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:powerful_reg\"" {  } { { "alt_sfl_enhanced.v" "powerful_reg" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_counter:bit_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_counter:bit_counter\"" {  } { { "alt_sfl_enhanced.v" "bit_counter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_88i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_88i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_88i " "Found entity 1: cntr_88i" {  } { { "db/cntr_88i.tdf" "" { Text "C:/Source/CV_8052/db/cntr_88i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_88i Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_counter:bit_counter\|cntr_88i:auto_generated " "Elaborating entity \"cntr_88i\" for hierarchy \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_counter:bit_counter\|cntr_88i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM52 ROM52:rom " "Elaborating entity \"ROM52\" for hierarchy \"ROM52:rom\"" {  } { { "CV_8052.vhd" "rom" { Text "C:/Source/CV_8052/CV_8052.vhd" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM52:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\"" {  } { { "CV_ROM.vhd" "altsyncram_component" { Text "C:/Source/CV_8052/CV_ROM.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM52:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM52:rom\|altsyncram:altsyncram_component\"" {  } { { "CV_ROM.vhd" "" { Text "C:/Source/CV_8052/CV_ROM.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM52:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM52:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CV_Boot_SPI.mif " "Parameter \"init_file\" = \"CV_Boot_SPI.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041406 ""}  } { { "CV_ROM.vhd" "" { Text "C:/Source/CV_8052/CV_ROM.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650041406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qqe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qqe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qqe1 " "Found entity 1: altsyncram_qqe1" {  } { { "db/altsyncram_qqe1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_qqe1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qqe1 ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated " "Elaborating entity \"altsyncram_qqe1\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "C:/Source/CV_8052/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_qqe1.tdf" "rden_decode" { Text "C:/Source/CV_8052/db/altsyncram_qqe1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lfb " "Found entity 1: mux_lfb" {  } { { "db/mux_lfb.tdf" "" { Text "C:/Source/CV_8052/db/mux_lfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lfb ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated\|mux_lfb:mux2 " "Elaborating entity \"mux_lfb\" for hierarchy \"ROM52:rom\|altsyncram:altsyncram_component\|altsyncram_qqe1:auto_generated\|mux_lfb:mux2\"" {  } { { "db/altsyncram_qqe1.tdf" "mux2" { Text "C:/Source/CV_8052/db/altsyncram_qqe1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PLL CV_PLL:pll_33_MHz " "Elaborating entity \"CV_PLL\" for hierarchy \"CV_PLL:pll_33_MHz\"" {  } { { "CV_8052.vhd" "pll_33_MHz" { Text "C:/Source/CV_8052/CV_8052.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PLL_0002 CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst " "Elaborating entity \"CV_PLL_0002\" for hierarchy \"CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\"" {  } { { "CV_PLL.vhd" "cv_pll_inst" { Text "C:/Source/CV_8052/CV_PLL.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CV_PLL/CV_PLL_0002.v" "altera_pll_i" { Text "C:/Source/CV_8052/CV_PLL/CV_PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041606 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1455650041616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "CV_PLL/CV_PLL_0002.v" "" { Text "C:/Source/CV_8052/CV_PLL/CV_PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 33.333333 MHz " "Parameter \"output_clock_frequency0\" = \"33.333333 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041626 ""}  } { { "CV_PLL/CV_PLL_0002.v" "" { Text "C:/Source/CV_8052/CV_PLL/CV_PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram1b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram1b\"" {  } { { "CV_8052.vhd" "ram1b" { Text "C:/Source/CV_8052/CV_8052.vhd" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram1b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041636 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram1b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram1b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram1b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram1b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041646 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650041646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibj1 " "Found entity 1: altsyncram_ibj1" {  } { { "db/altsyncram_ibj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_ibj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibj1 SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated " "Elaborating entity \"altsyncram_ibj1\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lre2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lre2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lre2 " "Found entity 1: altsyncram_lre2" {  } { { "db/altsyncram_lre2.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_lre2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lre2 SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1 " "Elaborating entity \"altsyncram_lre2\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\"" {  } { { "db/altsyncram_ibj1.tdf" "altsyncram1" { Text "C:/Source/CV_8052/db/altsyncram_ibj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Source/CV_8052/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_8la:decode4 " "Elaborating entity \"decode_8la\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_8la:decode4\"" {  } { { "db/altsyncram_lre2.tdf" "decode4" { Text "C:/Source/CV_8052/db/altsyncram_lre2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Source/CV_8052/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_11a:rden_decode_a " "Elaborating entity \"decode_11a\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|decode_11a:rden_decode_a\"" {  } { { "db/altsyncram_lre2.tdf" "rden_decode_a" { Text "C:/Source/CV_8052/db/altsyncram_lre2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Source/CV_8052/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650041876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650041876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_ofb:mux6 " "Elaborating entity \"mux_ofb\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|altsyncram_lre2:altsyncram1\|mux_ofb:mux6\"" {  } { { "db/altsyncram_lre2.tdf" "mux6" { Text "C:/Source/CV_8052/db/altsyncram_lre2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ibj1.tdf" "mgl_prim2" { Text "C:/Source/CV_8052/db/altsyncram_ibj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ibj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_ibj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650041996 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129268293 " "Parameter \"NODE_NAME\" = \"1129268293\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650041996 ""}  } { { "db/altsyncram_ibj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_ibj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650041996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"SSRAM2:ram1b\|altsyncram:altsyncram_component\|altsyncram_ibj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/15.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram2b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram2b\"" {  } { { "CV_8052.vhd" "ram2b" { Text "C:/Source/CV_8052/CV_8052.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram2b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram2b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram2b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram2b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram2b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=XDAT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042187 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650042187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8cj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8cj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8cj1 " "Found entity 1: altsyncram_8cj1" {  } { { "db/altsyncram_8cj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_8cj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8cj1 SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated " "Elaborating entity \"altsyncram_8cj1\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8cj1.tdf" "mgl_prim2" { Text "C:/Source/CV_8052/db/altsyncram_8cj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8cj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_8cj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8cj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1480868180 " "Parameter \"NODE_NAME\" = \"1480868180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042237 ""}  } { { "db/altsyncram_8cj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_8cj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650042237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSRAM2 SSRAM2:ram3b " "Elaborating entity \"SSRAM2\" for hierarchy \"SSRAM2:ram3b\"" {  } { { "CV_8052.vhd" "ram3b" { Text "C:/Source/CV_8052/CV_8052.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SSRAM2:ram3b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "altsyncram_component" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram3b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"SSRAM2:ram3b\|altsyncram:altsyncram_component\"" {  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram3b\|altsyncram:altsyncram_component " "Instantiated megafunction \"SSRAM2:ram3b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEBU\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042267 ""}  } { { "SSRAM2.vhd" "" { Text "C:/Source/CV_8052/SSRAM2.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650042267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbj1 " "Found entity 1: altsyncram_jbj1" {  } { { "db/altsyncram_jbj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_jbj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jbj1 SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated " "Elaborating entity \"altsyncram_jbj1\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bre2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bre2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bre2 " "Found entity 1: altsyncram_bre2" {  } { { "db/altsyncram_bre2.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_bre2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bre2 SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|altsyncram_bre2:altsyncram1 " "Elaborating entity \"altsyncram_bre2\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|altsyncram_bre2:altsyncram1\"" {  } { { "db/altsyncram_jbj1.tdf" "altsyncram1" { Text "C:/Source/CV_8052/db/altsyncram_jbj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Source/CV_8052/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|altsyncram_bre2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|altsyncram_bre2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_bre2.tdf" "decode4" { Text "C:/Source/CV_8052/db/altsyncram_bre2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jbj1.tdf" "mgl_prim2" { Text "C:/Source/CV_8052/db/altsyncram_jbj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_jbj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_jbj1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"SSRAM2:ram3b\|altsyncram:altsyncram_component\|altsyncram_jbj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145389653 " "Parameter \"NODE_NAME\" = \"1145389653\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042417 ""}  } { { "db/altsyncram_jbj1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_jbj1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650042417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51 T51:core51 " "Elaborating entity \"T51\" for hierarchy \"T51:core51\"" {  } { { "CV_8052.vhd" "core51" { Text "C:/Source/CV_8052/CV_8052.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_ALU T51:core51\|T51_ALU:alu " "Elaborating entity \"T51_ALU\" for hierarchy \"T51:core51\|T51_ALU:alu\"" {  } { { "T51.vhd" "alu" { Text "C:/Source/CV_8052/T51.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_MD T51:core51\|T51_ALU:alu\|T51_MD:md " "Elaborating entity \"T51_MD\" for hierarchy \"T51:core51\|T51_ALU:alu\|T51_MD:md\"" {  } { { "T51_ALU.vhd" "md" { Text "C:/Source/CV_8052/T51_ALU.vhd" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_RAM T51:core51\|T51_RAM:\\Generic_MODEL:ram " "Elaborating entity \"T51_RAM\" for hierarchy \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\"" {  } { { "T51.vhd" "\\Generic_MODEL:ram" { Text "C:/Source/CV_8052/T51.vhd" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Glue T51_Glue:glue51 " "Elaborating entity \"T51_Glue\" for hierarchy \"T51_Glue:glue51\"" {  } { { "CV_8052.vhd" "glue51" { Text "C:/Source/CV_8052/CV_8052.vhd" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_PortIO CV_PortIO:tp0 " "Elaborating entity \"CV_PortIO\" for hierarchy \"CV_PortIO:tp0\"" {  } { { "CV_8052.vhd" "tp0" { Text "C:/Source/CV_8052/CV_8052.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Port T51_Port:thex0 " "Elaborating entity \"T51_Port\" for hierarchy \"T51_Port:thex0\"" {  } { { "CV_8052.vhd" "thex0" { Text "C:/Source/CV_8052/CV_8052.vhd" 837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC01 T51_TC01:tc01 " "Elaborating entity \"T51_TC01\" for hierarchy \"T51_TC01:tc01\"" {  } { { "CV_8052.vhd" "tc01" { Text "C:/Source/CV_8052/CV_8052.vhd" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC2 T51_TC2:tc2 " "Elaborating entity \"T51_TC2\" for hierarchy \"T51_TC2:tc2\"" {  } { { "CV_8052.vhd" "tc2" { Text "C:/Source/CV_8052/CV_8052.vhd" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_UART T51_UART:uart " "Elaborating entity \"T51_UART\" for hierarchy \"T51_UART:uart\"" {  } { { "CV_8052.vhd" "uart" { Text "C:/Source/CV_8052/CV_8052.vhd" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "USB_BLASTER USB_BLASTER:JTAG_ctrl " "Elaborating entity \"USB_BLASTER\" for hierarchy \"USB_BLASTER:JTAG_ctrl\"" {  } { { "CV_8052.vhd" "JTAG_ctrl" { Text "C:/Source/CV_8052/CV_8052.vhd" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_Fifo USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO " "Elaborating entity \"CV_Fifo\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\"" {  } { { "CV_UsbBlaster.vhd" "RXFIFO" { Text "C:/Source/CV_8052/CV_UsbBlaster.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\"" {  } { { "CV_Fifo.vhd" "scfifo_component" { Text "C:/Source/CV_8052/CV_Fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\"" {  } { { "CV_Fifo.vhd" "" { Text "C:/Source/CV_8052/CV_Fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component " "Instantiated megafunction \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 510 " "Parameter \"almost_full_value\" = \"510\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650042917 ""}  } { { "CV_Fifo.vhd" "" { Text "C:/Source/CV_8052/CV_Fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650042917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_56c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_56c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_56c1 " "Found entity 1: scfifo_56c1" {  } { { "db/scfifo_56c1.tdf" "" { Text "C:/Source/CV_8052/db/scfifo_56c1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_56c1 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated " "Elaborating entity \"scfifo_56c1\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1o91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1o91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1o91 " "Found entity 1: a_dpfifo_1o91" {  } { { "db/a_dpfifo_1o91.tdf" "" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650042967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650042967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1o91 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo " "Elaborating entity \"a_dpfifo_1o91\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\"" {  } { { "db/scfifo_56c1.tdf" "dpfifo" { Text "C:/Source/CV_8052/db/scfifo_56c1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650042967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fhn1 " "Found entity 1: altsyncram_fhn1" {  } { { "db/altsyncram_fhn1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_fhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fhn1 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|altsyncram_fhn1:FIFOram " "Elaborating entity \"altsyncram_fhn1\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|altsyncram_fhn1:FIFOram\"" {  } { { "db/a_dpfifo_1o91.tdf" "FIFOram" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8l8 " "Found entity 1: cmpr_8l8" {  } { { "db/cmpr_8l8.tdf" "" { Text "C:/Source/CV_8052/db/cmpr_8l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cmpr_8l8:almost_full_comparer " "Elaborating entity \"cmpr_8l8\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cmpr_8l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1o91.tdf" "almost_full_comparer" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8l8 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cmpr_8l8:three_comparison " "Elaborating entity \"cmpr_8l8\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cmpr_8l8:three_comparison\"" {  } { { "db/a_dpfifo_1o91.tdf" "three_comparison" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Source/CV_8052/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_lgb:rd_ptr_msb " "Elaborating entity \"cntr_lgb\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_lgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_1o91.tdf" "rd_ptr_msb" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2h7 " "Found entity 1: cntr_2h7" {  } { { "db/cntr_2h7.tdf" "" { Text "C:/Source/CV_8052/db/cntr_2h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2h7 USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_2h7:usedw_counter " "Elaborating entity \"cntr_2h7\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_2h7:usedw_counter\"" {  } { { "db/a_dpfifo_1o91.tdf" "usedw_counter" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Source/CV_8052/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_mgb:wr_ptr " "Elaborating entity \"cntr_mgb\" for hierarchy \"USB_BLASTER:JTAG_ctrl\|CV_Fifo:RXFIFO\|scfifo:scfifo_component\|scfifo_56c1:auto_generated\|a_dpfifo_1o91:dpfifo\|cntr_mgb:wr_ptr\"" {  } { { "db/a_dpfifo_1o91.tdf" "wr_ptr" { Text "C:/Source/CV_8052/db/a_dpfifo_1o91.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Control Memory_Control:memctrl " "Elaborating entity \"Memory_Control\" for hierarchy \"Memory_Control:memctrl\"" {  } { { "CV_8052.vhd" "memctrl" { Text "C:/Source/CV_8052/CV_8052.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_Debug CV_Debug:BPctrl " "Elaborating entity \"CV_Debug\" for hierarchy \"CV_Debug:BPctrl\"" {  } { { "CV_8052.vhd" "BPctrl" { Text "C:/Source/CV_8052/CV_8052.vhd" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CV_DPRAM CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam " "Elaborating entity \"CV_DPRAM\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\"" {  } { { "CV_Debug.vhd" "BreakPointRam" { Text "C:/Source/CV_8052/CV_Debug.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\"" {  } { { "CV_DPRAM.vhd" "altsyncram_component" { Text "C:/Source/CV_8052/CV_DPRAM.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\"" {  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/CV_8052/CV_DPRAM.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CV_Zeros.mif " "Parameter \"init_file\" = \"CV_Zeros.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650043397 ""}  } { { "CV_DPRAM.vhd" "" { Text "C:/Source/CV_8052/CV_DPRAM.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650043397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gu12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gu12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gu12 " "Found entity 1: altsyncram_gu12" {  } { { "db/altsyncram_gu12.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_gu12.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gu12 CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_gu12:auto_generated " "Elaborating entity \"altsyncram_gu12\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_gu12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hfb " "Found entity 1: mux_hfb" {  } { { "db/mux_hfb.tdf" "" { Text "C:/Source/CV_8052/db/mux_hfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650043477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650043477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hfb CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_gu12:auto_generated\|mux_hfb:mux3 " "Elaborating entity \"mux_hfb\" for hierarchy \"CV_Debug:BPctrl\|CV_DPRAM:BreakPointRam\|altsyncram:altsyncram_component\|altsyncram_gu12:auto_generated\|mux_hfb:mux3\"" {  } { { "db/altsyncram_gu12.tdf" "mux3" { Text "C:/Source/CV_8052/db/altsyncram_gu12.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650043477 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1455650044777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.02.16.11:14:07 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl " "2016.02.16.11:14:07 Progress: Loading slda58d5bbd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650047017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650048747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650048927 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050212 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050332 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650050332 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1455650051452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda58d5bbd/alt_sld_fab.v" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051712 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Source/CV_8052/db/ip/slda58d5bbd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650051742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650051742 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|dclkin_without_sdr " "Found clock multiplexer Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|dclkin_without_sdr" {  } { { "alt_sfl_enhanced.v" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/alt_sfl_enhanced.v" 144 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1455650053512 "|CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:ENHANCED_PGM_QUAD:sfl_inst_enhanced|dclkin_without_sdr"}  } {  } 0 19016 "Clock multiplexers are found and protected" 1 0 "Analysis & Synthesis" 0 -1 1455650053512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650055452 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|dclkin_int~0 " "Found clock multiplexer Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|dclkin_int~0" {  } { { "altserial_flash_loader.vhd" "" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altserial_flash_loader.vhd" 310 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1455650055722 "|CV_8052|Serial_Flash:SPI_FLASH|altserial_flash_loader:altserial_flash_loader_component|dclkin_int~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 1 0 "Analysis & Synthesis" 0 -1 1455650055722 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|IRAMA_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter INIT_FILE set to db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8192 " "Parameter TAP_DISTANCE set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 2107 " "Parameter TAP_DISTANCE set to 2107" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|dffs_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|dffs_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 2079 " "Parameter TAP_DISTANCE set to 2079" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1455650060553 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1455650060553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0 " "Elaborated megafunction instantiation \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650060583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0 " "Instantiated megafunction \"T51:core51\|T51_RAM:\\Generic_MODEL:ram\|altsyncram:IRAMA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CV_8052.ram0_T51_RAM_847c76c8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060583 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650060583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tbr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tbr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tbr1 " "Found entity 1: altsyncram_tbr1" {  } { { "db/altsyncram_tbr1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_tbr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650060623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650060623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|altshift_taps:dffs_rtl_0 " "Elaborated megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|altshift_taps:dffs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650060733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|altshift_taps:dffs_rtl_0 " "Instantiated megafunction \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:crc_shifter\|altshift_taps:dffs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8192 " "Parameter \"TAP_DISTANCE\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060733 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650060733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ma31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ma31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ma31 " "Found entity 1: shift_taps_ma31" {  } { { "db/shift_taps_ma31.tdf" "" { Text "C:/Source/CV_8052/db/shift_taps_ma31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650060773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650060773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpc1 " "Found entity 1: altsyncram_bpc1" {  } { { "db/altsyncram_bpc1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_bpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650060813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650060813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bof " "Found entity 1: cntr_bof" {  } { { "db/cntr_bof.tdf" "" { Text "C:/Source/CV_8052/db/cntr_bof.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650060853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650060853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v7h " "Found entity 1: cntr_v7h" {  } { { "db/cntr_v7h.tdf" "" { Text "C:/Source/CV_8052/db/cntr_v7h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650060893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650060893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|altshift_taps:dffs_rtl_0 " "Elaborated megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|altshift_taps:dffs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650060983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|altshift_taps:dffs_rtl_0 " "Instantiated megafunction \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_speed_reg\|altshift_taps:dffs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 2107 " "Parameter \"TAP_DISTANCE\" = \"2107\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650060983 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650060983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ca31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ca31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ca31 " "Found entity 1: shift_taps_ca31" {  } { { "db/shift_taps_ca31.tdf" "" { Text "C:/Source/CV_8052/db/shift_taps_ca31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_loc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_loc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_loc1 " "Found entity 1: altsyncram_loc1" {  } { { "db/altsyncram_loc1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_loc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0of " "Found entity 1: cntr_0of" {  } { { "db/cntr_0of.tdf" "" { Text "C:/Source/CV_8052/db/cntr_0of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "C:/Source/CV_8052/db/cmpr_rac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k7h " "Found entity 1: cntr_k7h" {  } { { "db/cntr_k7h.tdf" "" { Text "C:/Source/CV_8052/db/cntr_k7h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|altshift_taps:dffs_rtl_0 " "Elaborated megafunction instantiation \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|altshift_taps:dffs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650061273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|altshift_taps:dffs_rtl_0 " "Instantiated megafunction \"Serial_Flash:SPI_FLASH\|altserial_flash_loader:altserial_flash_loader_component\|alt_sfl_enhanced:\\ENHANCED_PGM_QUAD:sfl_inst_enhanced\|lpm_shiftreg:data_reg\|altshift_taps:dffs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650061273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 2079 " "Parameter \"TAP_DISTANCE\" = \"2079\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650061273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650061273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1455650061273 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1455650061273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ka31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ka31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ka31 " "Found entity 1: shift_taps_ka31" {  } { { "db/shift_taps_ka31.tdf" "" { Text "C:/Source/CV_8052/db/shift_taps_ka31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pc1 " "Found entity 1: altsyncram_5pc1" {  } { { "db/altsyncram_5pc1.tdf" "" { Text "C:/Source/CV_8052/db/altsyncram_5pc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8of " "Found entity 1: cntr_8of" {  } { { "db/cntr_8of.tdf" "" { Text "C:/Source/CV_8052/db/cntr_8of.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s7h " "Found entity 1: cntr_s7h" {  } { { "db/cntr_s7h.tdf" "" { Text "C:/Source/CV_8052/db/cntr_s7h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1455650061463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650061463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/CV_8052/CV_8052.map.smsg " "Generated suppressed messages file C:/Source/CV_8052/CV_8052.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650081224 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 1 0 0 " "Adding 15 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1455650081924 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1455650081924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4112 " "Implemented 4112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3833 " "Implemented 3833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_RAMS" "135 " "Implemented 135 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1455650082344 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1455650082344 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1455650082344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455650082394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 11:14:42 2016 " "Processing ended: Tue Feb 16 11:14:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455650082394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455650082394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455650082394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1455650082394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1455650086484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455650086494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 11:14:46 2016 " "Processing started: Tue Feb 16 11:14:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455650086494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1455650086494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1455650086494 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1455650086564 ""}
{ "Info" "0" "" "Project  = CV_8052" {  } {  } 0 0 "Project  = CV_8052" 0 0 "Fitter" 0 0 1455650086564 ""}
{ "Info" "0" "" "Revision = CV_8052" {  } {  } 0 0 "Revision = CV_8052" 0 0 "Fitter" 0 0 1455650086564 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Fitter" 0 -1 1455650086744 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CV_8052 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"CV_8052\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1455650086784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455650086824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1455650086824 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 1 0 "Fitter" 0 -1 1455650086914 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1455650087174 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1455650087184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ T18 " "Pin ~ALTERA_INIT_DONE~ is reserved at location T18" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Source/CV_8052/" { { 0 { 0 ""} 0 13193 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1455650087454 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1455650087454 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1455650087704 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1455650091615 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver RstIn~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver RstIn~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad RstIn PIN_P22 " "Refclk input I/O pad RstIn is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1455650091925 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TCK~inputCLKENA0 CLKCTRL_G11 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TCK~inputCLKENA0, placed at CLKCTRL_G11" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad TCK PIN_R17 " "Refclk input I/O pad TCK is placed onto PIN_R17" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 1 0 "Fitter" 0 -1 1455650091925 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1172 global CLKCTRL_G6 " "CV_PLL:pll_33_MHz\|CV_PLL_0002:cv_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1172 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1455650091925 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "RstIn~inputCLKENA0 857 global CLKCTRL_G10 " "RstIn~inputCLKENA0 with 857 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1455650091925 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TCK~inputCLKENA0 26 global CLKCTRL_G11 " "TCK~inputCLKENA0 with 26 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1455650091925 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1455650091925 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650091925 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650093355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650093355 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650093355 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1455650093355 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1455650093355 ""}
{ "Info" "ISTA_SDC_FOUND" "CV_8052.sdc " "Reading SDC File: 'CV_8052.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1455650093375 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650093395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650093395 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650093395 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1455650093395 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1455650093415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1455650093415 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1455650093415 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.500 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  30.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          TCK " " 100.000          TCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1455650093415 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1455650093415 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1455650093545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455650093555 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1455650093575 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1455650093585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1455650093585 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1455650093595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1455650094065 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 DSP block " "Packed 16 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1455650094075 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1455650094075 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1455650094075 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650094365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1455650097055 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1455650098195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:14 " "Fitter placement preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650111376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1455650125137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1455650128107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650128107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1455650130787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.2% " "1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1455650145228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Source/CV_8052/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1455650146558 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1455650146558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650148709 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.55 " "Total time spent on timing analysis during the Fitter is 14.55 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1455650154309 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1455650156979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/CV_8052/CV_8052.fit.smsg " "Generated suppressed messages file C:/Source/CV_8052/CV_8052.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1455650157679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1878 " "Peak virtual memory: 1878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455650158899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 11:15:58 2016 " "Processing ended: Tue Feb 16 11:15:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455650158899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455650158899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455650158899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1455650158899 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1455650162980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455650162990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 11:16:02 2016 " "Processing started: Tue Feb 16 11:16:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455650162990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1455650162990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1455650162990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1455650168071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455650169511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 11:16:09 2016 " "Processing ended: Tue Feb 16 11:16:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455650169511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455650169511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455650169511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1455650169511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1455650170161 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1455650173601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1455650173601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 11:16:13 2016 " "Processing started: Tue Feb 16 11:16:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1455650173601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650173601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CV_8052 -c CV_8052 " "Command: quartus_sta CV_8052 -c CV_8052" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650173601 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650173681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "TimeQuest Timing Analyzer" 0 -1 1455650174511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650174541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650174541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650174651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650183262 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650183892 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650183892 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1455650183892 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1455650183892 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650183892 ""}
{ "Info" "ISTA_SDC_FOUND" "CV_8052.sdc " "Reading SDC File: 'CV_8052.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650183922 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650183952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650183952 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650183952 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650183952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650183972 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650185382 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650185382 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650185402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.788 " "Worst-case setup slack is 0.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.788               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.788               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085               0.000 TCK  " "    2.085               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.352               0.000 altera_reserved_tck  " "    5.352               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.320               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 altera_reserved_tck  " "    0.327               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 TCK  " "    0.356               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.917 " "Worst-case recovery slack is 2.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.917               0.000 TCK  " "    2.917               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.804               0.000 altera_reserved_tck  " "   13.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.687 " "Worst-case removal slack is 0.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 altera_reserved_tck  " "    0.687               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.422               0.000 TCK  " "    2.422               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 CLOCK_50  " "    9.731               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.594               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.594               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.823               0.000 altera_reserved_tck  " "   14.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.930               0.000 TCK  " "   48.930               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650187522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187522 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "TimeQuest Timing Analyzer" 0 -1 1455650187522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.241 ns " "Worst Case Available Settling Time: 39.241 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650187652 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187652 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650187662 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650187752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650195842 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650196172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650196172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650196172 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650196172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650197583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.007 " "Worst-case setup slack is 1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.007               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.159               0.000 TCK  " "    2.159               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.769               0.000 altera_reserved_tck  " "    5.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650198603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 altera_reserved_tck  " "    0.331               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 TCK  " "    0.344               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650198953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.110 " "Worst-case recovery slack is 3.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.110               0.000 TCK  " "    3.110               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.990               0.000 altera_reserved_tck  " "   13.990               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650198963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.644 " "Worst-case removal slack is 0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.644               0.000 altera_reserved_tck  " "    0.644               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.412               0.000 TCK  " "    2.412               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650198983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.741               0.000 CLOCK_50  " "    9.741               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.554               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.554               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.783               0.000 altera_reserved_tck  " "   14.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.020               0.000 TCK  " "   49.020               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650198983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650198983 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "TimeQuest Timing Analyzer" 0 -1 1455650198983 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.468 ns " "Worst Case Available Settling Time: 39.468 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650199113 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650199113 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650199113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650199303 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650207873 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650208193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650208193 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650208193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650208193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650209593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.770 " "Worst-case setup slack is 2.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650209953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650209953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.770               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.770               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650209953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.575               0.000 TCK  " "    5.575               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650209953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.970               0.000 altera_reserved_tck  " "   10.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650209953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650209953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 altera_reserved_tck  " "    0.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.167               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 TCK  " "    0.177               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.098 " "Worst-case recovery slack is 6.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.098               0.000 TCK  " "    6.098               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.595               0.000 altera_reserved_tck  " "   15.595               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.264 " "Worst-case removal slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 altera_reserved_tck  " "    0.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515               0.000 TCK  " "    1.515               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.882               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.882               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.643               0.000 altera_reserved_tck  " "   14.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.875               0.000 TCK  " "   48.875               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650210343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210343 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "TimeQuest Timing Analyzer" 0 -1 1455650210343 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.299 ns " "Worst Case Available Settling Time: 44.299 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650210463 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210463 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1455650210473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650210663 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650219164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650219484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650219484 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1455650219484 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650219484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650220914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.983 " "Worst-case setup slack is 2.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.983               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.983               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.954               0.000 TCK  " "    5.954               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680               0.000 altera_reserved_tck  " "   11.680               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.076 " "Worst-case hold slack is 0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 altera_reserved_tck  " "    0.076               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.154               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 TCK  " "    0.164               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.438 " "Worst-case recovery slack is 6.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.438               0.000 TCK  " "    6.438               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.808               0.000 altera_reserved_tck  " "   15.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.226 " "Worst-case removal slack is 0.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 altera_reserved_tck  " "    0.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348               0.000 TCK  " "    1.348               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.250               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.883               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.883               0.000 pll_33_MHz\|cv_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.633               0.000 altera_reserved_tck  " "   14.633               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.862               0.000 TCK  " "   48.862               0.000 TCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1455650221654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221654 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 1 0 "TimeQuest Timing Analyzer" 0 -1 1455650221654 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 44.878 ns " "Worst Case Available Settling Time: 44.878 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1455650221784 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650221784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650223904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650223914 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Source/CV_8052/CV_8052.sta.smsg " "Generated suppressed messages file C:/Source/CV_8052/CV_8052.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650223994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1228 " "Peak virtual memory: 1228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1455650224074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 11:17:04 2016 " "Processing ended: Tue Feb 16 11:17:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1455650224074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1455650224074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1455650224074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650224074 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus Prime Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1455650224804 ""}
