{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609948279703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609948279703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 16:51:19 2021 " "Processing started: Wed Jan 06 16:51:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609948279703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948279703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly " "Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948279703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609948280132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609948280132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/reg27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/reg27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg27-str " "Found design unit 1: reg27-str" {  } { { "../quartus control/reg27.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/reg27.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290553 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg27 " "Found entity 1: reg27" {  } { { "../quartus control/reg27.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/reg27.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../quartus control/reg.vhd " "Can't analyze file -- file ../quartus control/reg.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1609948290553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/round_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/round_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 round_block-str " "Found design unit 1: round_block-str" {  } { { "../round_block.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/round_block.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""} { "Info" "ISGN_ENTITY_NAME" "1 round_block " "Found entity 1: round_block" {  } { { "../round_block.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/round_block.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-str " "Found design unit 1: mux4to1-str" {  } { { "../mux4to1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mux4to1.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../mux4to1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mux4to1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mpy_sh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mpy_sh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mpy_sh-str " "Found design unit 1: mpy_sh-str" {  } { { "../mpy_sh.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""} { "Info" "ISGN_ENTITY_NAME" "1 mpy_sh " "Found entity 1: mpy_sh" {  } { { "../mpy_sh.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/butterfly_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/butterfly_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly_dp-str " "Found design unit 1: butterfly_dp-str" {  } { { "../butterfly_dp.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly_dp " "Found entity 1: butterfly_dp" {  } { { "../butterfly_dp.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-str " "Found design unit 1: adder-str" {  } { { "../adder.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/adder.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/adder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/pla_status.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/pla_status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLA_status-behav " "Found design unit 1: PLA_status-behav" {  } { { "../quartus control/pla_status.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLA_status " "Found entity 1: PLA_status" {  } { { "../quartus control/pla_status.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1_rom-behav " "Found design unit 1: mux_2_to_1_rom-behav" {  } { { "../quartus control/mux2_to_1_rom.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290568 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_rom " "Found entity 1: mux_2_to_1_rom" {  } { { "../quartus control/mux2_to_1_rom.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-behav " "Found design unit 1: mux_2_to_1-behav" {  } { { "../quartus control/mux2_to_1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290573 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "../quartus control/mux2_to_1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/microrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/microrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microROM-behav " "Found design unit 1: microROM-behav" {  } { { "../quartus control/microROM.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/microROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290573 ""} { "Info" "ISGN_ENTITY_NAME" "1 microROM " "Found entity 1: microROM" {  } { { "../quartus control/microROM.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/microROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlunit_butterfly-behav " "Found design unit 1: controlunit_butterfly-behav" {  } { { "../quartus control/controlunit_butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlunit_butterfly " "Found entity 1: controlunit_butterfly" {  } { { "../quartus control/controlunit_butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butterfly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly-behav " "Found design unit 1: butterfly-behav" {  } { { "butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file butterfly_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 butterfly_tb-arch " "Found design unit 1: butterfly_tb-arch" {  } { { "butterfly_tb.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""} { "Info" "ISGN_ENTITY_NAME" "1 butterfly_tb " "Found entity 1: butterfly_tb" {  } { { "butterfly_tb.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948290578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "butterfly " "Elaborating entity \"butterfly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609948290758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlunit_butterfly controlunit_butterfly:controlunit " "Elaborating entity \"controlunit_butterfly\" for hierarchy \"controlunit_butterfly:controlunit\"" {  } { { "butterfly.vhd" "controlunit" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microROM controlunit_butterfly:controlunit\|microROM:rom " "Elaborating entity \"microROM\" for hierarchy \"controlunit_butterfly:controlunit\|microROM:rom\"" {  } { { "../quartus control/controlunit_butterfly.vhd" "rom" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_rom controlunit_butterfly:controlunit\|mux_2_to_1_rom:muxROM " "Elaborating entity \"mux_2_to_1_rom\" for hierarchy \"controlunit_butterfly:controlunit\|mux_2_to_1_rom:muxROM\"" {  } { { "../quartus control/controlunit_butterfly.vhd" "muxROM" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLA_status controlunit_butterfly:controlunit\|PLA_status:late_status " "Elaborating entity \"PLA_status\" for hierarchy \"controlunit_butterfly:controlunit\|PLA_status:late_status\"" {  } { { "../quartus control/controlunit_butterfly.vhd" "late_status" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 controlunit_butterfly:controlunit\|PLA_status:late_status\|mux_2_to_1:mux " "Elaborating entity \"mux_2_to_1\" for hierarchy \"controlunit_butterfly:controlunit\|PLA_status:late_status\|mux_2_to_1:mux\"" {  } { { "../quartus control/pla_status.vhd" "mux" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg.vhd 2 1 " "Using design file reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-str " "Found design unit 1: reg-str" {  } { { "reg.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/reg.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948290943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609948290943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg controlunit_butterfly:controlunit\|reg:reguADr " "Elaborating entity \"reg\" for hierarchy \"controlunit_butterfly:controlunit\|reg:reguADr\"" {  } { { "../quartus control/controlunit_butterfly.vhd" "reguADr" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly_dp butterfly_dp:datapath " "Elaborating entity \"butterfly_dp\" for hierarchy \"butterfly_dp:datapath\"" {  } { { "butterfly.vhd" "datapath" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948290963 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done butterfly_dp.vhd(68) " "VHDL Signal Declaration warning at butterfly_dp.vhd(68): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../butterfly_dp.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609948291033 "|butterfly|butterfly_dp:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpy_sh butterfly_dp:datapath\|mpy_sh:mpy_sh_1 " "Elaborating entity \"mpy_sh\" for hierarchy \"butterfly_dp:datapath\|mpy_sh:mpy_sh_1\"" {  } { { "../butterfly_dp.vhd" "mpy_sh_1" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder butterfly_dp:datapath\|adder:adder_1 " "Elaborating entity \"adder\" for hierarchy \"butterfly_dp:datapath\|adder:adder_1\"" {  } { { "../butterfly_dp.vhd" "adder_1" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "round_block butterfly_dp:datapath\|round_block:round_block_1 " "Elaborating entity \"round_block\" for hierarchy \"butterfly_dp:datapath\|round_block:round_block_1\"" {  } { { "../butterfly_dp.vhd" "round_block_1" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg butterfly_dp:datapath\|reg:reg_Wr " "Elaborating entity \"reg\" for hierarchy \"butterfly_dp:datapath\|reg:reg_Wr\"" {  } { { "../butterfly_dp.vhd" "reg_Wr" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 butterfly_dp:datapath\|mux4to1:mux4to1_1 " "Elaborating entity \"mux4to1\" for hierarchy \"butterfly_dp:datapath\|mux4to1:mux4to1_1\"" {  } { { "../butterfly_dp.vhd" "mux4to1_1" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 butterfly_dp:datapath\|mux4to1:mux4to1_2 " "Elaborating entity \"mux4to1\" for hierarchy \"butterfly_dp:datapath\|mux4to1:mux4to1_2\"" {  } { { "../butterfly_dp.vhd" "mux4to1_2" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948291223 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|Mult0\"" {  } { { "../mpy_sh.vhd" "Mult0" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948291920 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609948291920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|lpm_mult:Mult0\"" {  } { { "../mpy_sh.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948292393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|lpm_mult:Mult0 " "Instantiated megafunction \"butterfly_dp:datapath\|mpy_sh:mpy_sh_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609948292393 ""}  } { { "../mpy_sh.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609948292393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h5t " "Found entity 1: mult_h5t" {  } { { "db/mult_h5t.tdf" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/db/mult_h5t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609948292603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948292603 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "128 " "Ignored 128 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "128 " "Ignored 128 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1609948292948 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1609948292948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609948293132 "|butterfly|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609948293132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609948293263 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609948294203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609948294203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "783 " "Implemented 783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "124 " "Implemented 124 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609948294383 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609948294383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "571 " "Implemented 571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609948294383 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1609948294383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609948294383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609948294423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 16:51:34 2021 " "Processing ended: Wed Jan 06 16:51:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609948294423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609948294423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609948294423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609948294423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609948295797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609948295798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 16:51:35 2021 " "Processing started: Wed Jan 06 16:51:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609948295798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609948295798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off butterfly -c butterfly " "Command: quartus_fit --read_settings_files=off --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609948295798 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609948295926 ""}
{ "Info" "0" "" "Project  = butterfly" {  } {  } 0 0 "Project  = butterfly" 0 0 "Fitter" 0 0 1609948295927 ""}
{ "Info" "0" "" "Revision = butterfly" {  } {  } 0 0 "Revision = butterfly" 0 0 "Fitter" 0 0 1609948295927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609948296003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609948296003 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "butterfly 10CL016YF484C6G " "Automatically selected device 10CL016YF484C6G for design butterfly" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1609948297498 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1609948297498 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609948297543 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1609948297543 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609948297737 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609948297750 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484C6G " "Device 10CL040YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609948297908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL055YF484C6G " "Device 10CL055YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609948297908 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484C6G " "Device 10CL080YF484C6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609948297908 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609948297908 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609948297913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609948297913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609948297913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609948297913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609948297913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609948297913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609948297913 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "205 205 " "No exact pin location assignment(s) for 205 pins of 205 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609948298363 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "butterfly.sdc " "Synopsys Design Constraints File file not found: 'butterfly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609948298868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609948298873 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~3\|combout " "Node \"controlunit\|mux\|m1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948298873 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~2\|datad " "Node \"controlunit\|mux\|m1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948298873 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~2\|combout " "Node \"controlunit\|mux\|m1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948298873 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~3\|datad " "Node \"controlunit\|mux\|m1~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948298873 ""}  } { { "../quartus control/mux2_to_1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1609948298873 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609948298883 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1609948298883 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609948298883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609948298993 ""}  } { { "butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609948298993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609948298993 ""}  } { { "butterfly.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 0 { 0 ""} 0 1367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609948298993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609948299348 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609948299348 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609948299348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609948299348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609948299353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609948299353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609948299383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609948299393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609948299393 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "203 unused 2.5V 122 81 0 " "Number of I/O pins in group: 203 (unused VREF, 2.5V VCCIO, 122 input, 81 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1609948299403 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1609948299403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609948299403 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 46 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 39 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609948299403 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1609948299403 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609948299403 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609948299603 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609948299643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609948300466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609948300644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609948300661 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609948310338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609948310338 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609948310688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 12 { 0 ""} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609948311473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609948311473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609948312873 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609948312873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609948312873 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609948313023 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609948313033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609948313288 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609948313289 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609948313483 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609948314003 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/output_files/butterfly.fit.smsg " "Generated suppressed messages file C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/output_files/butterfly.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609948314582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609948315238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 16:51:55 2021 " "Processing ended: Wed Jan 06 16:51:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609948315238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609948315238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609948315238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609948315238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609948316377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609948316378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 16:51:56 2021 " "Processing started: Wed Jan 06 16:51:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609948316378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609948316378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off butterfly -c butterfly " "Command: quartus_asm --read_settings_files=off --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609948316378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609948316766 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609948317246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609948317327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609948317562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 16:51:57 2021 " "Processing ended: Wed Jan 06 16:51:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609948317562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609948317562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609948317562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609948317562 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609948318271 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609948318934 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609948318935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 16:51:58 2021 " "Processing started: Wed Jan 06 16:51:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609948318935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609948318935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta butterfly -c butterfly " "Command: quartus_sta butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609948318935 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609948319058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609948319272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609948319272 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1609948319325 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1609948319325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "butterfly.sdc " "Synopsys Design Constraints File file not found: 'butterfly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1609948319580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948319580 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609948319586 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609948319586 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~3\|combout " "Node \"controlunit\|mux\|m1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948319589 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~2\|datab " "Node \"controlunit\|mux\|m1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948319589 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~2\|combout " "Node \"controlunit\|mux\|m1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948319589 ""} { "Warning" "WSTA_SCC_NODE" "controlunit\|mux\|m1~3\|dataa " "Node \"controlunit\|mux\|m1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609948319589 ""}  } { { "../quartus control/mux2_to_1.vhd" "" { Text "C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1609948319589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1609948319596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609948319596 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609948319601 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609948319646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609948319671 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609948319671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.661 " "Worst-case setup slack is -10.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.661           -1402.379 clock  " "  -10.661           -1402.379 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948319680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock  " "    0.358               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948319690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948319702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948319711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -313.000 clock  " "   -3.000            -313.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948319720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948319720 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609948319797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609948319825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609948320291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609948320389 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609948320410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609948320410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.373 " "Worst-case setup slack is -9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.373           -1228.443 clock  " "   -9.373           -1228.443 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock  " "    0.311               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948320446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948320458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -313.000 clock  " "   -3.000            -313.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320472 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609948320541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609948320638 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609948320644 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609948320644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.529 " "Worst-case setup slack is -5.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.529            -678.587 clock  " "   -5.529            -678.587 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock  " "    0.187               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948320763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609948320774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -339.332 clock  " "   -3.000            -339.332 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609948320784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609948320784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609948321524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609948321529 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609948321842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 16:52:01 2021 " "Processing ended: Wed Jan 06 16:52:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609948321842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609948321842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609948321842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609948321842 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609948322529 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609948375586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609948375587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 06 16:52:55 2021 " "Processing started: Wed Jan 06 16:52:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609948375587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609948375587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp butterfly -c butterfly --netlist_type=sgate " "Command: quartus_npp butterfly -c butterfly --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609948375587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1609948375804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609948375872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 06 16:52:55 2021 " "Processing ended: Wed Jan 06 16:52:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609948375872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609948375872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609948375872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1609948375872 ""}
