{
  "Top": "time_img",
  "RtlTop": "time_img",
  "RtlPrefix": "",
  "RtlSubPrefix": "time_img_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "avg": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "avg",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cnt": {
      "index": "1",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "cnt",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "res": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "res",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=C:\/Users\/guill\/Documents\/Overlay\/aapv\/time_img.zip",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_interface time_img -mode axis -register -register_mode both res",
      "set_directive_interface time_img -mode axis -register -register_mode both avg",
      "set_directive_interface time_img -mode axis -register -register_mode both cnt",
      "set_directive_interface time_img -mode ap_ctrl_none return",
      "set_directive_top time_img -name time_img"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "time_img"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "1048600"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "time_img",
    "Version": "1.0",
    "DisplayName": "Time_img",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_time_img_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/aapv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/time_img_fdiv_32ns_32ns_32_16_no_dsp_1.vhd",
      "impl\/vhdl\/time_img_regslice_both.vhd",
      "impl\/vhdl\/time_img_sitofp_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/time_img.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/time_img_fdiv_32ns_32ns_32_16_no_dsp_1.v",
      "impl\/verilog\/time_img_regslice_both.v",
      "impl\/verilog\/time_img_sitofp_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/time_img.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/time_img_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/time_img_ap_sitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/time_img.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/guill\/Documents\/Overlay\/aapv\/aapv\/solution1\/.debug\/time_img.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "time_img_ap_fdiv_14_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name time_img_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "time_img_ap_sitofp_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name time_img_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "avg:cnt:res",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "avg": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "avg_",
      "ports": [
        "avg_TDATA",
        "avg_TREADY",
        "avg_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "avg"
        }]
    },
    "cnt": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "cnt_",
      "ports": [
        "cnt_TDATA",
        "cnt_TREADY",
        "cnt_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "cnt"
        }]
    },
    "res": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "res_",
      "ports": [
        "res_TDATA",
        "res_TREADY",
        "res_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "res"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "avg_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "avg_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "avg_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "cnt_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "cnt_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "cnt_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "res_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "res_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "res_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "time_img"},
    "Info": {"time_img": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"time_img": {
        "Latency": {
          "LatencyBest": "1048600",
          "LatencyAvg": "1048600",
          "LatencyWorst": "1048600",
          "PipelineII": "1048601",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.413"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_1_VITIS_LOOP_33_2",
            "TripCount": "1048576",
            "Latency": "1048598",
            "PipelineII": "1",
            "PipelineDepth": "24"
          }],
        "Area": {
          "FF": "273",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "194",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-05-11 21:01:59 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
