

================================================================
== Vitis HLS Report for 'LINEAR'
================================================================
* Date:           Wed Nov  2 23:07:52 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |ReadFromMem_U0         |ReadFromMem         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |Block_split10_proc_U0  |Block_split10_proc  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |RunDataFlow_U0         |RunDataFlow         |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |entry_proc_U0          |entry_proc          |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |OutputBuffer_U0        |OutputBuffer        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       30|    -|
|FIFO                 |       64|     -|     5842|     2405|    -|
|Instance             |      135|   288|    74904|   168393|    0|
|Memory               |        8|     -|        0|        0|  284|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      207|   288|    80751|   170873|  284|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       15|     9|        9|       39|   88|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        5|     3|        3|       13|   29|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-----+-------+--------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP |   FF  |   LUT  | URAM|
    +-----------------------+--------------------+---------+-----+-------+--------+-----+
    |Block_split10_proc_U0  |Block_split10_proc  |        0|    3|     58|     316|    0|
    |OutputBuffer_U0        |OutputBuffer        |        0|    3|    367|     615|    0|
    |ReadFromMem_U0         |ReadFromMem         |        0|  219|  65525|  143907|    0|
    |RunDataFlow_U0         |RunDataFlow         |       39|   63|   4500|   17557|    0|
    |control_s_axi_U        |control_s_axi       |        0|    0|    710|    1256|    0|
    |entry_proc_U0          |entry_proc          |        0|    0|     66|      20|    0|
    |ifc1_m_axi_U           |ifc1_m_axi          |       16|    0|    613|     787|    0|
    |ifc2_m_axi_U           |ifc2_m_axi          |       16|    0|    613|     787|    0|
    |ifc3_m_axi_U           |ifc3_m_axi          |       16|    0|    613|     787|    0|
    |ifc4_m_axi_U           |ifc4_m_axi          |       16|    0|    613|     787|    0|
    |ifc5_m_axi_U           |ifc5_m_axi          |       16|    0|    613|     787|    0|
    |ifc6_m_axi_U           |ifc6_m_axi          |       16|    0|    613|     787|    0|
    +-----------------------+--------------------+---------+-----+-------+--------+-----+
    |Total                  |                    |      135|  288|  74904|  168393|    0|
    +-----------------------+--------------------+---------+-----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |iact_buffer_V_U       |iact_buffer_V      |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |output_buf_V_U        |output_buf_V       |        4|  0|   0|    0|  1000|   32|     1|        32000|
    |weight_buffer_V_0_U   |weight_buffer_V_0  |        0|  0|   0|    4|  3246|  288|     1|       934848|
    |weight_buffer_V_1_U   |weight_buffer_V_0  |        0|  0|   0|    4|  3246|  288|     1|       934848|
    |weight_buffer_V_2_U   |weight_buffer_V_0  |        0|  0|   0|    4|  3246|  288|     1|       934848|
    |weight_buffer_V_3_U   |weight_buffer_V_0  |        0|  0|   0|    4|  3246|  288|     1|       934848|
    |weight_buffer_V_4_U   |weight_buffer_V_0  |        0|  0|   0|    4|  3246|  288|     1|       934848|
    |weight_buffer_V_5_U   |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_6_U   |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_7_U   |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_8_U   |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_9_U   |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_10_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_11_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_12_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_13_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_14_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_15_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_16_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_17_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_18_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_19_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_20_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_21_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_22_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_23_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_24_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_25_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_26_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_27_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_28_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_29_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_30_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_31_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_32_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_33_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_34_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_35_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_36_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_37_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_38_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_39_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_40_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_41_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_42_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_43_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_44_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_45_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_46_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_47_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_48_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_49_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_50_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_51_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_52_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_53_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_54_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_55_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_56_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_57_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_58_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_59_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_60_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_61_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_62_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_63_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_64_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_65_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_66_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_67_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_68_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_69_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    |weight_buffer_V_70_U  |weight_buffer_V_5  |        0|  0|   0|    4|  3245|  288|     1|       934560|
    +----------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                   |        8|  0|   0|  284|233448|20512|    73|     66452736|
    +----------------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |              Name              | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |Wt_Y_c_U                        |        0|   99|   0|    -|     3|   32|       96|
    |X_c_U                           |        0|   99|   0|    -|     3|   32|       96|
    |block_num_x_loc_channel_U       |        0|   99|   0|    -|     2|   28|       56|
    |block_num_y_cast_loc_channel_U  |        0|   99|   0|    -|     2|   28|       56|
    |iacts_stream_U                  |        0|   99|   0|    -|    32|   32|     1024|
    |ifc7_c_channel_U                |        0|   99|   0|    -|     3|   64|      192|
    |weights_stream_V_V_0_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_10_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_11_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_12_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_13_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_14_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_15_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_16_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_17_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_18_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_19_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_1_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_20_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_21_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_22_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_23_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_24_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_25_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_26_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_27_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_28_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_29_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_2_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_30_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_31_U         |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_3_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_4_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_5_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_6_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_7_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_8_U          |        2|  164|   0|    -|   100|   32|     3200|
    |weights_stream_V_V_9_U          |        2|  164|   0|    -|   100|   32|     3200|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                           |       64| 5842|   0|    0|  3245| 1240|   103920|
    +--------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_split10_proc_U0_ap_continue                   |       and|   0|  0|   2|           1|           1|
    |Block_split10_proc_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |OutputBuffer_U0_ap_start                            |       and|   0|  0|   2|           1|           1|
    |ReadFromMem_U0_ap_start                             |       and|   0|  0|   2|           1|           1|
    |RunDataFlow_U0_ap_start                             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_block_num_x_loc_channel             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_block_num_y_cast_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                             |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                       |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_split10_proc_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_ReadFromMem_U0_ap_ready                     |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_block_num_x_loc_channel       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_block_num_y_cast_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                      |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0|  30|          15|          15|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_split10_proc_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_ReadFromMem_U0_ap_ready                     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_block_num_x_loc_channel       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_block_num_y_cast_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                      |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   |  45|         10|    5|         10|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+---+----+-----+-----------+
    |                          Name                          | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_split10_proc_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_ReadFromMem_U0_ap_ready                     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_block_num_x_loc_channel       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_block_num_y_cast_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                      |  1|   0|    1|          0|
    +--------------------------------------------------------+---+----+-----+-----------+
    |Total                                                   |  5|   0|    5|          0|
    +--------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        LINEAR|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        LINEAR|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        LINEAR|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        LINEAR|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        LINEAR|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        LINEAR|  return value|
|m_axi_ifc1_AWVALID     |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWREADY     |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWADDR      |  out|   64|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWID        |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWLEN       |  out|    8|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWSIZE      |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWBURST     |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWLOCK      |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWCACHE     |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWPROT      |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWQOS       |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWREGION    |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_AWUSER      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WVALID      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WREADY      |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WDATA       |  out|  128|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WSTRB       |  out|   16|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WLAST       |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WID         |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_WUSER       |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARVALID     |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARREADY     |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARADDR      |  out|   64|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARID        |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARLEN       |  out|    8|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARSIZE      |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARBURST     |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARLOCK      |  out|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARCACHE     |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARPROT      |  out|    3|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARQOS       |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARREGION    |  out|    4|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_ARUSER      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RVALID      |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RREADY      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RDATA       |   in|  128|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RLAST       |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RID         |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RUSER       |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_RRESP       |   in|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BVALID      |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BREADY      |  out|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BRESP       |   in|    2|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BID         |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc1_BUSER       |   in|    1|       m_axi|          ifc1|       pointer|
|m_axi_ifc2_AWVALID     |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWREADY     |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWADDR      |  out|   64|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWID        |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWLEN       |  out|    8|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWSIZE      |  out|    3|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWBURST     |  out|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWLOCK      |  out|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWCACHE     |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWPROT      |  out|    3|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWQOS       |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWREGION    |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_AWUSER      |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WVALID      |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WREADY      |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WDATA       |  out|  128|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WSTRB       |  out|   16|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WLAST       |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WID         |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_WUSER       |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARVALID     |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARREADY     |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARADDR      |  out|   64|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARID        |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARLEN       |  out|    8|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARSIZE      |  out|    3|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARBURST     |  out|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARLOCK      |  out|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARCACHE     |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARPROT      |  out|    3|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARQOS       |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARREGION    |  out|    4|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_ARUSER      |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RVALID      |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RREADY      |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RDATA       |   in|  128|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RLAST       |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RID         |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RUSER       |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_RRESP       |   in|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_BVALID      |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_BREADY      |  out|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_BRESP       |   in|    2|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_BID         |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc2_BUSER       |   in|    1|       m_axi|          ifc2|       pointer|
|m_axi_ifc3_AWVALID     |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWREADY     |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWADDR      |  out|   64|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWID        |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWLEN       |  out|    8|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWSIZE      |  out|    3|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWBURST     |  out|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWLOCK      |  out|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWCACHE     |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWPROT      |  out|    3|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWQOS       |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWREGION    |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_AWUSER      |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WVALID      |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WREADY      |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WDATA       |  out|  128|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WSTRB       |  out|   16|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WLAST       |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WID         |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_WUSER       |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARVALID     |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARREADY     |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARADDR      |  out|   64|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARID        |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARLEN       |  out|    8|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARSIZE      |  out|    3|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARBURST     |  out|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARLOCK      |  out|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARCACHE     |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARPROT      |  out|    3|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARQOS       |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARREGION    |  out|    4|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_ARUSER      |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RVALID      |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RREADY      |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RDATA       |   in|  128|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RLAST       |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RID         |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RUSER       |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_RRESP       |   in|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_BVALID      |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_BREADY      |  out|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_BRESP       |   in|    2|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_BID         |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc3_BUSER       |   in|    1|       m_axi|          ifc3|       pointer|
|m_axi_ifc4_AWVALID     |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWREADY     |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWADDR      |  out|   64|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWID        |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWLEN       |  out|    8|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWSIZE      |  out|    3|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWBURST     |  out|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWLOCK      |  out|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWCACHE     |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWPROT      |  out|    3|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWQOS       |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWREGION    |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_AWUSER      |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WVALID      |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WREADY      |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WDATA       |  out|  128|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WSTRB       |  out|   16|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WLAST       |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WID         |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_WUSER       |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARVALID     |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARREADY     |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARADDR      |  out|   64|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARID        |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARLEN       |  out|    8|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARSIZE      |  out|    3|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARBURST     |  out|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARLOCK      |  out|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARCACHE     |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARPROT      |  out|    3|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARQOS       |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARREGION    |  out|    4|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_ARUSER      |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RVALID      |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RREADY      |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RDATA       |   in|  128|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RLAST       |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RID         |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RUSER       |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_RRESP       |   in|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_BVALID      |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_BREADY      |  out|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_BRESP       |   in|    2|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_BID         |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc4_BUSER       |   in|    1|       m_axi|          ifc4|       pointer|
|m_axi_ifc5_AWVALID     |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWREADY     |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWADDR      |  out|   64|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWID        |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWLEN       |  out|    8|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWSIZE      |  out|    3|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWBURST     |  out|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWLOCK      |  out|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWCACHE     |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWPROT      |  out|    3|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWQOS       |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWREGION    |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_AWUSER      |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WVALID      |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WREADY      |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WDATA       |  out|  128|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WSTRB       |  out|   16|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WLAST       |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WID         |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_WUSER       |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARVALID     |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARREADY     |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARADDR      |  out|   64|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARID        |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARLEN       |  out|    8|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARSIZE      |  out|    3|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARBURST     |  out|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARLOCK      |  out|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARCACHE     |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARPROT      |  out|    3|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARQOS       |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARREGION    |  out|    4|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_ARUSER      |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RVALID      |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RREADY      |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RDATA       |   in|  128|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RLAST       |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RID         |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RUSER       |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_RRESP       |   in|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_BVALID      |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_BREADY      |  out|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_BRESP       |   in|    2|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_BID         |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc5_BUSER       |   in|    1|       m_axi|          ifc5|       pointer|
|m_axi_ifc6_AWVALID     |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWREADY     |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWADDR      |  out|   64|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWID        |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWLEN       |  out|    8|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWSIZE      |  out|    3|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWBURST     |  out|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWLOCK      |  out|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWCACHE     |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWPROT      |  out|    3|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWQOS       |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWREGION    |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_AWUSER      |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WVALID      |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WREADY      |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WDATA       |  out|  128|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WSTRB       |  out|   16|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WLAST       |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WID         |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_WUSER       |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARVALID     |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARREADY     |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARADDR      |  out|   64|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARID        |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARLEN       |  out|    8|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARSIZE      |  out|    3|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARBURST     |  out|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARLOCK      |  out|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARCACHE     |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARPROT      |  out|    3|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARQOS       |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARREGION    |  out|    4|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_ARUSER      |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RVALID      |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RREADY      |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RDATA       |   in|  128|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RLAST       |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RID         |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RUSER       |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_RRESP       |   in|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_BVALID      |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_BREADY      |  out|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_BRESP       |   in|    2|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_BID         |   in|    1|       m_axi|          ifc6|       pointer|
|m_axi_ifc6_BUSER       |   in|    1|       m_axi|          ifc6|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.33>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_Y"   --->   Operation 7 'read' 'Wt_Y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%Wt_X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Wt_X"   --->   Operation 8 'read' 'Wt_X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%Y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %Y"   --->   Operation 9 'read' 'Y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%X_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %X"   --->   Operation 10 'read' 'X_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%ifc7_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc7"   --->   Operation 11 'read' 'ifc7_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%ifc6_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc6_offset"   --->   Operation 12 'read' 'ifc6_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%ifc5_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc5_offset"   --->   Operation 13 'read' 'ifc5_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%ifc4_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc4_offset"   --->   Operation 14 'read' 'ifc4_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%ifc3_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc3_offset"   --->   Operation 15 'read' 'ifc3_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%ifc2_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc2_offset"   --->   Operation 16 'read' 'ifc2_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%ifc1_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ifc1_offset"   --->   Operation 17 'read' 'ifc1_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Wt_Y_c = alloca i64 1"   --->   Operation 18 'alloca' 'Wt_Y_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%X_c = alloca i64 1"   --->   Operation 19 'alloca' 'X_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%iacts_stream = alloca i64 1" [FC_Layer.cpp:426]   --->   Operation 20 'alloca' 'iacts_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%weight_buffer_V_0 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 21 'alloca' 'weight_buffer_V_0' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%weight_buffer_V_1 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 22 'alloca' 'weight_buffer_V_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%weight_buffer_V_2 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 23 'alloca' 'weight_buffer_V_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%weight_buffer_V_3 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 24 'alloca' 'weight_buffer_V_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%weight_buffer_V_4 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 25 'alloca' 'weight_buffer_V_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%weight_buffer_V_5 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 26 'alloca' 'weight_buffer_V_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%weight_buffer_V_6 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 27 'alloca' 'weight_buffer_V_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%weight_buffer_V_7 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 28 'alloca' 'weight_buffer_V_7' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%weight_buffer_V_8 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 29 'alloca' 'weight_buffer_V_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%weight_buffer_V_9 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 30 'alloca' 'weight_buffer_V_9' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%weight_buffer_V_10 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 31 'alloca' 'weight_buffer_V_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%weight_buffer_V_11 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 32 'alloca' 'weight_buffer_V_11' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%weight_buffer_V_12 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 33 'alloca' 'weight_buffer_V_12' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 34 [1/1] (1.29ns)   --->   "%weight_buffer_V_13 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 34 'alloca' 'weight_buffer_V_13' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 35 [1/1] (1.29ns)   --->   "%weight_buffer_V_14 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 35 'alloca' 'weight_buffer_V_14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%weight_buffer_V_15 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 36 'alloca' 'weight_buffer_V_15' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 37 [1/1] (1.29ns)   --->   "%weight_buffer_V_16 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 37 'alloca' 'weight_buffer_V_16' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%weight_buffer_V_17 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 38 'alloca' 'weight_buffer_V_17' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%weight_buffer_V_18 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 39 'alloca' 'weight_buffer_V_18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%weight_buffer_V_19 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 40 'alloca' 'weight_buffer_V_19' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 41 [1/1] (1.29ns)   --->   "%weight_buffer_V_20 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 41 'alloca' 'weight_buffer_V_20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 42 [1/1] (1.29ns)   --->   "%weight_buffer_V_21 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 42 'alloca' 'weight_buffer_V_21' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%weight_buffer_V_22 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 43 'alloca' 'weight_buffer_V_22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 44 [1/1] (1.29ns)   --->   "%weight_buffer_V_23 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 44 'alloca' 'weight_buffer_V_23' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 45 [1/1] (1.29ns)   --->   "%weight_buffer_V_24 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 45 'alloca' 'weight_buffer_V_24' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 46 [1/1] (1.29ns)   --->   "%weight_buffer_V_25 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 46 'alloca' 'weight_buffer_V_25' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 47 [1/1] (1.29ns)   --->   "%weight_buffer_V_26 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 47 'alloca' 'weight_buffer_V_26' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 48 [1/1] (1.29ns)   --->   "%weight_buffer_V_27 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 48 'alloca' 'weight_buffer_V_27' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%weight_buffer_V_28 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 49 'alloca' 'weight_buffer_V_28' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 50 [1/1] (1.29ns)   --->   "%weight_buffer_V_29 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 50 'alloca' 'weight_buffer_V_29' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%weight_buffer_V_30 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 51 'alloca' 'weight_buffer_V_30' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 52 [1/1] (1.29ns)   --->   "%weight_buffer_V_31 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 52 'alloca' 'weight_buffer_V_31' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 53 [1/1] (1.29ns)   --->   "%weight_buffer_V_32 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 53 'alloca' 'weight_buffer_V_32' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 54 [1/1] (1.29ns)   --->   "%weight_buffer_V_33 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 54 'alloca' 'weight_buffer_V_33' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 55 [1/1] (1.29ns)   --->   "%weight_buffer_V_34 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 55 'alloca' 'weight_buffer_V_34' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 56 [1/1] (1.29ns)   --->   "%weight_buffer_V_35 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 56 'alloca' 'weight_buffer_V_35' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 57 [1/1] (1.29ns)   --->   "%weight_buffer_V_36 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 57 'alloca' 'weight_buffer_V_36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 58 [1/1] (1.29ns)   --->   "%weight_buffer_V_37 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 58 'alloca' 'weight_buffer_V_37' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 59 [1/1] (1.29ns)   --->   "%weight_buffer_V_38 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 59 'alloca' 'weight_buffer_V_38' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 60 [1/1] (1.29ns)   --->   "%weight_buffer_V_39 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 60 'alloca' 'weight_buffer_V_39' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 61 [1/1] (1.29ns)   --->   "%weight_buffer_V_40 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 61 'alloca' 'weight_buffer_V_40' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 62 [1/1] (1.29ns)   --->   "%weight_buffer_V_41 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 62 'alloca' 'weight_buffer_V_41' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 63 [1/1] (1.29ns)   --->   "%weight_buffer_V_42 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 63 'alloca' 'weight_buffer_V_42' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 64 [1/1] (1.29ns)   --->   "%weight_buffer_V_43 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 64 'alloca' 'weight_buffer_V_43' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%weight_buffer_V_44 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 65 'alloca' 'weight_buffer_V_44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 66 [1/1] (1.29ns)   --->   "%weight_buffer_V_45 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 66 'alloca' 'weight_buffer_V_45' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 67 [1/1] (1.29ns)   --->   "%weight_buffer_V_46 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 67 'alloca' 'weight_buffer_V_46' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 68 [1/1] (1.29ns)   --->   "%weight_buffer_V_47 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 68 'alloca' 'weight_buffer_V_47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 69 [1/1] (1.29ns)   --->   "%weight_buffer_V_48 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 69 'alloca' 'weight_buffer_V_48' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 70 [1/1] (1.29ns)   --->   "%weight_buffer_V_49 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 70 'alloca' 'weight_buffer_V_49' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 71 [1/1] (1.29ns)   --->   "%weight_buffer_V_50 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 71 'alloca' 'weight_buffer_V_50' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 72 [1/1] (1.29ns)   --->   "%weight_buffer_V_51 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 72 'alloca' 'weight_buffer_V_51' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%weight_buffer_V_52 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 73 'alloca' 'weight_buffer_V_52' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 74 [1/1] (1.29ns)   --->   "%weight_buffer_V_53 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 74 'alloca' 'weight_buffer_V_53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%weight_buffer_V_54 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 75 'alloca' 'weight_buffer_V_54' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 76 [1/1] (1.29ns)   --->   "%weight_buffer_V_55 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 76 'alloca' 'weight_buffer_V_55' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 77 [1/1] (1.29ns)   --->   "%weight_buffer_V_56 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 77 'alloca' 'weight_buffer_V_56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 78 [1/1] (1.29ns)   --->   "%weight_buffer_V_57 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 78 'alloca' 'weight_buffer_V_57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 79 [1/1] (1.29ns)   --->   "%weight_buffer_V_58 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 79 'alloca' 'weight_buffer_V_58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 80 [1/1] (1.29ns)   --->   "%weight_buffer_V_59 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 80 'alloca' 'weight_buffer_V_59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 81 [1/1] (1.29ns)   --->   "%weight_buffer_V_60 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 81 'alloca' 'weight_buffer_V_60' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 82 [1/1] (1.29ns)   --->   "%weight_buffer_V_61 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 82 'alloca' 'weight_buffer_V_61' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 83 [1/1] (1.29ns)   --->   "%weight_buffer_V_62 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 83 'alloca' 'weight_buffer_V_62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 84 [1/1] (1.29ns)   --->   "%weight_buffer_V_63 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 84 'alloca' 'weight_buffer_V_63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 85 [1/1] (1.29ns)   --->   "%weight_buffer_V_64 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 85 'alloca' 'weight_buffer_V_64' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 86 [1/1] (1.29ns)   --->   "%weight_buffer_V_65 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 86 'alloca' 'weight_buffer_V_65' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 87 [1/1] (1.29ns)   --->   "%weight_buffer_V_66 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 87 'alloca' 'weight_buffer_V_66' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 88 [1/1] (1.29ns)   --->   "%weight_buffer_V_67 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 88 'alloca' 'weight_buffer_V_67' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 89 [1/1] (1.29ns)   --->   "%weight_buffer_V_68 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 89 'alloca' 'weight_buffer_V_68' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 90 [1/1] (1.29ns)   --->   "%weight_buffer_V_69 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 90 'alloca' 'weight_buffer_V_69' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 91 [1/1] (1.29ns)   --->   "%weight_buffer_V_70 = alloca i64 1" [FC_Layer.cpp:411]   --->   Operation 91 'alloca' 'weight_buffer_V_70' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 3245> <RAM>
ST_1 : Operation 92 [1/1] (1.29ns)   --->   "%iact_buffer_V = alloca i64 1" [FC_Layer.cpp:422]   --->   Operation 92 'alloca' 'iact_buffer_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_stream_V_V_0 = alloca i64 1"   --->   Operation 93 'alloca' 'weights_stream_V_V_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_stream_V_V_1 = alloca i64 1"   --->   Operation 94 'alloca' 'weights_stream_V_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_stream_V_V_2 = alloca i64 1"   --->   Operation 95 'alloca' 'weights_stream_V_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_stream_V_V_3 = alloca i64 1"   --->   Operation 96 'alloca' 'weights_stream_V_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_stream_V_V_4 = alloca i64 1"   --->   Operation 97 'alloca' 'weights_stream_V_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_stream_V_V_5 = alloca i64 1"   --->   Operation 98 'alloca' 'weights_stream_V_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_stream_V_V_6 = alloca i64 1"   --->   Operation 99 'alloca' 'weights_stream_V_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_stream_V_V_7 = alloca i64 1"   --->   Operation 100 'alloca' 'weights_stream_V_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_stream_V_V_8 = alloca i64 1"   --->   Operation 101 'alloca' 'weights_stream_V_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_stream_V_V_9 = alloca i64 1"   --->   Operation 102 'alloca' 'weights_stream_V_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_stream_V_V_10 = alloca i64 1"   --->   Operation 103 'alloca' 'weights_stream_V_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_stream_V_V_11 = alloca i64 1"   --->   Operation 104 'alloca' 'weights_stream_V_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_stream_V_V_12 = alloca i64 1"   --->   Operation 105 'alloca' 'weights_stream_V_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_stream_V_V_13 = alloca i64 1"   --->   Operation 106 'alloca' 'weights_stream_V_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_stream_V_V_14 = alloca i64 1"   --->   Operation 107 'alloca' 'weights_stream_V_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_stream_V_V_15 = alloca i64 1"   --->   Operation 108 'alloca' 'weights_stream_V_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_stream_V_V_16 = alloca i64 1"   --->   Operation 109 'alloca' 'weights_stream_V_V_16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_stream_V_V_17 = alloca i64 1"   --->   Operation 110 'alloca' 'weights_stream_V_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_stream_V_V_18 = alloca i64 1"   --->   Operation 111 'alloca' 'weights_stream_V_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_stream_V_V_19 = alloca i64 1"   --->   Operation 112 'alloca' 'weights_stream_V_V_19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_stream_V_V_20 = alloca i64 1"   --->   Operation 113 'alloca' 'weights_stream_V_V_20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_stream_V_V_21 = alloca i64 1"   --->   Operation 114 'alloca' 'weights_stream_V_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_stream_V_V_22 = alloca i64 1"   --->   Operation 115 'alloca' 'weights_stream_V_V_22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_stream_V_V_23 = alloca i64 1"   --->   Operation 116 'alloca' 'weights_stream_V_V_23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_stream_V_V_24 = alloca i64 1"   --->   Operation 117 'alloca' 'weights_stream_V_V_24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_stream_V_V_25 = alloca i64 1"   --->   Operation 118 'alloca' 'weights_stream_V_V_25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_stream_V_V_26 = alloca i64 1"   --->   Operation 119 'alloca' 'weights_stream_V_V_26' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_stream_V_V_27 = alloca i64 1"   --->   Operation 120 'alloca' 'weights_stream_V_V_27' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_stream_V_V_28 = alloca i64 1"   --->   Operation 121 'alloca' 'weights_stream_V_V_28' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_stream_V_V_29 = alloca i64 1"   --->   Operation 122 'alloca' 'weights_stream_V_V_29' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_stream_V_V_30 = alloca i64 1"   --->   Operation 123 'alloca' 'weights_stream_V_V_30' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_stream_V_V_31 = alloca i64 1"   --->   Operation 124 'alloca' 'weights_stream_V_V_31' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 125 [1/1] (1.29ns)   --->   "%output_buf_V = alloca i64 1" [FC_Layer.cpp:435]   --->   Operation 125 'alloca' 'output_buf_V' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 126 [2/2] (5.04ns)   --->   "%call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c" [FC_Layer.cpp:447]   --->   Operation 126 'call' 'call_ln447' <Predicate = true> <Delay = 5.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.73>
ST_2 : Operation 127 [1/1] (6.73ns)   --->   "%call_ret8 = call i56 @Block_.split10_proc, i32 %Wt_X_read, i32 %Wt_Y_read"   --->   Operation 127 'call' 'call_ret8' <Predicate = true> <Delay = 6.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%block_num_x_loc_channel = extractvalue i56 %call_ret8"   --->   Operation 128 'extractvalue' 'block_num_x_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%block_num_y_cast_loc_channel = extractvalue i56 %call_ret8"   --->   Operation 129 'extractvalue' 'block_num_y_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 2> <FIFO>
ST_2 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln447 = call void @ReadFromMem, i128 %ifc1, i64 %ifc1_offset_read, i128 %ifc2, i64 %ifc2_offset_read, i128 %ifc3, i64 %ifc3_offset_read, i128 %ifc4, i64 %ifc4_offset_read, i128 %ifc5, i64 %ifc5_offset_read, i128 %ifc6, i64 %ifc6_offset_read, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %iact_buffer_V, i32 %iacts_stream, i32 %X_read, i32 %Y_read, i32 %Wt_X_read, i32 %Wt_Y_read, i32 %X_c, i32 %Wt_Y_c" [FC_Layer.cpp:447]   --->   Operation 130 'call' 'call_ln447' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.55>
ST_3 : Operation 131 [2/2] (4.55ns)   --->   "%call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V" [FC_Layer.cpp:451]   --->   Operation 131 'call' 'call_ln451' <Predicate = true> <Delay = 4.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln451 = call void @RunDataFlow, i28 %block_num_x_loc_channel, i28 %block_num_y_cast_loc_channel, i32 %iacts_stream, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i32 %output_buf_V" [FC_Layer.cpp:451]   --->   Operation 132 'call' 'call_ln451' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%ifc7_c_channel = call i64 @entry_proc, i64 %ifc7_read"   --->   Operation 133 'call' 'ifc7_c_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_5 : Operation 134 [2/2] (7.30ns)   --->   "%call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V" [FC_Layer.cpp:461]   --->   Operation 134 'call' 'call_ln461' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @Wt_Y_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %Wt_Y_c, i32 %Wt_Y_c"   --->   Operation 135 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%empty_269 = specchannel i32 @_ssdm_op_SpecChannel, void @X_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %X_c, i32 %X_c"   --->   Operation 137 'specchannel' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13"   --->   Operation 139 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 140 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc1, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_40, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc1"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc2, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_28, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc2"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc3, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_36, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc3"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc4, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_25, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc4"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc5, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_35, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc5"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ifc6, void @empty_41, i32 0, i32 0, void @empty_13, i32 0, i32 512512, void @empty_23, void @empty_37, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %ifc6"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_42, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc1_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_8, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc2_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc3_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc4_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc5_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_29, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc6_offset, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_15, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ifc7, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_9"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_38, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Y"   --->   Operation 170 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_X"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_16, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_X, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Wt_Y"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Wt_Y, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_22, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_17, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%empty_270 = specchannel i32 @_ssdm_op_SpecChannel, void @iacts_stream_str, i32 1, void @p_str, void @p_str, i32 32, i32 32, i32 %iacts_stream, i32 %iacts_stream"   --->   Operation 182 'specchannel' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln411 = specmemcore void @_ssdm_op_SpecMemCore, i288 %weight_buffer_V_0, i288 %weight_buffer_V_1, i288 %weight_buffer_V_2, i288 %weight_buffer_V_3, i288 %weight_buffer_V_4, i288 %weight_buffer_V_5, i288 %weight_buffer_V_6, i288 %weight_buffer_V_7, i288 %weight_buffer_V_8, i288 %weight_buffer_V_9, i288 %weight_buffer_V_10, i288 %weight_buffer_V_11, i288 %weight_buffer_V_12, i288 %weight_buffer_V_13, i288 %weight_buffer_V_14, i288 %weight_buffer_V_15, i288 %weight_buffer_V_16, i288 %weight_buffer_V_17, i288 %weight_buffer_V_18, i288 %weight_buffer_V_19, i288 %weight_buffer_V_20, i288 %weight_buffer_V_21, i288 %weight_buffer_V_22, i288 %weight_buffer_V_23, i288 %weight_buffer_V_24, i288 %weight_buffer_V_25, i288 %weight_buffer_V_26, i288 %weight_buffer_V_27, i288 %weight_buffer_V_28, i288 %weight_buffer_V_29, i288 %weight_buffer_V_30, i288 %weight_buffer_V_31, i288 %weight_buffer_V_32, i288 %weight_buffer_V_33, i288 %weight_buffer_V_34, i288 %weight_buffer_V_35, i288 %weight_buffer_V_36, i288 %weight_buffer_V_37, i288 %weight_buffer_V_38, i288 %weight_buffer_V_39, i288 %weight_buffer_V_40, i288 %weight_buffer_V_41, i288 %weight_buffer_V_42, i288 %weight_buffer_V_43, i288 %weight_buffer_V_44, i288 %weight_buffer_V_45, i288 %weight_buffer_V_46, i288 %weight_buffer_V_47, i288 %weight_buffer_V_48, i288 %weight_buffer_V_49, i288 %weight_buffer_V_50, i288 %weight_buffer_V_51, i288 %weight_buffer_V_52, i288 %weight_buffer_V_53, i288 %weight_buffer_V_54, i288 %weight_buffer_V_55, i288 %weight_buffer_V_56, i288 %weight_buffer_V_57, i288 %weight_buffer_V_58, i288 %weight_buffer_V_59, i288 %weight_buffer_V_60, i288 %weight_buffer_V_61, i288 %weight_buffer_V_62, i288 %weight_buffer_V_63, i288 %weight_buffer_V_64, i288 %weight_buffer_V_65, i288 %weight_buffer_V_66, i288 %weight_buffer_V_67, i288 %weight_buffer_V_68, i288 %weight_buffer_V_69, i288 %weight_buffer_V_70, i64 666, i64 31, i64 1" [FC_Layer.cpp:411]   --->   Operation 184 'specmemcore' 'specmemcore_ln411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%specmemcore_ln422 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:422]   --->   Operation 185 'specmemcore' 'specmemcore_ln422' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%specmemcore_ln435 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:435]   --->   Operation 186 'specmemcore' 'specmemcore_ln435' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%empty_271 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_0_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_0"   --->   Operation 187 'specchannel' 'empty_271' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_1_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_1"   --->   Operation 189 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_2_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_2"   --->   Operation 191 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%empty_274 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_3_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_3"   --->   Operation 193 'specchannel' 'empty_274' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%empty_275 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_4_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_4"   --->   Operation 195 'specchannel' 'empty_275' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%empty_276 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_5_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_5"   --->   Operation 197 'specchannel' 'empty_276' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%empty_277 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_6_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_6"   --->   Operation 199 'specchannel' 'empty_277' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%empty_278 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_7_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_7"   --->   Operation 201 'specchannel' 'empty_278' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%empty_279 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_8_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_8"   --->   Operation 203 'specchannel' 'empty_279' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%empty_280 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_9_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_9"   --->   Operation 205 'specchannel' 'empty_280' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_281 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_10_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_10"   --->   Operation 207 'specchannel' 'empty_281' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "%empty_282 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_11_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_11"   --->   Operation 209 'specchannel' 'empty_282' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%empty_283 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_12_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_12"   --->   Operation 211 'specchannel' 'empty_283' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%empty_284 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_13_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_13"   --->   Operation 213 'specchannel' 'empty_284' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%empty_285 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_14_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_14"   --->   Operation 215 'specchannel' 'empty_285' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%empty_286 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_15_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_15"   --->   Operation 217 'specchannel' 'empty_286' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_16_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_16"   --->   Operation 219 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 221 [1/1] (0.00ns)   --->   "%empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_17_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_17"   --->   Operation 221 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_18_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_18"   --->   Operation 223 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_19_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_19"   --->   Operation 225 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_20_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_20"   --->   Operation 227 'specchannel' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 228 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_21_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_21"   --->   Operation 229 'specchannel' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_22_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_22"   --->   Operation 231 'specchannel' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 232 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_23_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_23"   --->   Operation 233 'specchannel' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_24_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_24"   --->   Operation 235 'specchannel' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 236 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_25_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_25"   --->   Operation 237 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 238 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_26_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_26"   --->   Operation 239 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%empty_298 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_27_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_27"   --->   Operation 241 'specchannel' 'empty_298' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 242 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%empty_299 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_28_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_28"   --->   Operation 243 'specchannel' 'empty_299' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 244 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%empty_300 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_29_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_29"   --->   Operation 245 'specchannel' 'empty_300' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 246 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%empty_301 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_30_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_30"   --->   Operation 247 'specchannel' 'empty_301' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 248 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%empty_302 = specchannel i32 @_ssdm_op_SpecChannel, void @weights_stream_OC_V_OC_V_OC_31_str, i32 1, void @p_str, void @p_str, i32 100, i32 100, i32 %weights_stream_V_V_31, i32 %weights_stream_V_V_31"   --->   Operation 249 'specchannel' 'empty_302' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 250 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 251 [1/2] (0.00ns)   --->   "%call_ln461 = call void @OutputBuffer, i128 %ifc1, i64 %ifc7_c_channel, i32 %X_c, i32 %Wt_Y_c, i32 %output_buf_V" [FC_Layer.cpp:461]   --->   Operation 251 'call' 'call_ln461' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%ret_ln462 = ret" [FC_Layer.cpp:462]   --->   Operation 252 'ret' 'ret_ln462' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ifc1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ifc1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc2_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc3_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc4_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc5_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc6_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifc7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Wt_X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Wt_Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Wt_Y_read                    (read                ) [ 0010000]
Wt_X_read                    (read                ) [ 0010000]
Y_read                       (read                ) [ 0010000]
X_read                       (read                ) [ 0010000]
ifc7_read                    (read                ) [ 0011110]
ifc6_offset_read             (read                ) [ 0010000]
ifc5_offset_read             (read                ) [ 0010000]
ifc4_offset_read             (read                ) [ 0010000]
ifc3_offset_read             (read                ) [ 0010000]
ifc2_offset_read             (read                ) [ 0010000]
ifc1_offset_read             (read                ) [ 0010000]
Wt_Y_c                       (alloca              ) [ 0111111]
X_c                          (alloca              ) [ 0111111]
iacts_stream                 (alloca              ) [ 0111111]
weight_buffer_V_0            (alloca              ) [ 0011111]
weight_buffer_V_1            (alloca              ) [ 0011111]
weight_buffer_V_2            (alloca              ) [ 0011111]
weight_buffer_V_3            (alloca              ) [ 0011111]
weight_buffer_V_4            (alloca              ) [ 0011111]
weight_buffer_V_5            (alloca              ) [ 0011111]
weight_buffer_V_6            (alloca              ) [ 0011111]
weight_buffer_V_7            (alloca              ) [ 0011111]
weight_buffer_V_8            (alloca              ) [ 0011111]
weight_buffer_V_9            (alloca              ) [ 0011111]
weight_buffer_V_10           (alloca              ) [ 0011111]
weight_buffer_V_11           (alloca              ) [ 0011111]
weight_buffer_V_12           (alloca              ) [ 0011111]
weight_buffer_V_13           (alloca              ) [ 0011111]
weight_buffer_V_14           (alloca              ) [ 0011111]
weight_buffer_V_15           (alloca              ) [ 0011111]
weight_buffer_V_16           (alloca              ) [ 0011111]
weight_buffer_V_17           (alloca              ) [ 0011111]
weight_buffer_V_18           (alloca              ) [ 0011111]
weight_buffer_V_19           (alloca              ) [ 0011111]
weight_buffer_V_20           (alloca              ) [ 0011111]
weight_buffer_V_21           (alloca              ) [ 0011111]
weight_buffer_V_22           (alloca              ) [ 0011111]
weight_buffer_V_23           (alloca              ) [ 0011111]
weight_buffer_V_24           (alloca              ) [ 0011111]
weight_buffer_V_25           (alloca              ) [ 0011111]
weight_buffer_V_26           (alloca              ) [ 0011111]
weight_buffer_V_27           (alloca              ) [ 0011111]
weight_buffer_V_28           (alloca              ) [ 0011111]
weight_buffer_V_29           (alloca              ) [ 0011111]
weight_buffer_V_30           (alloca              ) [ 0011111]
weight_buffer_V_31           (alloca              ) [ 0011111]
weight_buffer_V_32           (alloca              ) [ 0011111]
weight_buffer_V_33           (alloca              ) [ 0011111]
weight_buffer_V_34           (alloca              ) [ 0011111]
weight_buffer_V_35           (alloca              ) [ 0011111]
weight_buffer_V_36           (alloca              ) [ 0011111]
weight_buffer_V_37           (alloca              ) [ 0011111]
weight_buffer_V_38           (alloca              ) [ 0011111]
weight_buffer_V_39           (alloca              ) [ 0011111]
weight_buffer_V_40           (alloca              ) [ 0011111]
weight_buffer_V_41           (alloca              ) [ 0011111]
weight_buffer_V_42           (alloca              ) [ 0011111]
weight_buffer_V_43           (alloca              ) [ 0011111]
weight_buffer_V_44           (alloca              ) [ 0011111]
weight_buffer_V_45           (alloca              ) [ 0011111]
weight_buffer_V_46           (alloca              ) [ 0011111]
weight_buffer_V_47           (alloca              ) [ 0011111]
weight_buffer_V_48           (alloca              ) [ 0011111]
weight_buffer_V_49           (alloca              ) [ 0011111]
weight_buffer_V_50           (alloca              ) [ 0011111]
weight_buffer_V_51           (alloca              ) [ 0011111]
weight_buffer_V_52           (alloca              ) [ 0011111]
weight_buffer_V_53           (alloca              ) [ 0011111]
weight_buffer_V_54           (alloca              ) [ 0011111]
weight_buffer_V_55           (alloca              ) [ 0011111]
weight_buffer_V_56           (alloca              ) [ 0011111]
weight_buffer_V_57           (alloca              ) [ 0011111]
weight_buffer_V_58           (alloca              ) [ 0011111]
weight_buffer_V_59           (alloca              ) [ 0011111]
weight_buffer_V_60           (alloca              ) [ 0011111]
weight_buffer_V_61           (alloca              ) [ 0011111]
weight_buffer_V_62           (alloca              ) [ 0011111]
weight_buffer_V_63           (alloca              ) [ 0011111]
weight_buffer_V_64           (alloca              ) [ 0011111]
weight_buffer_V_65           (alloca              ) [ 0011111]
weight_buffer_V_66           (alloca              ) [ 0011111]
weight_buffer_V_67           (alloca              ) [ 0011111]
weight_buffer_V_68           (alloca              ) [ 0011111]
weight_buffer_V_69           (alloca              ) [ 0011111]
weight_buffer_V_70           (alloca              ) [ 0011111]
iact_buffer_V                (alloca              ) [ 0011111]
weights_stream_V_V_0         (alloca              ) [ 0111111]
weights_stream_V_V_1         (alloca              ) [ 0111111]
weights_stream_V_V_2         (alloca              ) [ 0111111]
weights_stream_V_V_3         (alloca              ) [ 0111111]
weights_stream_V_V_4         (alloca              ) [ 0111111]
weights_stream_V_V_5         (alloca              ) [ 0111111]
weights_stream_V_V_6         (alloca              ) [ 0111111]
weights_stream_V_V_7         (alloca              ) [ 0111111]
weights_stream_V_V_8         (alloca              ) [ 0111111]
weights_stream_V_V_9         (alloca              ) [ 0111111]
weights_stream_V_V_10        (alloca              ) [ 0111111]
weights_stream_V_V_11        (alloca              ) [ 0111111]
weights_stream_V_V_12        (alloca              ) [ 0111111]
weights_stream_V_V_13        (alloca              ) [ 0111111]
weights_stream_V_V_14        (alloca              ) [ 0111111]
weights_stream_V_V_15        (alloca              ) [ 0111111]
weights_stream_V_V_16        (alloca              ) [ 0111111]
weights_stream_V_V_17        (alloca              ) [ 0111111]
weights_stream_V_V_18        (alloca              ) [ 0111111]
weights_stream_V_V_19        (alloca              ) [ 0111111]
weights_stream_V_V_20        (alloca              ) [ 0111111]
weights_stream_V_V_21        (alloca              ) [ 0111111]
weights_stream_V_V_22        (alloca              ) [ 0111111]
weights_stream_V_V_23        (alloca              ) [ 0111111]
weights_stream_V_V_24        (alloca              ) [ 0111111]
weights_stream_V_V_25        (alloca              ) [ 0111111]
weights_stream_V_V_26        (alloca              ) [ 0111111]
weights_stream_V_V_27        (alloca              ) [ 0111111]
weights_stream_V_V_28        (alloca              ) [ 0111111]
weights_stream_V_V_29        (alloca              ) [ 0111111]
weights_stream_V_V_30        (alloca              ) [ 0111111]
weights_stream_V_V_31        (alloca              ) [ 0111111]
output_buf_V                 (alloca              ) [ 0011111]
call_ret8                    (call                ) [ 0000000]
block_num_x_loc_channel      (extractvalue        ) [ 0001100]
block_num_y_cast_loc_channel (extractvalue        ) [ 0001100]
call_ln447                   (call                ) [ 0000000]
call_ln451                   (call                ) [ 0000000]
ifc7_c_channel               (call                ) [ 0000001]
empty                        (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_269                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specdataflowpipeline_ln0     (specdataflowpipeline) [ 0000000]
spectopmodule_ln0            (spectopmodule       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specbitsmap_ln0              (specbitsmap         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_270                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
specmemcore_ln411            (specmemcore         ) [ 0000000]
specmemcore_ln422            (specmemcore         ) [ 0000000]
specmemcore_ln435            (specmemcore         ) [ 0000000]
empty_271                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_272                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_273                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_274                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_275                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_276                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_277                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_278                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_279                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_280                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_281                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_282                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_283                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_284                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_285                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_286                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_287                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_288                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_289                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_290                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_291                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_292                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_293                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_294                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_295                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_296                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_297                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_298                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_299                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_300                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_301                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
empty_302                    (specchannel         ) [ 0000000]
specinterface_ln0            (specinterface       ) [ 0000000]
call_ln461                   (call                ) [ 0000000]
ret_ln462                    (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ifc1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifc2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ifc3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ifc4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ifc5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ifc6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ifc1_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc1_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ifc2_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc2_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ifc3_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc3_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ifc4_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc4_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ifc5_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc5_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ifc6_offset">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc6_offset"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ifc7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifc7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="X">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Wt_X">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_X"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Wt_Y">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_Y"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadFromMem"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_.split10_proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RunDataFlow"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutputBuffer"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_Y_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_c_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iacts_stream_str"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_0_str"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_2_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_3_str"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_4_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_5_str"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_6_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_7_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_8_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_9_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_10_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_11_str"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_12_str"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_13_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_14_str"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_15_str"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_16_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_17_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_18_str"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_19_str"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_20_str"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_21_str"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_22_str"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_23_str"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_24_str"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_25_str"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_26_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_27_str"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_28_str"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_29_str"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_30_str"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_OC_V_OC_V_OC_31_str"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="Wt_Y_c_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Wt_Y_c/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="X_c_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="X_c/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="iacts_stream_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iacts_stream/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="weight_buffer_V_0_alloca_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="weight_buffer_V_1_alloca_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="weight_buffer_V_2_alloca_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="weight_buffer_V_3_alloca_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_3/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="weight_buffer_V_4_alloca_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_4/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="weight_buffer_V_5_alloca_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="weight_buffer_V_6_alloca_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_6/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="weight_buffer_V_7_alloca_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_7/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="weight_buffer_V_8_alloca_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_8/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="weight_buffer_V_9_alloca_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_9/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="weight_buffer_V_10_alloca_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_10/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="weight_buffer_V_11_alloca_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_11/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="weight_buffer_V_12_alloca_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_12/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="weight_buffer_V_13_alloca_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_13/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="weight_buffer_V_14_alloca_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="weight_buffer_V_15_alloca_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_15/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="weight_buffer_V_16_alloca_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_16/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="weight_buffer_V_17_alloca_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_17/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="weight_buffer_V_18_alloca_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_18/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="weight_buffer_V_19_alloca_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_19/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="weight_buffer_V_20_alloca_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_20/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="weight_buffer_V_21_alloca_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_21/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="weight_buffer_V_22_alloca_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_22/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="weight_buffer_V_23_alloca_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_23/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="weight_buffer_V_24_alloca_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_24/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="weight_buffer_V_25_alloca_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_25/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="weight_buffer_V_26_alloca_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_26/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="weight_buffer_V_27_alloca_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_27/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="weight_buffer_V_28_alloca_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_28/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="weight_buffer_V_29_alloca_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_29/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="weight_buffer_V_30_alloca_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_30/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="weight_buffer_V_31_alloca_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_31/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="weight_buffer_V_32_alloca_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_32/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="weight_buffer_V_33_alloca_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_33/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="weight_buffer_V_34_alloca_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_34/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="weight_buffer_V_35_alloca_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_35/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="weight_buffer_V_36_alloca_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_36/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="weight_buffer_V_37_alloca_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_37/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="weight_buffer_V_38_alloca_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_38/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="weight_buffer_V_39_alloca_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_39/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="weight_buffer_V_40_alloca_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_40/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="weight_buffer_V_41_alloca_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_41/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="weight_buffer_V_42_alloca_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_42/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="weight_buffer_V_43_alloca_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_43/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="weight_buffer_V_44_alloca_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_44/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="weight_buffer_V_45_alloca_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_45/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="weight_buffer_V_46_alloca_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_46/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="weight_buffer_V_47_alloca_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_47/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="weight_buffer_V_48_alloca_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_48/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="weight_buffer_V_49_alloca_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_49/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="weight_buffer_V_50_alloca_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_50/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="weight_buffer_V_51_alloca_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_51/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="weight_buffer_V_52_alloca_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_52/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="weight_buffer_V_53_alloca_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_53/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="weight_buffer_V_54_alloca_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_54/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="weight_buffer_V_55_alloca_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_55/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="weight_buffer_V_56_alloca_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_56/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="weight_buffer_V_57_alloca_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_57/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="weight_buffer_V_58_alloca_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_58/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="weight_buffer_V_59_alloca_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_59/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="weight_buffer_V_60_alloca_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_60/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="weight_buffer_V_61_alloca_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_61/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="weight_buffer_V_62_alloca_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_62/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="weight_buffer_V_63_alloca_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_63/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="weight_buffer_V_64_alloca_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_64/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="weight_buffer_V_65_alloca_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_65/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="weight_buffer_V_66_alloca_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_66/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="weight_buffer_V_67_alloca_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_67/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="weight_buffer_V_68_alloca_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_68/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="weight_buffer_V_69_alloca_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_69/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="weight_buffer_V_70_alloca_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="1" index="1" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_V_70/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="iact_buffer_V_alloca_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iact_buffer_V/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="weights_stream_V_V_0_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_0/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="weights_stream_V_V_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_1/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="weights_stream_V_V_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_2/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="weights_stream_V_V_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_3/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="weights_stream_V_V_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_4/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="weights_stream_V_V_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_5/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="weights_stream_V_V_6_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_6/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="weights_stream_V_V_7_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_7/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="weights_stream_V_V_8_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_8/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="weights_stream_V_V_9_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_9/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="weights_stream_V_V_10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_10/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="weights_stream_V_V_11_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_11/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="weights_stream_V_V_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_12/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="weights_stream_V_V_13_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_13/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="weights_stream_V_V_14_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_14/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="weights_stream_V_V_15_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_15/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="weights_stream_V_V_16_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_16/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="weights_stream_V_V_17_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_17/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="weights_stream_V_V_18_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_18/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="weights_stream_V_V_19_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_19/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="weights_stream_V_V_20_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_20/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="weights_stream_V_V_21_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_21/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="weights_stream_V_V_22_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_22/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="weights_stream_V_V_23_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_23/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="weights_stream_V_V_24_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_24/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="weights_stream_V_V_25_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_25/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="weights_stream_V_V_26_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_26/1 "/>
</bind>
</comp>

<comp id="624" class="1004" name="weights_stream_V_V_27_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_27/1 "/>
</bind>
</comp>

<comp id="628" class="1004" name="weights_stream_V_V_28_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_28/1 "/>
</bind>
</comp>

<comp id="632" class="1004" name="weights_stream_V_V_29_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_29/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="weights_stream_V_V_30_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_30/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="weights_stream_V_V_31_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weights_stream_V_V_31/1 "/>
</bind>
</comp>

<comp id="644" class="1004" name="output_buf_V_alloca_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buf_V/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="Wt_Y_read_read_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="0"/>
<pin id="651" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wt_Y_read/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="Wt_X_read_read_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wt_X_read/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="Y_read_read_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="32" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_read/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="X_read_read_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_read/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="ifc7_read_read_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="0" index="1" bw="64" slack="0"/>
<pin id="675" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc7_read/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="ifc6_offset_read_read_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc6_offset_read/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="ifc5_offset_read_read_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="0"/>
<pin id="686" dir="0" index="1" bw="64" slack="0"/>
<pin id="687" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc5_offset_read/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="ifc4_offset_read_read_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="0"/>
<pin id="693" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc4_offset_read/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="ifc3_offset_read_read_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="64" slack="0"/>
<pin id="698" dir="0" index="1" bw="64" slack="0"/>
<pin id="699" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc3_offset_read/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="ifc2_offset_read_read_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="64" slack="0"/>
<pin id="704" dir="0" index="1" bw="64" slack="0"/>
<pin id="705" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc2_offset_read/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="ifc1_offset_read_read_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="0"/>
<pin id="711" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifc1_offset_read/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_ReadFromMem_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="0" slack="0"/>
<pin id="716" dir="0" index="1" bw="128" slack="0"/>
<pin id="717" dir="0" index="2" bw="64" slack="0"/>
<pin id="718" dir="0" index="3" bw="128" slack="0"/>
<pin id="719" dir="0" index="4" bw="64" slack="0"/>
<pin id="720" dir="0" index="5" bw="128" slack="0"/>
<pin id="721" dir="0" index="6" bw="64" slack="0"/>
<pin id="722" dir="0" index="7" bw="128" slack="0"/>
<pin id="723" dir="0" index="8" bw="64" slack="0"/>
<pin id="724" dir="0" index="9" bw="128" slack="0"/>
<pin id="725" dir="0" index="10" bw="64" slack="0"/>
<pin id="726" dir="0" index="11" bw="128" slack="0"/>
<pin id="727" dir="0" index="12" bw="64" slack="0"/>
<pin id="728" dir="0" index="13" bw="288" slack="0"/>
<pin id="729" dir="0" index="14" bw="288" slack="0"/>
<pin id="730" dir="0" index="15" bw="288" slack="0"/>
<pin id="731" dir="0" index="16" bw="288" slack="0"/>
<pin id="732" dir="0" index="17" bw="288" slack="0"/>
<pin id="733" dir="0" index="18" bw="288" slack="0"/>
<pin id="734" dir="0" index="19" bw="288" slack="0"/>
<pin id="735" dir="0" index="20" bw="288" slack="0"/>
<pin id="736" dir="0" index="21" bw="288" slack="0"/>
<pin id="737" dir="0" index="22" bw="288" slack="0"/>
<pin id="738" dir="0" index="23" bw="288" slack="0"/>
<pin id="739" dir="0" index="24" bw="288" slack="0"/>
<pin id="740" dir="0" index="25" bw="288" slack="0"/>
<pin id="741" dir="0" index="26" bw="288" slack="0"/>
<pin id="742" dir="0" index="27" bw="288" slack="0"/>
<pin id="743" dir="0" index="28" bw="288" slack="0"/>
<pin id="744" dir="0" index="29" bw="288" slack="0"/>
<pin id="745" dir="0" index="30" bw="288" slack="0"/>
<pin id="746" dir="0" index="31" bw="288" slack="0"/>
<pin id="747" dir="0" index="32" bw="288" slack="0"/>
<pin id="748" dir="0" index="33" bw="288" slack="0"/>
<pin id="749" dir="0" index="34" bw="288" slack="0"/>
<pin id="750" dir="0" index="35" bw="288" slack="0"/>
<pin id="751" dir="0" index="36" bw="288" slack="0"/>
<pin id="752" dir="0" index="37" bw="288" slack="0"/>
<pin id="753" dir="0" index="38" bw="288" slack="0"/>
<pin id="754" dir="0" index="39" bw="288" slack="0"/>
<pin id="755" dir="0" index="40" bw="288" slack="0"/>
<pin id="756" dir="0" index="41" bw="288" slack="0"/>
<pin id="757" dir="0" index="42" bw="288" slack="0"/>
<pin id="758" dir="0" index="43" bw="288" slack="0"/>
<pin id="759" dir="0" index="44" bw="288" slack="0"/>
<pin id="760" dir="0" index="45" bw="288" slack="0"/>
<pin id="761" dir="0" index="46" bw="288" slack="0"/>
<pin id="762" dir="0" index="47" bw="288" slack="0"/>
<pin id="763" dir="0" index="48" bw="288" slack="0"/>
<pin id="764" dir="0" index="49" bw="288" slack="0"/>
<pin id="765" dir="0" index="50" bw="288" slack="0"/>
<pin id="766" dir="0" index="51" bw="288" slack="0"/>
<pin id="767" dir="0" index="52" bw="288" slack="0"/>
<pin id="768" dir="0" index="53" bw="288" slack="0"/>
<pin id="769" dir="0" index="54" bw="288" slack="0"/>
<pin id="770" dir="0" index="55" bw="288" slack="0"/>
<pin id="771" dir="0" index="56" bw="288" slack="0"/>
<pin id="772" dir="0" index="57" bw="288" slack="0"/>
<pin id="773" dir="0" index="58" bw="288" slack="0"/>
<pin id="774" dir="0" index="59" bw="288" slack="0"/>
<pin id="775" dir="0" index="60" bw="288" slack="0"/>
<pin id="776" dir="0" index="61" bw="288" slack="0"/>
<pin id="777" dir="0" index="62" bw="288" slack="0"/>
<pin id="778" dir="0" index="63" bw="288" slack="0"/>
<pin id="779" dir="0" index="64" bw="288" slack="0"/>
<pin id="780" dir="0" index="65" bw="288" slack="0"/>
<pin id="781" dir="0" index="66" bw="288" slack="0"/>
<pin id="782" dir="0" index="67" bw="288" slack="0"/>
<pin id="783" dir="0" index="68" bw="288" slack="0"/>
<pin id="784" dir="0" index="69" bw="288" slack="0"/>
<pin id="785" dir="0" index="70" bw="288" slack="0"/>
<pin id="786" dir="0" index="71" bw="288" slack="0"/>
<pin id="787" dir="0" index="72" bw="288" slack="0"/>
<pin id="788" dir="0" index="73" bw="288" slack="0"/>
<pin id="789" dir="0" index="74" bw="288" slack="0"/>
<pin id="790" dir="0" index="75" bw="288" slack="0"/>
<pin id="791" dir="0" index="76" bw="288" slack="0"/>
<pin id="792" dir="0" index="77" bw="288" slack="0"/>
<pin id="793" dir="0" index="78" bw="288" slack="0"/>
<pin id="794" dir="0" index="79" bw="288" slack="0"/>
<pin id="795" dir="0" index="80" bw="288" slack="0"/>
<pin id="796" dir="0" index="81" bw="288" slack="0"/>
<pin id="797" dir="0" index="82" bw="288" slack="0"/>
<pin id="798" dir="0" index="83" bw="288" slack="0"/>
<pin id="799" dir="0" index="84" bw="32" slack="0"/>
<pin id="800" dir="0" index="85" bw="32" slack="0"/>
<pin id="801" dir="0" index="86" bw="32" slack="0"/>
<pin id="802" dir="0" index="87" bw="32" slack="0"/>
<pin id="803" dir="0" index="88" bw="32" slack="0"/>
<pin id="804" dir="0" index="89" bw="32" slack="0"/>
<pin id="805" dir="0" index="90" bw="32" slack="0"/>
<pin id="806" dir="0" index="91" bw="32" slack="0"/>
<pin id="807" dir="0" index="92" bw="32" slack="0"/>
<pin id="808" dir="0" index="93" bw="32" slack="0"/>
<pin id="809" dir="0" index="94" bw="32" slack="0"/>
<pin id="810" dir="0" index="95" bw="32" slack="0"/>
<pin id="811" dir="0" index="96" bw="32" slack="0"/>
<pin id="812" dir="0" index="97" bw="32" slack="0"/>
<pin id="813" dir="0" index="98" bw="32" slack="0"/>
<pin id="814" dir="0" index="99" bw="32" slack="0"/>
<pin id="815" dir="0" index="100" bw="32" slack="0"/>
<pin id="816" dir="0" index="101" bw="32" slack="0"/>
<pin id="817" dir="0" index="102" bw="32" slack="0"/>
<pin id="818" dir="0" index="103" bw="32" slack="0"/>
<pin id="819" dir="0" index="104" bw="32" slack="0"/>
<pin id="820" dir="0" index="105" bw="32" slack="0"/>
<pin id="821" dir="0" index="106" bw="32" slack="0"/>
<pin id="822" dir="0" index="107" bw="32" slack="0"/>
<pin id="823" dir="0" index="108" bw="32" slack="0"/>
<pin id="824" dir="0" index="109" bw="32" slack="0"/>
<pin id="825" dir="0" index="110" bw="32" slack="0"/>
<pin id="826" dir="0" index="111" bw="32" slack="0"/>
<pin id="827" dir="0" index="112" bw="32" slack="0"/>
<pin id="828" dir="0" index="113" bw="32" slack="0"/>
<pin id="829" dir="0" index="114" bw="32" slack="0"/>
<pin id="830" dir="0" index="115" bw="32" slack="0"/>
<pin id="831" dir="0" index="116" bw="32" slack="0"/>
<pin id="832" dir="0" index="117" bw="32" slack="0"/>
<pin id="833" dir="0" index="118" bw="32" slack="0"/>
<pin id="834" dir="0" index="119" bw="32" slack="0"/>
<pin id="835" dir="0" index="120" bw="32" slack="0"/>
<pin id="836" dir="0" index="121" bw="32" slack="0"/>
<pin id="837" dir="0" index="122" bw="32" slack="0"/>
<pin id="838" dir="0" index="123" bw="32" slack="0"/>
<pin id="839" dir="1" index="124" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln447/1 "/>
</bind>
</comp>

<comp id="929" class="1004" name="call_ret8_Block_split10_proc_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="56" slack="0"/>
<pin id="931" dir="0" index="1" bw="32" slack="1"/>
<pin id="932" dir="0" index="2" bw="32" slack="1"/>
<pin id="933" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret8/2 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_RunDataFlow_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="0" slack="0"/>
<pin id="937" dir="0" index="1" bw="28" slack="1"/>
<pin id="938" dir="0" index="2" bw="28" slack="1"/>
<pin id="939" dir="0" index="3" bw="32" slack="2"/>
<pin id="940" dir="0" index="4" bw="32" slack="2"/>
<pin id="941" dir="0" index="5" bw="32" slack="2"/>
<pin id="942" dir="0" index="6" bw="32" slack="2"/>
<pin id="943" dir="0" index="7" bw="32" slack="2"/>
<pin id="944" dir="0" index="8" bw="32" slack="2"/>
<pin id="945" dir="0" index="9" bw="32" slack="2"/>
<pin id="946" dir="0" index="10" bw="32" slack="2"/>
<pin id="947" dir="0" index="11" bw="32" slack="2"/>
<pin id="948" dir="0" index="12" bw="32" slack="2"/>
<pin id="949" dir="0" index="13" bw="32" slack="2"/>
<pin id="950" dir="0" index="14" bw="32" slack="2"/>
<pin id="951" dir="0" index="15" bw="32" slack="2"/>
<pin id="952" dir="0" index="16" bw="32" slack="2"/>
<pin id="953" dir="0" index="17" bw="32" slack="2"/>
<pin id="954" dir="0" index="18" bw="32" slack="2"/>
<pin id="955" dir="0" index="19" bw="32" slack="2"/>
<pin id="956" dir="0" index="20" bw="32" slack="2"/>
<pin id="957" dir="0" index="21" bw="32" slack="2"/>
<pin id="958" dir="0" index="22" bw="32" slack="2"/>
<pin id="959" dir="0" index="23" bw="32" slack="2"/>
<pin id="960" dir="0" index="24" bw="32" slack="2"/>
<pin id="961" dir="0" index="25" bw="32" slack="2"/>
<pin id="962" dir="0" index="26" bw="32" slack="2"/>
<pin id="963" dir="0" index="27" bw="32" slack="2"/>
<pin id="964" dir="0" index="28" bw="32" slack="2"/>
<pin id="965" dir="0" index="29" bw="32" slack="2"/>
<pin id="966" dir="0" index="30" bw="32" slack="2"/>
<pin id="967" dir="0" index="31" bw="32" slack="2"/>
<pin id="968" dir="0" index="32" bw="32" slack="2"/>
<pin id="969" dir="0" index="33" bw="32" slack="2"/>
<pin id="970" dir="0" index="34" bw="32" slack="2"/>
<pin id="971" dir="0" index="35" bw="32" slack="2"/>
<pin id="972" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="973" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln451/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="ifc7_c_channel_entry_proc_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="0"/>
<pin id="977" dir="0" index="1" bw="64" slack="4"/>
<pin id="978" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ifc7_c_channel/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="grp_OutputBuffer_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="0" slack="0"/>
<pin id="982" dir="0" index="1" bw="128" slack="0"/>
<pin id="983" dir="0" index="2" bw="64" slack="0"/>
<pin id="984" dir="0" index="3" bw="32" slack="4"/>
<pin id="985" dir="0" index="4" bw="32" slack="4"/>
<pin id="986" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="987" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln461/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="block_num_x_loc_channel_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="56" slack="0"/>
<pin id="993" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="block_num_x_loc_channel/2 "/>
</bind>
</comp>

<comp id="995" class="1004" name="block_num_y_cast_loc_channel_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="56" slack="0"/>
<pin id="997" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="block_num_y_cast_loc_channel/2 "/>
</bind>
</comp>

<comp id="999" class="1005" name="Wt_Y_read_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Wt_Y_read "/>
</bind>
</comp>

<comp id="1005" class="1005" name="Wt_X_read_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Wt_X_read "/>
</bind>
</comp>

<comp id="1011" class="1005" name="Y_read_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="1"/>
<pin id="1013" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_read "/>
</bind>
</comp>

<comp id="1016" class="1005" name="X_read_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="1"/>
<pin id="1018" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_read "/>
</bind>
</comp>

<comp id="1021" class="1005" name="ifc7_read_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="4"/>
<pin id="1023" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="ifc7_read "/>
</bind>
</comp>

<comp id="1026" class="1005" name="ifc6_offset_read_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="1"/>
<pin id="1028" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc6_offset_read "/>
</bind>
</comp>

<comp id="1031" class="1005" name="ifc5_offset_read_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="64" slack="1"/>
<pin id="1033" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc5_offset_read "/>
</bind>
</comp>

<comp id="1036" class="1005" name="ifc4_offset_read_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc4_offset_read "/>
</bind>
</comp>

<comp id="1041" class="1005" name="ifc3_offset_read_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="1"/>
<pin id="1043" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc3_offset_read "/>
</bind>
</comp>

<comp id="1046" class="1005" name="ifc2_offset_read_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="64" slack="1"/>
<pin id="1048" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc2_offset_read "/>
</bind>
</comp>

<comp id="1051" class="1005" name="ifc1_offset_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="64" slack="1"/>
<pin id="1053" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc1_offset_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="Wt_Y_c_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="0"/>
<pin id="1058" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="Wt_Y_c "/>
</bind>
</comp>

<comp id="1062" class="1005" name="X_c_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="X_c "/>
</bind>
</comp>

<comp id="1068" class="1005" name="iacts_stream_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iacts_stream "/>
</bind>
</comp>

<comp id="1074" class="1005" name="weights_stream_V_V_0_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="32" slack="0"/>
<pin id="1076" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_0 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="weights_stream_V_V_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="0"/>
<pin id="1082" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_1 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="weights_stream_V_V_2_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="0"/>
<pin id="1088" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_2 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="weights_stream_V_V_3_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="32" slack="0"/>
<pin id="1094" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_3 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="weights_stream_V_V_4_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="32" slack="0"/>
<pin id="1100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_4 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="weights_stream_V_V_5_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="32" slack="0"/>
<pin id="1106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_5 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="weights_stream_V_V_6_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="0"/>
<pin id="1112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_6 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="weights_stream_V_V_7_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_7 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="weights_stream_V_V_8_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="0"/>
<pin id="1124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_8 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="weights_stream_V_V_9_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_9 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="weights_stream_V_V_10_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="32" slack="0"/>
<pin id="1136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_10 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="weights_stream_V_V_11_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="32" slack="0"/>
<pin id="1142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_11 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="weights_stream_V_V_12_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="32" slack="0"/>
<pin id="1148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_12 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="weights_stream_V_V_13_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_13 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="weights_stream_V_V_14_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="32" slack="0"/>
<pin id="1160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_14 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="weights_stream_V_V_15_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="0"/>
<pin id="1166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_15 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="weights_stream_V_V_16_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_16 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="weights_stream_V_V_17_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="0"/>
<pin id="1178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_17 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="weights_stream_V_V_18_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="0"/>
<pin id="1184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_18 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="weights_stream_V_V_19_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="32" slack="0"/>
<pin id="1190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_19 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="weights_stream_V_V_20_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_20 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="weights_stream_V_V_21_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="0"/>
<pin id="1202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_21 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="weights_stream_V_V_22_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="0"/>
<pin id="1208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_22 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="weights_stream_V_V_23_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="32" slack="0"/>
<pin id="1214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_23 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="weights_stream_V_V_24_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="32" slack="0"/>
<pin id="1220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_24 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="weights_stream_V_V_25_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_25 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="weights_stream_V_V_26_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_26 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="weights_stream_V_V_27_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="32" slack="0"/>
<pin id="1238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_27 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="weights_stream_V_V_28_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="32" slack="0"/>
<pin id="1244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_28 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="weights_stream_V_V_29_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="0"/>
<pin id="1250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_29 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="weights_stream_V_V_30_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="0"/>
<pin id="1256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_30 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="weights_stream_V_V_31_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="0"/>
<pin id="1262" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="weights_stream_V_V_31 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="block_num_x_loc_channel_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="28" slack="1"/>
<pin id="1268" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="block_num_x_loc_channel "/>
</bind>
</comp>

<comp id="1271" class="1005" name="block_num_y_cast_loc_channel_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="28" slack="1"/>
<pin id="1273" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="block_num_y_cast_loc_channel "/>
</bind>
</comp>

<comp id="1276" class="1005" name="ifc7_c_channel_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ifc7_c_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="40" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="40" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="40" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="40" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="40" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="40" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="40" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="40" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="40" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="40" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="40" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="40" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="40" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="40" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="40" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="40" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="40" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="40" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="40" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="40" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="40" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="40" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="40" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="40" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="40" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="40" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="40" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="40" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="40" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="40" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="40" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="40" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="40" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="40" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="40" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="40" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="40" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="40" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="40" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="40" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="40" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="40" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="40" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="40" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="40" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="36" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="32" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="36" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="30" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="36" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="28" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="36" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="26" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="38" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="24" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="38" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="22" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="38" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="20" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="38" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="18" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="38" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="16" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="38" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="14" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="38" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="12" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="840"><net_src comp="42" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="841"><net_src comp="0" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="842"><net_src comp="708" pin="2"/><net_sink comp="714" pin=2"/></net>

<net id="843"><net_src comp="2" pin="0"/><net_sink comp="714" pin=3"/></net>

<net id="844"><net_src comp="702" pin="2"/><net_sink comp="714" pin=4"/></net>

<net id="845"><net_src comp="4" pin="0"/><net_sink comp="714" pin=5"/></net>

<net id="846"><net_src comp="696" pin="2"/><net_sink comp="714" pin=6"/></net>

<net id="847"><net_src comp="6" pin="0"/><net_sink comp="714" pin=7"/></net>

<net id="848"><net_src comp="690" pin="2"/><net_sink comp="714" pin=8"/></net>

<net id="849"><net_src comp="8" pin="0"/><net_sink comp="714" pin=9"/></net>

<net id="850"><net_src comp="684" pin="2"/><net_sink comp="714" pin=10"/></net>

<net id="851"><net_src comp="10" pin="0"/><net_sink comp="714" pin=11"/></net>

<net id="852"><net_src comp="678" pin="2"/><net_sink comp="714" pin=12"/></net>

<net id="853"><net_src comp="228" pin="1"/><net_sink comp="714" pin=13"/></net>

<net id="854"><net_src comp="232" pin="1"/><net_sink comp="714" pin=14"/></net>

<net id="855"><net_src comp="236" pin="1"/><net_sink comp="714" pin=15"/></net>

<net id="856"><net_src comp="240" pin="1"/><net_sink comp="714" pin=16"/></net>

<net id="857"><net_src comp="244" pin="1"/><net_sink comp="714" pin=17"/></net>

<net id="858"><net_src comp="248" pin="1"/><net_sink comp="714" pin=18"/></net>

<net id="859"><net_src comp="252" pin="1"/><net_sink comp="714" pin=19"/></net>

<net id="860"><net_src comp="256" pin="1"/><net_sink comp="714" pin=20"/></net>

<net id="861"><net_src comp="260" pin="1"/><net_sink comp="714" pin=21"/></net>

<net id="862"><net_src comp="264" pin="1"/><net_sink comp="714" pin=22"/></net>

<net id="863"><net_src comp="268" pin="1"/><net_sink comp="714" pin=23"/></net>

<net id="864"><net_src comp="272" pin="1"/><net_sink comp="714" pin=24"/></net>

<net id="865"><net_src comp="276" pin="1"/><net_sink comp="714" pin=25"/></net>

<net id="866"><net_src comp="280" pin="1"/><net_sink comp="714" pin=26"/></net>

<net id="867"><net_src comp="284" pin="1"/><net_sink comp="714" pin=27"/></net>

<net id="868"><net_src comp="288" pin="1"/><net_sink comp="714" pin=28"/></net>

<net id="869"><net_src comp="292" pin="1"/><net_sink comp="714" pin=29"/></net>

<net id="870"><net_src comp="296" pin="1"/><net_sink comp="714" pin=30"/></net>

<net id="871"><net_src comp="300" pin="1"/><net_sink comp="714" pin=31"/></net>

<net id="872"><net_src comp="304" pin="1"/><net_sink comp="714" pin=32"/></net>

<net id="873"><net_src comp="308" pin="1"/><net_sink comp="714" pin=33"/></net>

<net id="874"><net_src comp="312" pin="1"/><net_sink comp="714" pin=34"/></net>

<net id="875"><net_src comp="316" pin="1"/><net_sink comp="714" pin=35"/></net>

<net id="876"><net_src comp="320" pin="1"/><net_sink comp="714" pin=36"/></net>

<net id="877"><net_src comp="324" pin="1"/><net_sink comp="714" pin=37"/></net>

<net id="878"><net_src comp="328" pin="1"/><net_sink comp="714" pin=38"/></net>

<net id="879"><net_src comp="332" pin="1"/><net_sink comp="714" pin=39"/></net>

<net id="880"><net_src comp="336" pin="1"/><net_sink comp="714" pin=40"/></net>

<net id="881"><net_src comp="340" pin="1"/><net_sink comp="714" pin=41"/></net>

<net id="882"><net_src comp="344" pin="1"/><net_sink comp="714" pin=42"/></net>

<net id="883"><net_src comp="348" pin="1"/><net_sink comp="714" pin=43"/></net>

<net id="884"><net_src comp="352" pin="1"/><net_sink comp="714" pin=44"/></net>

<net id="885"><net_src comp="356" pin="1"/><net_sink comp="714" pin=45"/></net>

<net id="886"><net_src comp="360" pin="1"/><net_sink comp="714" pin=46"/></net>

<net id="887"><net_src comp="364" pin="1"/><net_sink comp="714" pin=47"/></net>

<net id="888"><net_src comp="368" pin="1"/><net_sink comp="714" pin=48"/></net>

<net id="889"><net_src comp="372" pin="1"/><net_sink comp="714" pin=49"/></net>

<net id="890"><net_src comp="376" pin="1"/><net_sink comp="714" pin=50"/></net>

<net id="891"><net_src comp="380" pin="1"/><net_sink comp="714" pin=51"/></net>

<net id="892"><net_src comp="384" pin="1"/><net_sink comp="714" pin=52"/></net>

<net id="893"><net_src comp="388" pin="1"/><net_sink comp="714" pin=53"/></net>

<net id="894"><net_src comp="392" pin="1"/><net_sink comp="714" pin=54"/></net>

<net id="895"><net_src comp="396" pin="1"/><net_sink comp="714" pin=55"/></net>

<net id="896"><net_src comp="400" pin="1"/><net_sink comp="714" pin=56"/></net>

<net id="897"><net_src comp="404" pin="1"/><net_sink comp="714" pin=57"/></net>

<net id="898"><net_src comp="408" pin="1"/><net_sink comp="714" pin=58"/></net>

<net id="899"><net_src comp="412" pin="1"/><net_sink comp="714" pin=59"/></net>

<net id="900"><net_src comp="416" pin="1"/><net_sink comp="714" pin=60"/></net>

<net id="901"><net_src comp="420" pin="1"/><net_sink comp="714" pin=61"/></net>

<net id="902"><net_src comp="424" pin="1"/><net_sink comp="714" pin=62"/></net>

<net id="903"><net_src comp="428" pin="1"/><net_sink comp="714" pin=63"/></net>

<net id="904"><net_src comp="432" pin="1"/><net_sink comp="714" pin=64"/></net>

<net id="905"><net_src comp="436" pin="1"/><net_sink comp="714" pin=65"/></net>

<net id="906"><net_src comp="440" pin="1"/><net_sink comp="714" pin=66"/></net>

<net id="907"><net_src comp="444" pin="1"/><net_sink comp="714" pin=67"/></net>

<net id="908"><net_src comp="448" pin="1"/><net_sink comp="714" pin=68"/></net>

<net id="909"><net_src comp="452" pin="1"/><net_sink comp="714" pin=69"/></net>

<net id="910"><net_src comp="456" pin="1"/><net_sink comp="714" pin=70"/></net>

<net id="911"><net_src comp="460" pin="1"/><net_sink comp="714" pin=71"/></net>

<net id="912"><net_src comp="464" pin="1"/><net_sink comp="714" pin=72"/></net>

<net id="913"><net_src comp="468" pin="1"/><net_sink comp="714" pin=73"/></net>

<net id="914"><net_src comp="472" pin="1"/><net_sink comp="714" pin=74"/></net>

<net id="915"><net_src comp="476" pin="1"/><net_sink comp="714" pin=75"/></net>

<net id="916"><net_src comp="480" pin="1"/><net_sink comp="714" pin=76"/></net>

<net id="917"><net_src comp="484" pin="1"/><net_sink comp="714" pin=77"/></net>

<net id="918"><net_src comp="488" pin="1"/><net_sink comp="714" pin=78"/></net>

<net id="919"><net_src comp="492" pin="1"/><net_sink comp="714" pin=79"/></net>

<net id="920"><net_src comp="496" pin="1"/><net_sink comp="714" pin=80"/></net>

<net id="921"><net_src comp="500" pin="1"/><net_sink comp="714" pin=81"/></net>

<net id="922"><net_src comp="504" pin="1"/><net_sink comp="714" pin=82"/></net>

<net id="923"><net_src comp="508" pin="1"/><net_sink comp="714" pin=83"/></net>

<net id="924"><net_src comp="512" pin="1"/><net_sink comp="714" pin=116"/></net>

<net id="925"><net_src comp="666" pin="2"/><net_sink comp="714" pin=118"/></net>

<net id="926"><net_src comp="660" pin="2"/><net_sink comp="714" pin=119"/></net>

<net id="927"><net_src comp="654" pin="2"/><net_sink comp="714" pin=120"/></net>

<net id="928"><net_src comp="648" pin="2"/><net_sink comp="714" pin=121"/></net>

<net id="934"><net_src comp="44" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="974"><net_src comp="46" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="979"><net_src comp="48" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="988"><net_src comp="50" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="0" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="990"><net_src comp="975" pin="2"/><net_sink comp="980" pin=2"/></net>

<net id="994"><net_src comp="929" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="998"><net_src comp="929" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="648" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="929" pin=2"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="714" pin=121"/></net>

<net id="1008"><net_src comp="654" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="714" pin=120"/></net>

<net id="1014"><net_src comp="660" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="714" pin=119"/></net>

<net id="1019"><net_src comp="666" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="714" pin=118"/></net>

<net id="1024"><net_src comp="672" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1029"><net_src comp="678" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="714" pin=12"/></net>

<net id="1034"><net_src comp="684" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="714" pin=10"/></net>

<net id="1039"><net_src comp="690" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="714" pin=8"/></net>

<net id="1044"><net_src comp="696" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="714" pin=6"/></net>

<net id="1049"><net_src comp="702" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="714" pin=4"/></net>

<net id="1054"><net_src comp="708" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1059"><net_src comp="216" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="714" pin=123"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="980" pin=4"/></net>

<net id="1065"><net_src comp="220" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="714" pin=122"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="980" pin=3"/></net>

<net id="1071"><net_src comp="224" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="714" pin=117"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="935" pin=3"/></net>

<net id="1077"><net_src comp="516" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="714" pin=84"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="935" pin=4"/></net>

<net id="1083"><net_src comp="520" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="714" pin=85"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="935" pin=5"/></net>

<net id="1089"><net_src comp="524" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="714" pin=86"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="935" pin=6"/></net>

<net id="1095"><net_src comp="528" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="714" pin=87"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="935" pin=7"/></net>

<net id="1101"><net_src comp="532" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="714" pin=88"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="935" pin=8"/></net>

<net id="1107"><net_src comp="536" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="714" pin=89"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="935" pin=9"/></net>

<net id="1113"><net_src comp="540" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="714" pin=90"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="935" pin=10"/></net>

<net id="1119"><net_src comp="544" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="714" pin=91"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="935" pin=11"/></net>

<net id="1125"><net_src comp="548" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="714" pin=92"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="935" pin=12"/></net>

<net id="1131"><net_src comp="552" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="714" pin=93"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="935" pin=13"/></net>

<net id="1137"><net_src comp="556" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="714" pin=94"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="935" pin=14"/></net>

<net id="1143"><net_src comp="560" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="714" pin=95"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="935" pin=15"/></net>

<net id="1149"><net_src comp="564" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="714" pin=96"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="935" pin=16"/></net>

<net id="1155"><net_src comp="568" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="714" pin=97"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="935" pin=17"/></net>

<net id="1161"><net_src comp="572" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="714" pin=98"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="935" pin=18"/></net>

<net id="1167"><net_src comp="576" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="714" pin=99"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="935" pin=19"/></net>

<net id="1173"><net_src comp="580" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="714" pin=100"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="935" pin=20"/></net>

<net id="1179"><net_src comp="584" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="714" pin=101"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="935" pin=21"/></net>

<net id="1185"><net_src comp="588" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="714" pin=102"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="935" pin=22"/></net>

<net id="1191"><net_src comp="592" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="714" pin=103"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="935" pin=23"/></net>

<net id="1197"><net_src comp="596" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="714" pin=104"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="935" pin=24"/></net>

<net id="1203"><net_src comp="600" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="714" pin=105"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="935" pin=25"/></net>

<net id="1209"><net_src comp="604" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="714" pin=106"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="935" pin=26"/></net>

<net id="1215"><net_src comp="608" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="714" pin=107"/></net>

<net id="1217"><net_src comp="1212" pin="1"/><net_sink comp="935" pin=27"/></net>

<net id="1221"><net_src comp="612" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="714" pin=108"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="935" pin=28"/></net>

<net id="1227"><net_src comp="616" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="714" pin=109"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="935" pin=29"/></net>

<net id="1233"><net_src comp="620" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="714" pin=110"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="935" pin=30"/></net>

<net id="1239"><net_src comp="624" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="714" pin=111"/></net>

<net id="1241"><net_src comp="1236" pin="1"/><net_sink comp="935" pin=31"/></net>

<net id="1245"><net_src comp="628" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="714" pin=112"/></net>

<net id="1247"><net_src comp="1242" pin="1"/><net_sink comp="935" pin=32"/></net>

<net id="1251"><net_src comp="632" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="714" pin=113"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="935" pin=33"/></net>

<net id="1257"><net_src comp="636" pin="1"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="714" pin=114"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="935" pin=34"/></net>

<net id="1263"><net_src comp="640" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="714" pin=115"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="935" pin=35"/></net>

<net id="1269"><net_src comp="991" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1274"><net_src comp="995" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="935" pin=2"/></net>

<net id="1279"><net_src comp="975" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="980" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ifc1 | {5 6 }
 - Input state : 
	Port: LINEAR : ifc1 | {1 2 }
	Port: LINEAR : ifc2 | {1 2 }
	Port: LINEAR : ifc3 | {1 2 }
	Port: LINEAR : ifc4 | {1 2 }
	Port: LINEAR : ifc5 | {1 2 }
	Port: LINEAR : ifc6 | {1 2 }
	Port: LINEAR : ifc1_offset | {1 }
	Port: LINEAR : ifc2_offset | {1 }
	Port: LINEAR : ifc3_offset | {1 }
	Port: LINEAR : ifc4_offset | {1 }
	Port: LINEAR : ifc5_offset | {1 }
	Port: LINEAR : ifc6_offset | {1 }
	Port: LINEAR : ifc7 | {1 }
	Port: LINEAR : X | {1 }
	Port: LINEAR : Y | {1 }
	Port: LINEAR : Wt_X | {1 }
	Port: LINEAR : Wt_Y | {1 }
  - Chain level:
	State 1
		call_ln447 : 1
	State 2
		block_num_x_loc_channel : 1
		block_num_y_cast_loc_channel : 1
	State 3
	State 4
	State 5
		call_ln461 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        grp_ReadFromMem_fu_714       |    0    |   219   | 234.972 |  91667  |  113078 |    0    |
|          | call_ret8_Block_split10_proc_fu_929 |    0    |    3    |    0    |    0    |   286   |    0    |
|   call   |        grp_RunDataFlow_fu_935       |    39   |    63   |  7.382  |   4752  |   8560  |    0    |
|          |   ifc7_c_channel_entry_proc_fu_975  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       grp_OutputBuffer_fu_980       |    0    |    3    | 2.00857 |   710   |   266   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |        Wt_Y_read_read_fu_648        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        Wt_X_read_read_fu_654        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          Y_read_read_fu_660         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          X_read_read_fu_666         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        ifc7_read_read_fu_672        |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |     ifc6_offset_read_read_fu_678    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     ifc5_offset_read_read_fu_684    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     ifc4_offset_read_read_fu_690    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     ifc3_offset_read_read_fu_696    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     ifc2_offset_read_read_fu_702    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     ifc1_offset_read_read_fu_708    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|    block_num_x_loc_channel_fu_991   |    0    |    0    |    0    |    0    |    0    |    0    |
|          | block_num_y_cast_loc_channel_fu_995 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                     |    39   |   288   | 244.363 |  97129  |  122190 |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|   iact_buffer_V  |    4   |    0   |    0   |    -   |
|   output_buf_V   |    4   |    0   |    0   |    0   |
| weight_buffer_V_0|    -   |    0   |    0   |    4   |
| weight_buffer_V_1|    -   |    0   |    0   |    4   |
|weight_buffer_V_10|    -   |    0   |    0   |    4   |
|weight_buffer_V_11|    -   |    0   |    0   |    4   |
|weight_buffer_V_12|    -   |    0   |    0   |    4   |
|weight_buffer_V_13|    -   |    0   |    0   |    4   |
|weight_buffer_V_14|    -   |    0   |    0   |    4   |
|weight_buffer_V_15|    -   |    0   |    0   |    4   |
|weight_buffer_V_16|    -   |    0   |    0   |    4   |
|weight_buffer_V_17|    -   |    0   |    0   |    4   |
|weight_buffer_V_18|    -   |    0   |    0   |    4   |
|weight_buffer_V_19|    -   |    0   |    0   |    4   |
| weight_buffer_V_2|    -   |    0   |    0   |    4   |
|weight_buffer_V_20|    -   |    0   |    0   |    4   |
|weight_buffer_V_21|    -   |    0   |    0   |    4   |
|weight_buffer_V_22|    -   |    0   |    0   |    4   |
|weight_buffer_V_23|    -   |    0   |    0   |    4   |
|weight_buffer_V_24|    -   |    0   |    0   |    4   |
|weight_buffer_V_25|    -   |    0   |    0   |    4   |
|weight_buffer_V_26|    -   |    0   |    0   |    4   |
|weight_buffer_V_27|    -   |    0   |    0   |    4   |
|weight_buffer_V_28|    -   |    0   |    0   |    4   |
|weight_buffer_V_29|    -   |    0   |    0   |    4   |
| weight_buffer_V_3|    -   |    0   |    0   |    4   |
|weight_buffer_V_30|    -   |    0   |    0   |    4   |
|weight_buffer_V_31|    -   |    0   |    0   |    4   |
|weight_buffer_V_32|    -   |    0   |    0   |    4   |
|weight_buffer_V_33|    -   |    0   |    0   |    4   |
|weight_buffer_V_34|    -   |    0   |    0   |    4   |
|weight_buffer_V_35|    -   |    0   |    0   |    4   |
|weight_buffer_V_36|    -   |    0   |    0   |    4   |
|weight_buffer_V_37|    -   |    0   |    0   |    4   |
|weight_buffer_V_38|    -   |    0   |    0   |    4   |
|weight_buffer_V_39|    -   |    0   |    0   |    4   |
| weight_buffer_V_4|    -   |    0   |    0   |    4   |
|weight_buffer_V_40|    -   |    0   |    0   |    4   |
|weight_buffer_V_41|    -   |    0   |    0   |    4   |
|weight_buffer_V_42|    -   |    0   |    0   |    4   |
|weight_buffer_V_43|    -   |    0   |    0   |    4   |
|weight_buffer_V_44|    -   |    0   |    0   |    4   |
|weight_buffer_V_45|    -   |    0   |    0   |    4   |
|weight_buffer_V_46|    -   |    0   |    0   |    4   |
|weight_buffer_V_47|    -   |    0   |    0   |    4   |
|weight_buffer_V_48|    -   |    0   |    0   |    4   |
|weight_buffer_V_49|    -   |    0   |    0   |    4   |
| weight_buffer_V_5|    -   |    0   |    0   |    4   |
|weight_buffer_V_50|    -   |    0   |    0   |    4   |
|weight_buffer_V_51|    -   |    0   |    0   |    4   |
|weight_buffer_V_52|    -   |    0   |    0   |    4   |
|weight_buffer_V_53|    -   |    0   |    0   |    4   |
|weight_buffer_V_54|    -   |    0   |    0   |    4   |
|weight_buffer_V_55|    -   |    0   |    0   |    4   |
|weight_buffer_V_56|    -   |    0   |    0   |    4   |
|weight_buffer_V_57|    -   |    0   |    0   |    4   |
|weight_buffer_V_58|    -   |    0   |    0   |    4   |
|weight_buffer_V_59|    -   |    0   |    0   |    4   |
| weight_buffer_V_6|    -   |    0   |    0   |    4   |
|weight_buffer_V_60|    -   |    0   |    0   |    4   |
|weight_buffer_V_61|    -   |    0   |    0   |    4   |
|weight_buffer_V_62|    -   |    0   |    0   |    4   |
|weight_buffer_V_63|    -   |    0   |    0   |    4   |
|weight_buffer_V_64|    -   |    0   |    0   |    4   |
|weight_buffer_V_65|    -   |    0   |    0   |    4   |
|weight_buffer_V_66|    -   |    0   |    0   |    4   |
|weight_buffer_V_67|    -   |    0   |    0   |    4   |
|weight_buffer_V_68|    -   |    0   |    0   |    4   |
|weight_buffer_V_69|    -   |    0   |    0   |    4   |
| weight_buffer_V_7|    -   |    0   |    0   |    4   |
|weight_buffer_V_70|    -   |    0   |    0   |    4   |
| weight_buffer_V_8|    -   |    0   |    0   |    4   |
| weight_buffer_V_9|    -   |    0   |    0   |    4   |
+------------------+--------+--------+--------+--------+
|       Total      |    8   |    0   |    0   |   284  |
+------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|          Wt_X_read_reg_1005         |   32   |
|           Wt_Y_c_reg_1056           |   32   |
|          Wt_Y_read_reg_999          |   32   |
|             X_c_reg_1062            |   32   |
|           X_read_reg_1016           |   32   |
|           Y_read_reg_1011           |   32   |
|   block_num_x_loc_channel_reg_1266  |   28   |
|block_num_y_cast_loc_channel_reg_1271|   28   |
|        iacts_stream_reg_1068        |   32   |
|      ifc1_offset_read_reg_1051      |   64   |
|      ifc2_offset_read_reg_1046      |   64   |
|      ifc3_offset_read_reg_1041      |   64   |
|      ifc4_offset_read_reg_1036      |   64   |
|      ifc5_offset_read_reg_1031      |   64   |
|      ifc6_offset_read_reg_1026      |   64   |
|       ifc7_c_channel_reg_1276       |   64   |
|          ifc7_read_reg_1021         |   64   |
|    weights_stream_V_V_0_reg_1074    |   32   |
|    weights_stream_V_V_10_reg_1134   |   32   |
|    weights_stream_V_V_11_reg_1140   |   32   |
|    weights_stream_V_V_12_reg_1146   |   32   |
|    weights_stream_V_V_13_reg_1152   |   32   |
|    weights_stream_V_V_14_reg_1158   |   32   |
|    weights_stream_V_V_15_reg_1164   |   32   |
|    weights_stream_V_V_16_reg_1170   |   32   |
|    weights_stream_V_V_17_reg_1176   |   32   |
|    weights_stream_V_V_18_reg_1182   |   32   |
|    weights_stream_V_V_19_reg_1188   |   32   |
|    weights_stream_V_V_1_reg_1080    |   32   |
|    weights_stream_V_V_20_reg_1194   |   32   |
|    weights_stream_V_V_21_reg_1200   |   32   |
|    weights_stream_V_V_22_reg_1206   |   32   |
|    weights_stream_V_V_23_reg_1212   |   32   |
|    weights_stream_V_V_24_reg_1218   |   32   |
|    weights_stream_V_V_25_reg_1224   |   32   |
|    weights_stream_V_V_26_reg_1230   |   32   |
|    weights_stream_V_V_27_reg_1236   |   32   |
|    weights_stream_V_V_28_reg_1242   |   32   |
|    weights_stream_V_V_29_reg_1248   |   32   |
|    weights_stream_V_V_2_reg_1086    |   32   |
|    weights_stream_V_V_30_reg_1254   |   32   |
|    weights_stream_V_V_31_reg_1260   |   32   |
|    weights_stream_V_V_3_reg_1092    |   32   |
|    weights_stream_V_V_4_reg_1098    |   32   |
|    weights_stream_V_V_5_reg_1104    |   32   |
|    weights_stream_V_V_6_reg_1110    |   32   |
|    weights_stream_V_V_7_reg_1116    |   32   |
|    weights_stream_V_V_8_reg_1122    |   32   |
|    weights_stream_V_V_9_reg_1128    |   32   |
+-------------------------------------+--------+
|                Total                |  1816  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|  grp_ReadFromMem_fu_714 |  p2  |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 |  p4  |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 |  p6  |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 |  p8  |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 |  p10 |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 |  p12 |   2  |  64  |   128  ||    9    |
|  grp_ReadFromMem_fu_714 | p118 |   2  |  32  |   64   ||    9    |
|  grp_ReadFromMem_fu_714 | p119 |   2  |  32  |   64   ||    9    |
|  grp_ReadFromMem_fu_714 | p120 |   2  |  32  |   64   ||    9    |
|  grp_ReadFromMem_fu_714 | p121 |   2  |  32  |   64   ||    9    |
| grp_OutputBuffer_fu_980 |  p2  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1152  ||   5.06  ||    99   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   39   |   288  |   244  |  97129 | 122190 |    0   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |   284  |
|Multiplexer|    -   |    -   |    5   |    -   |   99   |    -   |
|  Register |    -   |    -   |    -   |  1816  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   47   |   288  |   249  |  98945 | 122289 |   284  |
+-----------+--------+--------+--------+--------+--------+--------+
