<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>uartps: xuartps_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">uartps
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xuartps__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xuartps_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga16be7534dc3d678f8abcfeb87e6a4f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga16be7534dc3d678f8abcfeb87e6a4f7e">XUartPs_ReadReg</a>(BaseAddress,  RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddress) + (u32)(RegOffset))</td></tr>
<tr class="separator:ga16be7534dc3d678f8abcfeb87e6a4f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab541297d822b163193a2e47305987ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gab541297d822b163193a2e47305987ab6">XUartPs_WriteReg</a>(BaseAddress,  RegOffset,  RegisterValue)&#160;&#160;&#160;Xil_Out32((BaseAddress) + (u32)(RegOffset), (u32)(RegisterValue))</td></tr>
<tr class="separator:gab541297d822b163193a2e47305987ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b8f06d10cf178227ce88c140d78eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gac8b8f06d10cf178227ce88c140d78eb4">XUartPs_IsReceiveData</a>(BaseAddress)</td></tr>
<tr class="separator:gac8b8f06d10cf178227ce88c140d78eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1507e8d7b12983484a0ab5436a51970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gaf1507e8d7b12983484a0ab5436a51970">XUartPs_IsTransmitFull</a>(BaseAddress)</td></tr>
<tr class="separator:gaf1507e8d7b12983484a0ab5436a51970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register offsets for the UART. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The Control register (CR) controls the major functions of the device.</p>
<p>Control Register Bit Definition </p>
</div></td></tr>
<tr class="memitem:ga4831dbafe987c3286b022f3ab937bc9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga4831dbafe987c3286b022f3ab937bc9a">XUARTPS_CR_TX_DIS</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga4831dbafe987c3286b022f3ab937bc9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa7bb80501ee66683ce853436190ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gaffa7bb80501ee66683ce853436190ea9">XUARTPS_CR_RX_DIS</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gaffa7bb80501ee66683ce853436190ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mode Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The mode register (MR) defines the mode of transfer as well as the data format.</p>
<p>If this register is modified during transmission or reception, data validity cannot be guaranteed.</p>
<p>Mode Register Bit Definition </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Interrupt control logic uses the interrupt enable register (IER) and the interrupt disable register (IDR) to set the value of the bits in the interrupt mask register (IMR).</p>
<p>The IMR determines whether to pass an interrupt to the interrupt status register (ISR). Writing a 1 to IER Enbables an interrupt, writing a 1 to IDR disables an interrupt. IMR and ISR are read only, and IER and IDR are write only. Reading either IER or IDR returns 0x00.</p>
<p>All four registers have the same bit definitions. </p>
</div></td></tr>
<tr class="memitem:ga9abc091be0a0e2cc18bbc540db6e513b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga9abc091be0a0e2cc18bbc540db6e513b">XUARTPS_IXR_TXFULL</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:ga9abc091be0a0e2cc18bbc540db6e513b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4207349f3980046ba4ea9e4379007a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga9a4207349f3980046ba4ea9e4379007a">XUARTPS_IXR_TXEMPTY</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga9a4207349f3980046ba4ea9e4379007a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae374cc3c085d3cac795d95b657b03d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gae374cc3c085d3cac795d95b657b03d5e">XUARTPS_IXR_RXFULL</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gae374cc3c085d3cac795d95b657b03d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541b132695e333571fd8c6b2eeaa23bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga541b132695e333571fd8c6b2eeaa23bd">XUARTPS_IXR_RXEMPTY</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga541b132695e333571fd8c6b2eeaa23bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5de1c646049d7ced8841e316a34892"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#gaad5de1c646049d7ced8841e316a34892">XUARTPS_IXR_RXOVR</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gaad5de1c646049d7ced8841e316a34892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Rate Generator Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The baud rate generator control register (BRGR) is a 16 bit register that controls the receiver bit sample clock and baud rate.</p>
<p>Valid values are 1 - 65535.</p>
<p>Bit Sample Rate = CCLK / BRGR, where the CCLK is selected by the MR_CCLK bit in the MR register. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Divisor Rate register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The baud rate divider register (BDIV) controls how much the bit sample rate is divided by.</p>
<p>It sets the baud rate. Valid values are 0x04 to 0xFF. Writing a value less than 4 will be ignored.</p>
<p>Baud rate = CCLK / ((BAUDDIV + 1) x BRGR), where the CCLK is selected by the MR_CCLK bit in the MR register. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Receiver Timeout Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Use the receiver timeout register (RTR) to detect an idle condition on the receiver data line. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Receiver FIFO Trigger Level Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Use the Receiver FIFO Trigger Level Register (RTRIG) to set the value at which the RX FIFO triggers an interrupt event. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Transmit FIFO Trigger Level Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Use the Transmit FIFO Trigger Level Register (TTRIG) to set the value at which the TX FIFO triggers an interrupt event. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Modem Control Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register (MODEMCR) controls the interface with the modem or data set, or a peripheral device emulating a modem. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Modem Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register (MODEMSR) indicates the current state of the control lines from a modem, or another peripheral device, to the CPU.</p>
<p>In addition, four bits of the modem status register provide change information. These bits are set to a logic 1 whenever a control input from the modem changes state.</p>
<p>Note: Whenever the DCTS, DDSR, TERI, or DDCD bit is set to logic 1, a modem status interrupt is generated and this is reflected in the modem status register. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Channel Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The channel status register (CSR) is provided to enable the control logic to monitor the status of bits in the channel interrupt status register, even if these are masked out by the interrupt mask register. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Flow Delay Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Operation of the flow delay register (FLOWDEL) is very similar to the receive FIFO trigger register.</p>
<p>An internal trigger signal activates when the FIFO is filled to the level set by this register. This trigger will not cause an interrupt, although it can be read through the channel status register. In hardware flow control mode, RTS is deactivated when the trigger becomes active. RTS only resets when the FIFO level is four less than the level of the flow delay trigger and the flow delay trigger is not activated. A value less than 4 disables the flow delay. </p>
</div></td></tr>
<tr><td colspan="2"><div class="groupHeader">Receiver FIFO Byte Status Register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>The Receiver FIFO Status register is used to have a continuous monitoring of the raw unmasked byte status information.</p>
<p>The register contains frame, parity and break status information for the top four bytes in the RX FIFO.</p>
<p>Receiver FIFO Byte Status Register Bit Definition </p>
</div></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4bae0ee4df836a8c3e7748c9ae28ebee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga4bae0ee4df836a8c3e7748c9ae28ebee">XUartPs_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>
<tr class="separator:ga4bae0ee4df836a8c3e7748c9ae28ebee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60240486c69f6167ab13194ced5e8bb7"><td class="memItemLeft" align="right" valign="top">u8&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga60240486c69f6167ab13194ced5e8bb7">XUartPs_RecvByte</a> (u32 BaseAddress)</td></tr>
<tr class="separator:ga60240486c69f6167ab13194ced5e8bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157cf5966738452bc13639746f4b8d97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uartps__v3__1.html#ga157cf5966738452bc13639746f4b8d97">XUartPs_ResetHw</a> (u32 BaseAddress)</td></tr>
<tr class="separator:ga157cf5966738452bc13639746f4b8d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
