<stg><name>MixColumn_AddRoundKey</name>


<trans_list>

<trans id="165" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph10.preheader:0 %n_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph10.preheader:1 %nb_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %nb

]]></Node>
<StgValue><ssdm name="nb_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
.lr.ph10.preheader:2 %ret = alloca i64 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="4">
<![CDATA[
.lr.ph10.preheader:3 %nb_cast = zext i4 %nb_read

]]></Node>
<StgValue><ssdm name="nb_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="4">
<![CDATA[
.lr.ph10.preheader:4 %n_cast = zext i4 %n_read

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph10.preheader:5 %mul54 = mul i7 %n_cast, i7 %nb_cast

]]></Node>
<StgValue><ssdm name="mul54"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph10.preheader:6 %br_ln0 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph10:0 %j = phi i4 %j_4, void %.split3, i4 0, void %.lr.ph10.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph10:1 %j_4 = add i4 %j, i4 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph10:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph10:3 %icmp_ln228 = icmp_eq  i4 %j, i4 %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln228"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph10:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph10:5 %br_ln228 = br i1 %icmp_ln228, void %.split3, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="4">
<![CDATA[
.split3:0 %zext_ln228 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln228"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="4">
<![CDATA[
.split3:2 %trunc_ln231 = trunc i4 %j

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split3:3 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln231, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="5">
<![CDATA[
.split3:4 %zext_ln231 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:5 %statemt_addr = getelementptr i8 %statemt, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
.split3:6 %x_6 = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:12 %or_ln235 = or i5 %shl_ln, i5 1

]]></Node>
<StgValue><ssdm name="or_ln235"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
.split3:13 %zext_ln235 = zext i5 %or_ln235

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:14 %statemt_addr_10 = getelementptr i8 %statemt, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="statemt_addr_10"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
.split3:15 %x = load i5 %statemt_addr_10

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split3:29 %add_ln242 = add i7 %mul54, i7 %zext_ln228

]]></Node>
<StgValue><ssdm name="add_ln242"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
.split3:30 %zext_ln242_2 = zext i7 %add_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="7">
<![CDATA[
.split3:32 %zext_ln242_4 = zext i7 %add_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %word_addr17 = getelementptr i8 %word, i64 0, i64 %zext_ln242_2

]]></Node>
<StgValue><ssdm name="word_addr17"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:34 %add_ln254 = add i8 %zext_ln242_4, i8 120

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
.split3:35 %zext_ln254 = zext i8 %add_ln254

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:36 %word_addr = getelementptr i8 %word, i64 0, i64 %zext_ln254

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="9">
<![CDATA[
.split3:43 %word_load = load i9 %word_addr17

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9">
<![CDATA[
.split3:58 %word_load_8 = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
.split3:6 %x_6 = load i5 %statemt_addr

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="5">
<![CDATA[
.split3:15 %x = load i5 %statemt_addr_10

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:21 %or_ln242 = or i5 %shl_ln, i5 2

]]></Node>
<StgValue><ssdm name="or_ln242"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
.split3:22 %zext_ln242 = zext i5 %or_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %statemt_addr_11 = getelementptr i8 %statemt, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="statemt_addr_11"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
.split3:24 %x_2 = load i5 %statemt_addr_11

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3:25 %or_ln242_1 = or i5 %shl_ln, i5 3

]]></Node>
<StgValue><ssdm name="or_ln242_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
.split3:26 %zext_ln242_1 = zext i5 %or_ln242_1

]]></Node>
<StgValue><ssdm name="zext_ln242_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %statemt_addr_12 = getelementptr i8 %statemt, i64 0, i64 %zext_ln242_1

]]></Node>
<StgValue><ssdm name="statemt_addr_12"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
.split3:28 %x_4 = load i5 %statemt_addr_12

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="7">
<![CDATA[
.split3:31 %zext_ln242_3 = zext i7 %add_ln242

]]></Node>
<StgValue><ssdm name="zext_ln242_3"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:37 %add_ln266 = add i9 %zext_ln242_3, i9 240

]]></Node>
<StgValue><ssdm name="add_ln266"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
.split3:38 %zext_ln266 = zext i9 %add_ln266

]]></Node>
<StgValue><ssdm name="zext_ln266"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %word_addr_8 = getelementptr i8 %word, i64 0, i64 %zext_ln266

]]></Node>
<StgValue><ssdm name="word_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split3:40 %add_ln279 = add i9 %zext_ln242_3, i9 360

]]></Node>
<StgValue><ssdm name="add_ln279"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="9">
<![CDATA[
.split3:41 %zext_ln279 = zext i9 %add_ln279

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:42 %word_addr_9 = getelementptr i8 %word, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="word_addr_9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="9">
<![CDATA[
.split3:43 %word_load = load i9 %word_addr17

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9">
<![CDATA[
.split3:58 %word_load_8 = load i9 %word_addr

]]></Node>
<StgValue><ssdm name="word_load_8"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="9">
<![CDATA[
.split3:73 %word_load_9 = load i9 %word_addr_8

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
.split3:87 %word_load_10 = load i9 %word_addr_9

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:7 %shl_ln231 = shl i8 %x_6, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln231"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:8 %ret_addr = getelementptr i8 %ret, i64 0, i64 %zext_ln231

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:10 %xor_ln233 = xor i8 %shl_ln231, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln233"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:11 %select_ln232 = select i1 %tmp, i8 %xor_ln233, i8 %shl_ln231

]]></Node>
<StgValue><ssdm name="select_ln232"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:16 %shl_ln236 = shl i8 %x, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln236"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:17 %xor_ln219 = xor i8 %shl_ln236, i8 %x

]]></Node>
<StgValue><ssdm name="xor_ln219"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:18 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:19 %xor_ln238 = xor i8 %xor_ln219, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln238"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:20 %x_1 = select i1 %tmp_4, i8 %xor_ln238, i8 %xor_ln219

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
.split3:24 %x_2 = load i5 %statemt_addr_11

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="5">
<![CDATA[
.split3:28 %x_4 = load i5 %statemt_addr_12

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:44 %xor_ln242 = xor i8 %x_2, i8 %word_load

]]></Node>
<StgValue><ssdm name="xor_ln242"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:45 %xor_ln242_1 = xor i8 %xor_ln242, i8 %x_4

]]></Node>
<StgValue><ssdm name="xor_ln242_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:46 %xor_ln242_3 = xor i8 %select_ln232, i8 %xor_ln242_1

]]></Node>
<StgValue><ssdm name="xor_ln242_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:47 %xor_ln242_2 = xor i8 %xor_ln242_3, i8 %x_1

]]></Node>
<StgValue><ssdm name="xor_ln242_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split3:48 %store_ln242 = store i8 %xor_ln242_2, i5 %ret_addr

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:49 %ret_addr_1 = getelementptr i8 %ret, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="ret_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:50 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x, i32 7

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:51 %xor_ln247 = xor i8 %shl_ln236, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln247"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:52 %select_ln246 = select i1 %tmp_5, i8 %xor_ln247, i8 %shl_ln236

]]></Node>
<StgValue><ssdm name="select_ln246"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:53 %shl_ln249 = shl i8 %x_2, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln249"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:54 %xor_ln219_1 = xor i8 %shl_ln249, i8 %x_2

]]></Node>
<StgValue><ssdm name="xor_ln219_1"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:55 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:56 %xor_ln251 = xor i8 %xor_ln219_1, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln251"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:57 %x_3 = select i1 %tmp_6, i8 %xor_ln251, i8 %xor_ln219_1

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:59 %xor_ln254 = xor i8 %x_6, i8 %word_load_8

]]></Node>
<StgValue><ssdm name="xor_ln254"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:60 %xor_ln254_1 = xor i8 %xor_ln254, i8 %x_4

]]></Node>
<StgValue><ssdm name="xor_ln254_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:61 %xor_ln254_3 = xor i8 %select_ln246, i8 %xor_ln254_1

]]></Node>
<StgValue><ssdm name="xor_ln254_3"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:62 %xor_ln254_2 = xor i8 %xor_ln254_3, i8 %x_3

]]></Node>
<StgValue><ssdm name="xor_ln254_2"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split3:63 %store_ln254 = store i8 %xor_ln254_2, i5 %ret_addr_1

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:65 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:66 %xor_ln259 = xor i8 %shl_ln249, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln259"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:67 %select_ln258 = select i1 %tmp_7, i8 %xor_ln259, i8 %shl_ln249

]]></Node>
<StgValue><ssdm name="select_ln258"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:68 %shl_ln261 = shl i8 %x_4, i8 1

]]></Node>
<StgValue><ssdm name="shl_ln261"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:69 %xor_ln219_2 = xor i8 %shl_ln261, i8 %x_4

]]></Node>
<StgValue><ssdm name="xor_ln219_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:70 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:71 %xor_ln263 = xor i8 %xor_ln219_2, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln263"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:72 %x_5 = select i1 %tmp_8, i8 %xor_ln263, i8 %xor_ln219_2

]]></Node>
<StgValue><ssdm name="x_5"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="9">
<![CDATA[
.split3:73 %word_load_9 = load i9 %word_addr_8

]]></Node>
<StgValue><ssdm name="word_load_9"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:74 %xor_ln266 = xor i8 %x_6, i8 %word_load_9

]]></Node>
<StgValue><ssdm name="xor_ln266"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:75 %xor_ln266_1 = xor i8 %xor_ln266, i8 %x

]]></Node>
<StgValue><ssdm name="xor_ln266_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:76 %xor_ln266_3 = xor i8 %select_ln258, i8 %xor_ln266_1

]]></Node>
<StgValue><ssdm name="xor_ln266_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:77 %xor_ln266_2 = xor i8 %xor_ln266_3, i8 %x_5

]]></Node>
<StgValue><ssdm name="xor_ln266_2"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:80 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:81 %xor_ln271 = xor i8 %shl_ln261, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln271"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:82 %select_ln270 = select i1 %tmp_9, i8 %xor_ln271, i8 %shl_ln261

]]></Node>
<StgValue><ssdm name="select_ln270"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:83 %xor_ln219_3 = xor i8 %shl_ln231, i8 %x_6

]]></Node>
<StgValue><ssdm name="xor_ln219_3"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.split3:84 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %x_6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:85 %xor_ln275 = xor i8 %xor_ln219_3, i8 27

]]></Node>
<StgValue><ssdm name="xor_ln275"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split3:86 %x_7 = select i1 %tmp_10, i8 %xor_ln275, i8 %xor_ln219_3

]]></Node>
<StgValue><ssdm name="x_7"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="9">
<![CDATA[
.split3:87 %word_load_10 = load i9 %word_addr_9

]]></Node>
<StgValue><ssdm name="word_load_10"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:88 %xor_ln279 = xor i8 %x, i8 %word_load_10

]]></Node>
<StgValue><ssdm name="xor_ln279"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:89 %xor_ln279_1 = xor i8 %xor_ln279, i8 %x_2

]]></Node>
<StgValue><ssdm name="xor_ln279_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:90 %xor_ln278_1 = xor i8 %x_7, i8 %xor_ln279_1

]]></Node>
<StgValue><ssdm name="xor_ln278_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split3:91 %xor_ln278 = xor i8 %xor_ln278_1, i8 %select_ln270

]]></Node>
<StgValue><ssdm name="xor_ln278"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:64 %ret_addr_2 = getelementptr i8 %ret, i64 0, i64 %zext_ln242

]]></Node>
<StgValue><ssdm name="ret_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split3:78 %store_ln266 = store i8 %xor_ln266_2, i5 %ret_addr_2

]]></Node>
<StgValue><ssdm name="store_ln266"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:79 %ret_addr_3 = getelementptr i8 %ret, i64 0, i64 %zext_ln242_1

]]></Node>
<StgValue><ssdm name="ret_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split3:92 %store_ln278 = store i8 %xor_ln278, i5 %ret_addr_3

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln228" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.split3:93 %br_ln0 = br void %.lr.ph10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.lr.ph:0 %j_5 = phi i4 %j_6, void %.split, i4 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:1 %j_6 = add i4 %j_5, i4 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.lr.ph:3 %icmp_ln281 = icmp_eq  i4 %j_5, i4 %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln281"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:4 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln281 = br i1 %icmp_ln281, void %.split, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="4">
<![CDATA[
.split:1 %trunc_ln282 = trunc i4 %j_5

]]></Node>
<StgValue><ssdm name="trunc_ln282"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.split:2 %shl_ln8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln282, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="5">
<![CDATA[
.split:3 %zext_ln282 = zext i5 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %ret_addr_4 = getelementptr i8 %ret, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="ret_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
.split:5 %ret_load = load i5 %ret_addr_4

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:8 %or_ln283 = or i5 %shl_ln8, i5 1

]]></Node>
<StgValue><ssdm name="or_ln283"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="5">
<![CDATA[
.split:9 %zext_ln283 = zext i5 %or_ln283

]]></Node>
<StgValue><ssdm name="zext_ln283"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %ret_addr_5 = getelementptr i8 %ret, i64 0, i64 %zext_ln283

]]></Node>
<StgValue><ssdm name="ret_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="5">
<![CDATA[
.split:11 %ret_load_1 = load i5 %ret_addr_5

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
.split:5 %ret_load = load i5 %ret_addr_4

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %statemt_addr_13 = getelementptr i8 %statemt, i64 0, i64 %zext_ln282

]]></Node>
<StgValue><ssdm name="statemt_addr_13"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:7 %store_ln282 = store i8 %ret_load, i5 %statemt_addr_13

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="5">
<![CDATA[
.split:11 %ret_load_1 = load i5 %ret_addr_5

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %statemt_addr_14 = getelementptr i8 %statemt, i64 0, i64 %zext_ln283

]]></Node>
<StgValue><ssdm name="statemt_addr_14"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:13 %store_ln283 = store i8 %ret_load_1, i5 %statemt_addr_14

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:14 %or_ln284 = or i5 %shl_ln8, i5 2

]]></Node>
<StgValue><ssdm name="or_ln284"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="5">
<![CDATA[
.split:15 %zext_ln284 = zext i5 %or_ln284

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %ret_addr_6 = getelementptr i8 %ret, i64 0, i64 %zext_ln284

]]></Node>
<StgValue><ssdm name="ret_addr_6"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="5">
<![CDATA[
.split:17 %ret_load_2 = load i5 %ret_addr_6

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:20 %or_ln285 = or i5 %shl_ln8, i5 3

]]></Node>
<StgValue><ssdm name="or_ln285"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="5">
<![CDATA[
.split:21 %zext_ln285 = zext i5 %or_ln285

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:22 %ret_addr_7 = getelementptr i8 %ret, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="ret_addr_7"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
.split:23 %ret_load_3 = load i5 %ret_addr_7

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln217"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="5">
<![CDATA[
.split:17 %ret_load_2 = load i5 %ret_addr_6

]]></Node>
<StgValue><ssdm name="ret_load_2"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %statemt_addr_15 = getelementptr i8 %statemt, i64 0, i64 %zext_ln284

]]></Node>
<StgValue><ssdm name="statemt_addr_15"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:19 %store_ln284 = store i8 %ret_load_2, i5 %statemt_addr_15

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
.split:23 %ret_load_3 = load i5 %ret_addr_7

]]></Node>
<StgValue><ssdm name="ret_load_3"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:24 %statemt_addr_16 = getelementptr i8 %statemt, i64 0, i64 %zext_ln285

]]></Node>
<StgValue><ssdm name="statemt_addr_16"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.split:25 %store_ln285 = store i8 %ret_load_3, i5 %statemt_addr_16

]]></Node>
<StgValue><ssdm name="store_ln285"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln281" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
.split:26 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
