lay_class: bag.layout.util.IPMarginTemplate
impl_lib: AAA_RXANLG
impl_cell: skywater_rxanlg
root_dir: gen_outputs/ip_blocks/skywater_rxanlg
model_supply_wrap_mode: TOP
model_type: VERILOG
layout_type: GDS
name_prefix: 'skywater_rxanlg_'
name_suffix: ''
exact_cell_names: [skywater_rxanlg]

lef_config:
  detail_layers: [3, 4, 5]

params:
  cls_name: xbase.layout.mos.top.GenericWrapper
  params:
    cls_name: aib_ams.layout.rxanlg.RXAnalog
    params:
      buf_ctrl_lv_params:
        segn_list: [1, 1]
        segp_list: [1, 1]
        w_n: 84
        w_p: 110
      buf_por_lv_params:
        segn_list: [4, 2]
        segp_list: [4, 2]
        w_n: [84, 84]
        w_p: [110, 110]
      ctrl_lv_params:
        buf_seg_list: [1]
        seg_dict: {pd: 4, prst: 2, pu: 2, rst: 2}
        stack_p: 2
        in_upper: True
        w_dict: {pd: 84, pu: 110, rst: 84}
      data_lv_params:
        buf_segn_list: [2]
        buf_segp_list: [1]
        seg_dict: {pd: 6, prst: 2, pu: 4, rst: 2}
        stack_p: 2
        in_upper: True
        w_dict: {invn: 84, invp: 110, pd: 84, pu: 110, rst: 84}
      inv_params: {seg_n: 4, seg_p: 4, w_n: 84, w_p: 110}
      match_params:
        buf_col_list: [0, 4, 12]
        core_params:
          segn_list: [1, 4, 5]
          segp_list: [1, 4, 5]
          w_n: [84, 84, 84]
          w_p: [110, 110, 110]
        en_ncol_min: 12
        nand_params: {seg_n: 2, seg_p: 4, w_n: 84, w_p: 110}
        nor_params: {seg_n: 2, seg_p: 4, w_n: 84, w_p: 110}
      por_lv_params:
        buf_segn_list: [10]
        buf_segp_list: [10]
        seg_dict: {pd: 10, pu: 6}
        w_dict: {invn: 84, invp: 110, pd: 84, pu: 110, rst: 84}
      se_params:
        core_params:
          invn_params_list:
            - {seg_n: 1, seg_p: 1, w_n: 84, w_p: 110}
            - {seg_n: 4, seg_p: 4, w_n: 84, w_p: 110}
            - {seg_n: 5, seg_p: 5, w_n: 84, w_p: 110}
          invp_params_list:
            - {seg_n: 1, seg_p: 2, w_n: 84, w_p: 110}
            - {seg_n: 5, seg_p: 5, w_n: 84, w_p: 110}
          pg_params: {seg_n: 5, seg_p: 5, w_n: 84, w_p: 110}
        nand_params: {seg_n: 4, seg_p: 6, w_n: 84, w_p: 110}
        nor_params: {seg_n: 1, seg_p: 2, w_n: 84, w_p: 110}

      pinfo:
        lch: 30
        top_layer: 4
        row_specs:
          - mos_type: nch
            width: 84
            threshold: standard
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:2>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:2>']
            flip: True
          - mos_type: pch
            width: 110
            threshold: standard
            top_wires:
              data:
                - wires: ['sig<0:2>', 'sup']
                - wires: ['padout', 'sig<2>']
              shared: [sup]
            bot_wires: ['sig<0:2>']
        tr_widths: {}
        tr_spaces: {}

model_params:
  XDUM: {view_name: ''}
  XINV: {view_name: ''}
  XLV_CLK:
    XBUFN:
      XINV: {view_name: ''}
    XBUFP:
      XINV: {view_name: ''}
    XCORE: {view_name: ''}
  XLV_CLK_EN:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_DATA:
    XBUFN:
      XINV: {view_name: ''}
    XBUFP:
      XINV: {view_name: ''}
    XCORE: {view_name: ''}
  XLV_DATA_EN:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_DUM:
    XBUFN:
      XINV: {view_name: ''}
    XBUFP:
      XINV: {view_name: ''}
    XCORE: {view_name: ''}
  XLV_POR:
    XBUFN:
      XINV: {view_name: ''}
    XBUFP:
      XINV: {view_name: ''}
    XCORE: {view_name: ''}
  XPOR:
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
  XPOR_DUM:
    XINV0: {view_name: ''}
    XINV1: {view_name: ''}
  XSE_CLK:
    XBUFN:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
      XINV2: {view_name: ''}
    XBUFP:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
      XINV2: {view_name: ''}
    XNAND: {view_name: ''}
    XNOR: {view_name: ''}
  XSE_DATA:
    XCORE:
      XINVN0: {view_name: ''}
      XINVN1: {view_name: ''}
      XINVN2: {view_name: ''}
      XINVP0: {view_name: ''}
      XINVP1: {view_name: ''}
      XPASS: {view_name: ''}
    XDUM: {view_name: ''}
    XNAND: {view_name: ''}
