// Seed: 2648454503
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply0 id_4,
    output tri id_5,
    input wor id_6,
    input wire id_7,
    output wor id_8,
    output supply0 id_9
);
  assign id_5 = 1 === id_7;
endmodule
module module_1 (
    input  tri1 id_0,
    output wor  id_1
);
  logic [7:0] id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign id_1 = -1;
  wire id_4;
  ;
  tri0 id_5, id_6;
  assign id_3[1>1'b0] = "";
  assign id_5 = "" == -1'b0;
  logic id_7;
endmodule
