// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "08/14/2020 11:57:39"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_Gamma_Filter (
	ADC_CS_N,
	ADC_DIN,
	ADC_DOUT,
	ADC_SCLK,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	FAN_CTRL,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	GPIO_0,
	GPIO_1,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	IRDA_RXD,
	IRDA_TXD,
	KEY,
	LEDR,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SW,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
output 	ADC_CS_N;
output 	ADC_DIN;
input 	ADC_DOUT;
output 	ADC_SCLK;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[15:0] DRAM_DQ;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	FAN_CTRL;
output 	FPGA_I2C_SCLK;
output 	FPGA_I2C_SDAT;
output 	[35:0] GPIO_0;
output 	[35:0] GPIO_1;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
input 	IRDA_RXD;
output 	IRDA_TXD;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
input 	[9:0] SW;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// ADC_DIN	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_DOUT	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ADC_SCLK	=>  Location: PIN_AK2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FAN_CTRL	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// IRDA_RXD	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS_N	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_CLK2	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PS2_DAT2	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// AUD_DACLRCK	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_VS	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43 ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43 ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43 ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44 ;
wire \ADC_DOUT~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \IRDA_RXD~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \ADC_CS_N~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \TD_CLK27~input_o ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ;
wire \u12|Add1~33_sumout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \u3|Add0~30 ;
wire \u3|Add0~25_sumout ;
wire \TD_HS~input_o ;
wire \TD_HS~inputCLKENA0_outclk ;
wire \u2|Add0~25_sumout ;
wire \KEY[0]~input_o ;
wire \TD_VS~input_o ;
wire \u2|Add0~26 ;
wire \u2|Add0~29_sumout ;
wire \u2|Add0~30 ;
wire \u2|Add0~21_sumout ;
wire \u2|Add0~22 ;
wire \u2|Add0~17_sumout ;
wire \u2|Add0~18 ;
wire \u2|Add0~1_sumout ;
wire \u2|Add0~2 ;
wire \u2|Add0~13_sumout ;
wire \u2|Add0~14 ;
wire \u2|Add0~9_sumout ;
wire \u2|Add0~10 ;
wire \u2|Add0~5_sumout ;
wire \u2|always0~0_combout ;
wire \u2|Pre_VS~q ;
wire \u2|Equal0~0_combout ;
wire \u2|PAL~q ;
wire \u2|always0~1_combout ;
wire \u2|always0~2_combout ;
wire \u2|NTSC~q ;
wire \u2|oTD_Stable~combout ;
wire \u3|Add0~26 ;
wire \u3|Add0~21_sumout ;
wire \u3|Add0~22 ;
wire \u3|Add0~17_sumout ;
wire \u3|Add0~18 ;
wire \u3|Add0~13_sumout ;
wire \u3|Add0~14 ;
wire \u3|Add0~81_sumout ;
wire \u3|Add0~82 ;
wire \u3|Add0~77_sumout ;
wire \u3|Add0~78 ;
wire \u3|Add0~73_sumout ;
wire \u3|Add0~74 ;
wire \u3|Add0~69_sumout ;
wire \u3|Add0~70 ;
wire \u3|Add0~65_sumout ;
wire \u3|Add0~66 ;
wire \u3|Add0~61_sumout ;
wire \u3|Add0~62 ;
wire \u3|Add0~57_sumout ;
wire \u3|Add0~58 ;
wire \u3|Add0~53_sumout ;
wire \u3|Add0~54 ;
wire \u3|Add0~49_sumout ;
wire \u3|Cont[16]~DUPLICATE_q ;
wire \u3|Add0~50 ;
wire \u3|Add0~45_sumout ;
wire \u3|Add0~46 ;
wire \u3|Add0~41_sumout ;
wire \u3|Add0~42 ;
wire \u3|Add0~37_sumout ;
wire \u3|Add0~38 ;
wire \u3|Add0~5_sumout ;
wire \u3|Add0~9_sumout ;
wire \u3|Equal0~0_combout ;
wire \u3|Equal0~3_combout ;
wire \u3|Equal0~2_combout ;
wire \u3|Add0~6 ;
wire \u3|Add0~1_sumout ;
wire \u3|Cont[21]~DUPLICATE_q ;
wire \u3|Equal0~4_combout ;
wire \u3|Cont[0]~0_combout ;
wire \u3|Add0~10 ;
wire \u3|Add0~33_sumout ;
wire \u3|Add0~34 ;
wire \u3|Add0~29_sumout ;
wire \u3|Cont[6]~DUPLICATE_q ;
wire \u3|Equal0~1_combout ;
wire \u3|Equal0~5_combout ;
wire \u3|oRST_1~0_combout ;
wire \u3|oRST_1~q ;
wire \u12|Add1~6 ;
wire \u12|Add1~9_sumout ;
wire \u12|Add1~10 ;
wire \u12|Add1~1_sumout ;
wire \u12|LessThan1~0_combout ;
wire \u12|Add1~34 ;
wire \u12|Add1~29_sumout ;
wire \u12|Add1~30 ;
wire \u12|Add1~25_sumout ;
wire \u12|Add1~26 ;
wire \u12|Add1~21_sumout ;
wire \u12|Add1~22 ;
wire \u12|Add1~17_sumout ;
wire \u12|Add1~18 ;
wire \u12|Add1~13_sumout ;
wire \u12|Add1~14 ;
wire \u12|Add1~5_sumout ;
wire \u12|LRCK_1X~0_combout ;
wire \u12|LRCK_1X~q ;
wire \u12|BCK_DIV~1_combout ;
wire \u12|BCK_DIV[1]~DUPLICATE_q ;
wire \u12|BCK_DIV~0_combout ;
wire \u12|BCK_DIV[2]~DUPLICATE_q ;
wire \u12|BCK_DIV~2_combout ;
wire \u12|oAUD_BCK~0_combout ;
wire \u12|oAUD_BCK~q ;
wire \TD_CLK27~inputCLKENA0_outclk ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u3|oRST_0~0_combout ;
wire \u3|Cont[20]~DUPLICATE_q ;
wire \u3|oRST_0~1_combout ;
wire \u3|oRST_0~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u4|Add0~1_sumout ;
wire \TD_DATA[7]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \u4|Window[1]~feeder_combout ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[0]~input_o ;
wire \u4|Window[0]~feeder_combout ;
wire \TD_DATA[5]~input_o ;
wire \u4|Equal0~3_combout ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \u4|Equal0~0_combout ;
wire \u4|Equal0~1_combout ;
wire \u4|Equal0~2_combout ;
wire \u4|SAV~combout ;
wire \u4|Add0~66 ;
wire \u4|Add0~41_sumout ;
wire \u4|Add0~42 ;
wire \u4|Add0~37_sumout ;
wire \u4|Add0~38 ;
wire \u4|Add0~53_sumout ;
wire \u4|Add0~54 ;
wire \u4|Add0~57_sumout ;
wire \u4|Add0~58 ;
wire \u4|Add0~49_sumout ;
wire \u4|Add0~50 ;
wire \u4|Add0~45_sumout ;
wire \u4|Add0~46 ;
wire \u4|Add0~17_sumout ;
wire \u4|Add0~18 ;
wire \u4|Add0~13_sumout ;
wire \u4|LessThan0~0_combout ;
wire \u4|Add0~14 ;
wire \u4|Add0~33_sumout ;
wire \u4|Add0~34 ;
wire \u4|Add0~29_sumout ;
wire \u4|Add0~30 ;
wire \u4|Add0~25_sumout ;
wire \u4|Add0~26 ;
wire \u4|Add0~9_sumout ;
wire \u4|Add0~10 ;
wire \u4|Add0~21_sumout ;
wire \u4|Equal1~0_combout ;
wire \u4|Equal0~4_combout ;
wire \u4|Cont[7]~0_combout ;
wire \u4|Add0~2 ;
wire \u4|Add0~5_sumout ;
wire \u4|Add0~6 ;
wire \u4|Add0~61_sumout ;
wire \u4|Add0~62 ;
wire \u4|Add0~69_sumout ;
wire \u4|Add0~70 ;
wire \u4|Add0~65_sumout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ;
wire \Equal0~1_combout ;
wire \u4|Equal1~1_combout ;
wire \u4|Equal1~2_combout ;
wire \u4|Active_Video~0_combout ;
wire \u4|Active_Video~1_combout ;
wire \u4|Active_Video~q ;
wire \u4|FVAL~0_combout ;
wire \u4|FVAL~q ;
wire \u4|Field~q ;
wire \u4|Pre_Field~q ;
wire \u4|Start~0_combout ;
wire \u4|Start~q ;
wire \u4|always0~0_combout ;
wire \Equal0~0_combout ;
wire \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ;
wire \u4|always0~1_combout ;
wire \u4|Data_Valid~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \u6|Add4~2 ;
wire \u6|Add4~14 ;
wire \u6|Add4~5_sumout ;
wire \u6|Selector9~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|Write~1_combout ;
wire \u6|Equal2~0_combout ;
wire \u6|ST[0]~DUPLICATE_q ;
wire \u6|Pre_WR~q ;
wire \u6|Write~0_combout ;
wire \u6|Equal7~0_combout ;
wire \u6|Equal5~2_combout ;
wire \u6|Write~2_combout ;
wire \u6|Write~q ;
wire \u6|mWR_DONE~0_combout ;
wire \u6|mWR_DONE~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~35 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~31 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~27 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~23 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~19 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \u9|Add4~41_sumout ;
wire \u3|oRST_2~0_combout ;
wire \u3|oRST_2~q ;
wire \u9|LessThan2~0_combout ;
wire \u9|Add4~42 ;
wire \u9|Add4~37_sumout ;
wire \u9|Add4~38 ;
wire \u9|Add4~33_sumout ;
wire \u9|Add4~34 ;
wire \u9|Add4~29_sumout ;
wire \u9|Add4~30 ;
wire \u9|Add4~25_sumout ;
wire \u9|Add4~26 ;
wire \u9|Add4~9_sumout ;
wire \u9|Add4~10 ;
wire \u9|Add4~5_sumout ;
wire \u9|H_Cont[6]~DUPLICATE_q ;
wire \u9|Add4~6 ;
wire \u9|Add4~1_sumout ;
wire \u9|Add4~2 ;
wire \u9|Add4~17_sumout ;
wire \u9|Add4~18 ;
wire \u9|Add4~13_sumout ;
wire \u9|Add4~14 ;
wire \u9|Add4~21_sumout ;
wire \u9|LessThan0~1_combout ;
wire \u9|Equal0~0_combout ;
wire \u9|oVGA_HS~0_combout ;
wire \u9|oVGA_HS~q ;
wire \u9|Add5~41_sumout ;
wire \u9|Add5~42 ;
wire \u9|Add5~37_sumout ;
wire \u9|Add5~38 ;
wire \u9|Add5~9_sumout ;
wire \u9|Add5~10 ;
wire \u9|Add5~13_sumout ;
wire \u9|Add5~14 ;
wire \u9|Add5~5_sumout ;
wire \u9|V_Cont[4]~DUPLICATE_q ;
wire \u9|Add5~6 ;
wire \u9|Add5~1_sumout ;
wire \u9|LessThan3~0_combout ;
wire \u9|Add5~2 ;
wire \u9|Add5~25_sumout ;
wire \u9|Add5~26 ;
wire \u9|Add5~29_sumout ;
wire \u9|Add5~30 ;
wire \u9|Add5~33_sumout ;
wire \u9|Add5~34 ;
wire \u9|Add5~17_sumout ;
wire \u9|Add5~18 ;
wire \u9|Add5~21_sumout ;
wire \u9|LessThan3~1_combout ;
wire \u9|LessThan0~0_combout ;
wire \u9|LessThan1~0_combout ;
wire \u9|LessThan1~1_combout ;
wire \u9|LessThan1~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u9|oRequest~1_combout ;
wire \u9|oCurrent_Y[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~35 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~31 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~27 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~23 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|Equal7~1_combout ;
wire \u6|Read~0_combout ;
wire \u6|Read~1_combout ;
wire \u6|Read~q ;
wire \u6|mRD_DONE~0_combout ;
wire \u6|mRD_DONE~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~35 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~31 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~27 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~23 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~19 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ;
wire \u6|RD_MASK~1_combout ;
wire \u6|RD_MASK[1]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~2 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~2 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout ;
wire \u6|mLENGTH[7]~0_combout ;
wire \u6|WR_MASK[0]~0_combout ;
wire \u6|WR_MASK[0]~1_combout ;
wire \u6|RD_MASK~2_combout ;
wire \u6|mLENGTH[7]~1_combout ;
wire \u6|mLENGTH[7]~2_combout ;
wire \u6|OUT_VALID~0_combout ;
wire \u6|OUT_VALID~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3 ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ;
wire \u6|mRD~0_combout ;
wire \u6|mRD~q ;
wire \u6|Pre_RD~q ;
wire \u6|ST[8]~1_combout ;
wire \u6|control1|init_timer[0]~0_combout ;
wire \u6|control1|init_timer[0]~DUPLICATE_q ;
wire \u6|control1|Add1~25_sumout ;
wire \u6|control1|Add1~26 ;
wire \u6|control1|Add1~45_sumout ;
wire \u6|control1|Add1~46 ;
wire \u6|control1|Add1~41_sumout ;
wire \u6|control1|Add1~42 ;
wire \u6|control1|Add1~57_sumout ;
wire \u6|control1|Add1~58 ;
wire \u6|control1|Add1~53_sumout ;
wire \u6|control1|Add1~54 ;
wire \u6|control1|Add1~49_sumout ;
wire \u6|control1|Add1~50 ;
wire \u6|control1|Add1~29_sumout ;
wire \u6|control1|Add1~30 ;
wire \u6|control1|Add1~37_sumout ;
wire \u6|control1|Add1~38 ;
wire \u6|control1|Add1~33_sumout ;
wire \u6|control1|Add1~34 ;
wire \u6|control1|Add1~9_sumout ;
wire \u6|control1|Add1~10 ;
wire \u6|control1|Add1~5_sumout ;
wire \u6|control1|Add1~6 ;
wire \u6|control1|Add1~1_sumout ;
wire \u6|control1|Add1~2 ;
wire \u6|control1|Add1~21_sumout ;
wire \u6|control1|init_timer[13]~DUPLICATE_q ;
wire \u6|control1|Add1~22 ;
wire \u6|control1|Add1~18 ;
wire \u6|control1|Add1~13_sumout ;
wire \u6|control1|init_timer[15]~DUPLICATE_q ;
wire \u6|control1|LessThan1~0_combout ;
wire \u6|control1|LOAD_MODE~2_combout ;
wire \u6|control1|init_timer[8]~DUPLICATE_q ;
wire \u6|control1|init_timer[2]~DUPLICATE_q ;
wire \u6|control1|LessThan0~0_combout ;
wire \u6|control1|init_timer[7]~DUPLICATE_q ;
wire \u6|control1|LessThan0~1_combout ;
wire \u6|control1|LessThan0~2_combout ;
wire \u6|control1|Add1~17_sumout ;
wire \u6|control1|init_timer[14]~DUPLICATE_q ;
wire \u6|control1|LessThan1~1_combout ;
wire \u6|control1|LessThan1~2_combout ;
wire \u6|control1|INIT_REQ~q ;
wire \u6|control1|Add0~1_sumout ;
wire \u6|control1|timer~0_combout ;
wire \u6|command1|do_refresh~q ;
wire \u6|command1|REF_ACK~0_combout ;
wire \u6|command1|REF_ACK~q ;
wire \u6|control1|Add0~2 ;
wire \u6|control1|Add0~33_sumout ;
wire \u6|control1|timer~8_combout ;
wire \u6|control1|Add0~34 ;
wire \u6|control1|Add0~29_sumout ;
wire \u6|control1|timer~7_combout ;
wire \u6|control1|Add0~30 ;
wire \u6|control1|Add0~25_sumout ;
wire \u6|control1|timer~6_combout ;
wire \u6|control1|timer[3]~DUPLICATE_q ;
wire \u6|control1|Add0~26 ;
wire \u6|control1|Add0~9_sumout ;
wire \u6|control1|timer~2_combout ;
wire \u6|control1|Add0~10 ;
wire \u6|control1|Add0~5_sumout ;
wire \u6|control1|timer~1_combout ;
wire \u6|control1|REF_REQ~q ;
wire \u6|control1|REF_REQ~0_combout ;
wire \u6|control1|Add0~6 ;
wire \u6|control1|Add0~37_sumout ;
wire \u6|control1|timer~9_combout ;
wire \u6|control1|Add0~38 ;
wire \u6|control1|Add0~41_sumout ;
wire \u6|control1|timer~10_combout ;
wire \u6|control1|Add0~42 ;
wire \u6|control1|Add0~61_sumout ;
wire \u6|control1|timer~15_combout ;
wire \u6|control1|Add0~62 ;
wire \u6|control1|Add0~45_sumout ;
wire \u6|control1|timer~11_combout ;
wire \u6|control1|Add0~46 ;
wire \u6|control1|Add0~21_sumout ;
wire \u6|control1|timer~5_combout ;
wire \u6|control1|Add0~22 ;
wire \u6|control1|Add0~49_sumout ;
wire \u6|control1|timer~12_combout ;
wire \u6|control1|Add0~50 ;
wire \u6|control1|Add0~53_sumout ;
wire \u6|control1|timer~13_combout ;
wire \u6|control1|Add0~54 ;
wire \u6|control1|Add0~57_sumout ;
wire \u6|control1|timer~14_combout ;
wire \u6|control1|Equal3~2_combout ;
wire \u6|control1|Add0~58 ;
wire \u6|control1|Add0~13_sumout ;
wire \u6|control1|timer~3_combout ;
wire \u6|control1|Add0~14 ;
wire \u6|control1|Add0~17_sumout ;
wire \u6|control1|timer~4_combout ;
wire \u6|control1|Equal3~0_combout ;
wire \u6|control1|Equal3~1_combout ;
wire \u6|control1|REF_REQ~1_combout ;
wire \u6|control1|REF_REQ~DUPLICATE_q ;
wire \u6|command1|command_delay~7_combout ;
wire \u6|command1|command_delay~6_combout ;
wire \u6|command1|command_delay~5_combout ;
wire \u6|command1|command_delay~4_combout ;
wire \u6|command1|command_delay~3_combout ;
wire \u6|command1|command_delay~2_combout ;
wire \u6|command1|command_delay~1_combout ;
wire \u6|command1|command_delay~0_combout ;
wire \u6|command1|command_done~0_combout ;
wire \u6|command1|command_done~q ;
wire \u6|Selector1~0_combout ;
wire \u6|CMD[1]~0_combout ;
wire \u6|Selector0~0_combout ;
wire \u6|control1|Equal1~0_combout ;
wire \u6|control1|READA~q ;
wire \u6|command1|always0~4_combout ;
wire \u6|Equal0~0_combout ;
wire \u6|PM_STOP~q ;
wire \u6|control1|Equal2~0_combout ;
wire \u6|control1|WRITEA~q ;
wire \u6|command1|do_writea~1_combout ;
wire \u6|command1|do_writea~q ;
wire \u6|command1|do_writea~0_combout ;
wire \u6|command1|ex_write~0_combout ;
wire \u6|command1|ex_write~q ;
wire \u6|command1|ex_read~0_combout ;
wire \u6|command1|ex_read~q ;
wire \u6|command1|rp_shift~3_combout ;
wire \u6|command1|rp_shift~2_combout ;
wire \u6|command1|rp_done~1_combout ;
wire \u6|command1|rp_shift~1_combout ;
wire \u6|command1|rp_shift~0_combout ;
wire \u6|command1|rp_done~0_combout ;
wire \u6|command1|rp_done~q ;
wire \u6|command1|do_reada~0_combout ;
wire \u6|command1|do_reada~1_combout ;
wire \u6|command1|do_reada~q ;
wire \u6|control1|always3~1_combout ;
wire \u6|control1|always3~3_combout ;
wire \u6|control1|LOAD_MODE~0_combout ;
wire \u6|control1|always3~0_combout ;
wire \u6|control1|always3~2_combout ;
wire \u6|control1|always3~4_combout ;
wire \u6|control1|REFRESH~0_combout ;
wire \u6|control1|REFRESH~q ;
wire \u6|command1|always0~2_combout ;
wire \u6|command1|always0~3_combout ;
wire \u6|command1|do_refresh~DUPLICATE_q ;
wire \u6|control1|PRECHARGE~0_combout ;
wire \u6|control1|LOAD_MODE~1_combout ;
wire \u6|control1|PRECHARGE~1_combout ;
wire \u6|control1|PRECHARGE~q ;
wire \u6|command1|always0~1_combout ;
wire \u6|command1|do_precharge~q ;
wire \u6|control1|LOAD_MODE~3_combout ;
wire \u6|control1|LOAD_MODE~4_combout ;
wire \u6|control1|LOAD_MODE~q ;
wire \u6|command1|always0~0_combout ;
wire \u6|command1|do_load_mode~q ;
wire \u6|command1|always3~0_combout ;
wire \u6|command1|CM_ACK~0_combout ;
wire \u6|command1|CM_ACK~q ;
wire \u6|control1|always1~0_combout ;
wire \u6|control1|CMD_ACK~q ;
wire \u6|ST[8]~2_combout ;
wire \u6|ST[8]~0_combout ;
wire \u6|Add4~13_sumout ;
wire \u6|Selector10~0_combout ;
wire \u6|ST[1]~DUPLICATE_q ;
wire \u6|Add4~6 ;
wire \u6|Add4~37_sumout ;
wire \u6|Selector8~0_combout ;
wire \u6|Add4~38 ;
wire \u6|Add4~22 ;
wire \u6|Add4~25_sumout ;
wire \u6|Selector6~0_combout ;
wire \u6|Add4~26 ;
wire \u6|Add4~29_sumout ;
wire \u6|Selector5~0_combout ;
wire \u6|Add4~30 ;
wire \u6|Add4~9_sumout ;
wire \u6|Selector4~0_combout ;
wire \u6|Equal5~1_combout ;
wire \u6|Add4~21_sumout ;
wire \u6|Selector7~0_combout ;
wire \u6|Add4~10 ;
wire \u6|Add4~17_sumout ;
wire \u6|Selector3~0_combout ;
wire \u6|Add4~18 ;
wire \u6|Add4~33_sumout ;
wire \u6|Selector2~0_combout ;
wire \u6|Equal5~0_combout ;
wire \u6|Add4~1_sumout ;
wire \u6|Selector11~0_combout ;
wire \u6|Write~DUPLICATE_q ;
wire \u6|IN_REQ~0_combout ;
wire \u6|Equal0~2_combout ;
wire \u6|IN_REQ~1_combout ;
wire \u6|IN_REQ~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ;
wire \u4|Equal1~3_combout ;
wire \u4|Decoder0~0_combout ;
wire \u4|YCbCr~0_combout ;
wire \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \u4|YCbCr~1_combout ;
wire \u4|YCbCr~2_combout ;
wire \u4|YCbCr~3_combout ;
wire \u4|Cb[4]~feeder_combout ;
wire \u4|Cr[4]~feeder_combout ;
wire \u4|YCbCr~4_combout ;
wire \u4|Cr[5]~feeder_combout ;
wire \u4|Cb[5]~feeder_combout ;
wire \u4|YCbCr~5_combout ;
wire \u4|Cr[6]~feeder_combout ;
wire \u4|YCbCr~6_combout ;
wire \u4|Cb[7]~feeder_combout ;
wire \u4|Cr[7]~feeder_combout ;
wire \u4|YCbCr~7_combout ;
wire \u4|YCbCr[12]~feeder_combout ;
wire \u4|YCbCr[13]~feeder_combout ;
wire \~GND~combout ;
wire \u6|mDATAIN[0]~0_combout ;
wire \u6|command1|do_initial~q ;
wire \u6|command1|oe4~0_combout ;
wire \u6|command1|oe4~1_combout ;
wire \u6|command1|oe4~q ;
wire \u6|command1|OE~feeder_combout ;
wire \u6|command1|OE~q ;
wire \u6|mDATAIN[1]~1_combout ;
wire \u6|mDATAIN[2]~2_combout ;
wire \u6|mDATAIN[3]~3_combout ;
wire \u6|mDATAIN[4]~4_combout ;
wire \u6|mDATAIN[5]~5_combout ;
wire \u6|mDATAIN[6]~6_combout ;
wire \u6|mDATAIN[7]~7_combout ;
wire \u6|mDATAIN[8]~8_combout ;
wire \u6|mDATAIN[9]~9_combout ;
wire \u6|mDATAIN[10]~10_combout ;
wire \u6|mDATAIN[11]~11_combout ;
wire \u6|mDATAIN[12]~12_combout ;
wire \u6|mDATAIN[13]~13_combout ;
wire \u6|mDATAIN[14]~14_combout ;
wire \u6|mDATAIN[15]~15_combout ;
wire \u1|Add0~61_sumout ;
wire \u1|Add0~62 ;
wire \u1|Add0~57_sumout ;
wire \u1|Add0~58 ;
wire \u1|Add0~5_sumout ;
wire \u1|Add0~6 ;
wire \u1|Add0~9_sumout ;
wire \u1|mI2C_CLK_DIV[3]~DUPLICATE_q ;
wire \u1|Add0~10 ;
wire \u1|Add0~13_sumout ;
wire \u1|Add0~14 ;
wire \u1|Add0~17_sumout ;
wire \u1|Add0~18 ;
wire \u1|Add0~21_sumout ;
wire \u1|Add0~22 ;
wire \u1|Add0~25_sumout ;
wire \u1|Add0~26 ;
wire \u1|Add0~29_sumout ;
wire \u1|LessThan0~1_combout ;
wire \u1|Add0~30 ;
wire \u1|Add0~33_sumout ;
wire \u1|Add0~34 ;
wire \u1|Add0~37_sumout ;
wire \u1|LessThan0~2_combout ;
wire \u1|LessThan0~0_combout ;
wire \u1|Add0~38 ;
wire \u1|Add0~2 ;
wire \u1|Add0~41_sumout ;
wire \u1|Add0~42 ;
wire \u1|Add0~53_sumout ;
wire \u1|Add0~54 ;
wire \u1|Add0~45_sumout ;
wire \u1|mI2C_CLK_DIV[15]~DUPLICATE_q ;
wire \u1|Add0~46 ;
wire \u1|Add0~49_sumout ;
wire \u1|LessThan0~3_combout ;
wire \u1|LessThan0~4_combout ;
wire \u1|Add0~1_sumout ;
wire \u1|mI2C_CLK_DIV[11]~DUPLICATE_q ;
wire \u1|mI2C_CTRL_CLK~0_combout ;
wire \u1|mI2C_CTRL_CLK~q ;
wire \u1|u0|Add0~3_combout ;
wire \u1|LUT_INDEX[0]~6_combout ;
wire \u1|u0|SD[22]~0_combout ;
wire \u1|u0|Selector2~0_combout ;
wire \FPGA_I2C_SDAT~input_o ;
wire \u1|u0|ACK3~1_combout ;
wire \u1|u0|ACK3~0_combout ;
wire \u1|u0|ACK3~2_combout ;
wire \u1|u0|ACK3~q ;
wire \u1|u0|Selector4~0_combout ;
wire \u1|u0|ACK1~0_combout ;
wire \u1|u0|ACK1~1_combout ;
wire \u1|u0|ACK1~q ;
wire \u1|mSetup_ST.0010~q ;
wire \u1|u0|Selector3~0_combout ;
wire \u1|u0|ACK2~0_combout ;
wire \u1|u0|ACK2~1_combout ;
wire \u1|u0|ACK2~q ;
wire \u1|Selector1~0_combout ;
wire \u1|mSetup_ST.0000~q ;
wire \u1|Selector2~0_combout ;
wire \u1|mSetup_ST.0001~q ;
wire \u1|mSetup_ST~12_combout ;
wire \u1|mSetup_ST.0010~DUPLICATE_q ;
wire \u1|LUT_INDEX[5]~5_combout ;
wire \u1|Add1~0_combout ;
wire \u1|LUT_INDEX[2]~4_combout ;
wire \u1|LUT_INDEX[3]~0_combout ;
wire \u1|LUT_INDEX[3]~3_combout ;
wire \u1|LUT_INDEX[4]~2_combout ;
wire \u1|LUT_INDEX[5]~1_combout ;
wire \u1|LessThan1~0_combout ;
wire \u1|mI2C_GO~DUPLICATE_q ;
wire \u1|u0|Add0~1_combout ;
wire \u1|u0|SD_COUNTER[4]~2_combout ;
wire \u1|u0|SD_COUNTER[2]~0_combout ;
wire \u1|u0|SD_COUNTER[2]~4_combout ;
wire \u1|u0|Selector0~0_combout ;
wire \u1|u0|Selector0~1_combout ;
wire \u1|u0|END~0_combout ;
wire \u1|u0|END~q ;
wire \u1|Selector0~0_combout ;
wire \u1|mI2C_GO~q ;
wire \u1|u0|SD_COUNTER[0]~6_combout ;
wire \u1|u0|SD_COUNTER[1]~5_combout ;
wire \u1|u0|SD_COUNTER[1]~DUPLICATE_q ;
wire \u1|u0|Add0~2_combout ;
wire \u1|u0|SD_COUNTER[3]~3_combout ;
wire \u1|u0|Mux0~0_combout ;
wire \u1|u0|Add0~0_combout ;
wire \u1|u0|SD_COUNTER[5]~1_combout ;
wire \u1|u0|SD_COUNTER[5]~DUPLICATE_q ;
wire \u1|LUT_INDEX[4]~DUPLICATE_q ;
wire \u1|WideOr3~0_combout ;
wire \u1|mI2C_DATA[22]~0_combout ;
wire \u1|u0|SD[22]~1_combout ;
wire \u1|WideOr4~0_combout ;
wire \u1|WideOr10~0_combout ;
wire \u1|WideOr11~0_combout ;
wire \u1|u0|Mux0~4_combout ;
wire \u1|WideOr14~0_combout ;
wire \u1|WideOr7~0_combout ;
wire \u1|u0|Mux0~5_combout ;
wire \u1|LessThan2~0_combout ;
wire \u1|u0|SD[18]~feeder_combout ;
wire \u1|mI2C_DATA[22]~1_combout ;
wire \u1|WideOr0~0_combout ;
wire \u1|LUT_DATA~0_combout ;
wire \u1|u0|SD[15]~feeder_combout ;
wire \u1|u0|Mux0~3_combout ;
wire \u1|u0|Mux0~2_combout ;
wire \u1|u0|Mux0~6_combout ;
wire \u1|u0|Mux0~1_combout ;
wire \u1|WideOr5~0_combout ;
wire \u1|WideOr12~0_combout ;
wire \u1|WideOr6~0_combout ;
wire \u1|WideOr13~0_combout ;
wire \u1|u0|Mux0~8_combout ;
wire \u1|WideOr8~0_combout ;
wire \u1|WideOr9~0_combout ;
wire \u1|u0|Mux0~9_combout ;
wire \u1|WideOr2~0_combout ;
wire \u1|WideOr1~0_combout ;
wire \u1|u0|Mux0~7_combout ;
wire \u1|u0|Mux0~10_combout ;
wire \u1|u0|SDO~0_combout ;
wire \u1|u0|SDO~q ;
wire \u6|LessThan6~0_combout ;
wire \u6|LessThan5~0_combout ;
wire \u6|Add7~33_sumout ;
wire \u6|Add7~2 ;
wire \u6|Add7~5_sumout ;
wire \u6|rWR1_ADDR[13]~6_combout ;
wire \u6|Add7~6 ;
wire \u6|Add7~9_sumout ;
wire \u6|Add7~10 ;
wire \u6|Add7~13_sumout ;
wire \u6|Add7~14 ;
wire \u6|Add7~17_sumout ;
wire \u6|Add7~18 ;
wire \u6|Add7~21_sumout ;
wire \u6|Add7~22 ;
wire \u6|Add7~25_sumout ;
wire \u6|Add7~26 ;
wire \u6|Add7~29_sumout ;
wire \u6|Add7~30 ;
wire \u6|Add7~37_sumout ;
wire \u6|Add7~38 ;
wire \u6|Add7~41_sumout ;
wire \u6|Add7~42 ;
wire \u6|Add7~45_sumout ;
wire \u6|Add7~46 ;
wire \u6|Add7~49_sumout ;
wire \u6|Add7~50 ;
wire \u6|Add7~53_sumout ;
wire \u6|Add7~54 ;
wire \u6|Add7~57_sumout ;
wire \u6|Add7~58 ;
wire \u6|Add7~61_sumout ;
wire \u6|rWR1_ADDR[13]~4_combout ;
wire \u6|rWR1_ADDR[13]~2_combout ;
wire \u6|rWR1_ADDR[13]~3_combout ;
wire \u6|rWR1_ADDR[13]~0_combout ;
wire \u6|rWR1_ADDR[13]~1_combout ;
wire \u6|rWR1_ADDR[13]~5_combout ;
wire \u6|Add7~34 ;
wire \u6|Add7~1_sumout ;
wire \u6|rRD2_ADDR[11]~3_combout ;
wire \u6|rRD1_ADDR[8]~1_combout ;
wire \u6|Add13~54 ;
wire \u6|Add13~9_sumout ;
wire \u6|rRD2_ADDR~29_combout ;
wire \u6|rRD2_ADDR[9]~27_combout ;
wire \u6|Add13~10 ;
wire \u6|Add13~13_sumout ;
wire \u6|rRD2_ADDR~30_combout ;
wire \u6|Add13~14 ;
wire \u6|Add13~57_sumout ;
wire \u6|rRD2_ADDR[15]~11_combout ;
wire \u6|rRD2_ADDR[15]~_emulated_q ;
wire \u6|rRD2_ADDR[15]~10_combout ;
wire \u6|Add13~58 ;
wire \u6|Add13~61_sumout ;
wire \u6|rRD2_ADDR[16]~13_combout ;
wire \u6|rRD2_ADDR[16]~_emulated_q ;
wire \u6|rRD2_ADDR[16]~12_combout ;
wire \u6|Add13~41_sumout ;
wire \u6|rRD2_ADDR[7]~9_combout ;
wire \u6|rRD2_ADDR[7]~_emulated_q ;
wire \u6|rRD2_ADDR[7]~8_combout ;
wire \u6|Add13~42 ;
wire \u6|Add13~2 ;
wire \u6|Add13~5_sumout ;
wire \u6|rRD2_ADDR~28_combout ;
wire \u6|Add13~6 ;
wire \u6|Add13~46 ;
wire \u6|Add13~49_sumout ;
wire \u6|rRD2_ADDR[11]~5_combout ;
wire \u6|rRD2_ADDR[11]~_emulated_q ;
wire \u6|rRD2_ADDR[11]~4_combout ;
wire \u6|Add13~50 ;
wire \u6|Add13~53_sumout ;
wire \u6|rRD2_ADDR[12]~7_combout ;
wire \u6|rRD2_ADDR[12]~_emulated_q ;
wire \u6|rRD2_ADDR[12]~6_combout ;
wire \u6|rRD2_ADDR[9]~23_combout ;
wire \u6|rRD2_ADDR[9]~22_combout ;
wire \u6|Add13~62 ;
wire \u6|Add13~17_sumout ;
wire \u6|rRD2_ADDR~31_combout ;
wire \u6|rRD2_ADDR[9]~24_combout ;
wire \u6|Add13~18 ;
wire \u6|Add13~21_sumout ;
wire \u6|rRD2_ADDR~32_combout ;
wire \u6|Add13~22 ;
wire \u6|Add13~25_sumout ;
wire \u6|rRD2_ADDR~33_combout ;
wire \u6|Add13~26 ;
wire \u6|Add13~29_sumout ;
wire \u6|rRD2_ADDR~34_combout ;
wire \u6|Add13~30 ;
wire \u6|Add13~33_sumout ;
wire \u6|rRD2_ADDR~35_combout ;
wire \u6|Add13~34 ;
wire \u6|Add13~37_sumout ;
wire \u6|rRD2_ADDR~36_combout ;
wire \u6|rRD2_ADDR[9]~25_combout ;
wire \u6|rRD2_ADDR[9]~37_combout ;
wire \u6|Add13~45_sumout ;
wire \u6|rRD2_ADDR[10]~1_combout ;
wire \u6|rRD2_ADDR[10]~_emulated_q ;
wire \u6|rRD2_ADDR[10]~0_combout ;
wire \u6|rRD2_ADDR[9]~20_combout ;
wire \u6|rRD2_ADDR[9]~21_combout ;
wire \u6|Add13~1_sumout ;
wire \u6|rRD2_ADDR~26_combout ;
wire \u6|Add11~61_sumout ;
wire \u6|Add11~46 ;
wire \u6|Add11~49_sumout ;
wire \u6|rRD1_ADDR[9]~5_combout ;
wire \u6|rRD1_ADDR[12]~18_combout ;
wire \u6|rRD1_ADDR[9]~_emulated_q ;
wire \u6|rRD1_ADDR[9]~4_combout ;
wire \u6|Add11~50 ;
wire \u6|Add11~53_sumout ;
wire \u6|rRD1_ADDR[10]~7_combout ;
wire \u6|rRD1_ADDR[10]~_emulated_q ;
wire \u6|rRD1_ADDR[10]~6_combout ;
wire \u6|Add11~54 ;
wire \u6|Add11~1_sumout ;
wire \u6|rRD1_ADDR[12]~20_combout ;
wire \u6|LessThan3~1_combout ;
wire \u6|LessThan3~2_combout ;
wire \u6|LessThan3~0_combout ;
wire \u6|rRD1_ADDR[12]~17_combout ;
wire \u6|Add11~2 ;
wire \u6|Add11~57_sumout ;
wire \u6|rRD1_ADDR[12]~9_combout ;
wire \u6|rRD1_ADDR[12]~_emulated_q ;
wire \u6|rRD1_ADDR[12]~8_combout ;
wire \u6|Add11~58 ;
wire \u6|Add11~5_sumout ;
wire \u6|rRD1_ADDR[13]~19_combout ;
wire \u6|Add11~6 ;
wire \u6|Add11~9_sumout ;
wire \u6|Add11~10 ;
wire \u6|Add11~13_sumout ;
wire \u6|Add11~14 ;
wire \u6|Add11~17_sumout ;
wire \u6|Add11~18 ;
wire \u6|Add11~21_sumout ;
wire \u6|Add11~22 ;
wire \u6|Add11~25_sumout ;
wire \u6|Add11~26 ;
wire \u6|Add11~29_sumout ;
wire \u6|Add11~30 ;
wire \u6|Add11~33_sumout ;
wire \u6|Add11~34 ;
wire \u6|Add11~37_sumout ;
wire \u6|Add11~38 ;
wire \u6|Add11~41_sumout ;
wire \u6|LessThan3~3_combout ;
wire \u6|LessThan3~4_combout ;
wire \u6|rRD1_ADDR[7]~11_combout ;
wire \u6|rRD1_ADDR[7]~_emulated_q ;
wire \u6|rRD1_ADDR[7]~10_combout ;
wire \u6|Add11~62 ;
wire \u6|Add11~45_sumout ;
wire \u6|rRD1_ADDR[8]~3_combout ;
wire \u6|rRD1_ADDR[8]~_emulated_q ;
wire \u6|rRD1_ADDR[8]~2_combout ;
wire \u6|mADDR~0_combout ;
wire \u6|mLENGTH[7]~3_combout ;
wire \u6|command1|SA~0_combout ;
wire \u6|command1|always4~0_combout ;
wire \u6|command1|SA[9]~1_combout ;
wire \u6|SA[0]~feeder_combout ;
wire \u6|mADDR~1_combout ;
wire \u6|command1|SA~2_combout ;
wire \u6|SA[1]~feeder_combout ;
wire \u6|mADDR~2_combout ;
wire \u6|control1|SADDR[10]~feeder_combout ;
wire \u6|command1|SA~3_combout ;
wire \u6|mADDR~3_combout ;
wire \u6|command1|SA~4_combout ;
wire \u6|SA[3]~feeder_combout ;
wire \u6|mADDR~4_combout ;
wire \u6|command1|SA~5_combout ;
wire \u6|SA[4]~feeder_combout ;
wire \u6|mADDR~5_combout ;
wire \u6|command1|SA~6_combout ;
wire \u6|mADDR~6_combout ;
wire \u6|command1|SA~7_combout ;
wire \u6|mADDR~8_combout ;
wire \u6|control1|SADDR[7]~feeder_combout ;
wire \u6|mADDR~7_combout ;
wire \u6|command1|SA~8_combout ;
wire \u6|mADDR~9_combout ;
wire \u6|command1|SA~9_combout ;
wire \u6|SA[8]~feeder_combout ;
wire \u6|mADDR~10_combout ;
wire \u6|command1|SA~10_combout ;
wire \u6|Equal0~1_combout ;
wire \u6|SA~0_combout ;
wire \u6|mADDR~11_combout ;
wire \u6|command1|rw_shift~0_combout ;
wire \u6|command1|do_rw~0_combout ;
wire \u6|command1|do_rw~q ;
wire \u6|command1|SA~11_combout ;
wire \u6|SA[10]~feeder_combout ;
wire \u6|mADDR~12_combout ;
wire \u6|command1|SA~12_combout ;
wire \u6|SA[11]~feeder_combout ;
wire \u6|mADDR~13_combout ;
wire \u6|command1|rw_flag~0_combout ;
wire \u6|command1|BA~0_combout ;
wire \u6|mADDR~14_combout ;
wire \u6|command1|BA~1_combout ;
wire \u6|BA[1]~feeder_combout ;
wire \u6|command1|CAS_N~0_combout ;
wire \u6|command1|CAS_N~q ;
wire \u6|CAS_N~0_combout ;
wire \u6|CAS_N~q ;
wire \u6|command1|CKE~q ;
wire \u6|CKE~q ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ;
wire \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \u6|mADDR~15_combout ;
wire \u6|command1|CS_N~0_combout ;
wire \u6|LessThan0~0_combout ;
wire \u6|DQM~0_combout ;
wire \u6|command1|rw_flag~1_combout ;
wire \u6|command1|rw_flag~q ;
wire \u6|command1|RAS_N~0_combout ;
wire \u6|command1|RAS_N~q ;
wire \u6|RAS_N~q ;
wire \u6|command1|WE_N~0_combout ;
wire \u6|command1|WE_N~q ;
wire \u6|WE_N~q ;
wire \u1|u0|I2C_SCLK~0_combout ;
wire \u1|u0|SCLK~0_combout ;
wire \u1|u0|Selector1~0_combout ;
wire \u1|u0|SCLK~1_combout ;
wire \u1|u0|SCLK~q ;
wire \u1|u0|I2C_SCLK~1_combout ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[3]~input_o ;
wire \SW[0]~input_o ;
wire \u0|u0|WideOr6~0_combout ;
wire \u0|u0|WideOr5~0_combout ;
wire \u0|u0|WideOr4~0_combout ;
wire \u0|u0|WideOr3~0_combout ;
wire \u0|u0|WideOr2~0_combout ;
wire \u0|u0|WideOr1~0_combout ;
wire \u0|u0|WideOr0~0_combout ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \u0|u1|WideOr6~0_combout ;
wire \u0|u1|WideOr5~0_combout ;
wire \u0|u1|WideOr4~0_combout ;
wire \u0|u1|WideOr3~0_combout ;
wire \u0|u1|WideOr2~0_combout ;
wire \u0|u1|WideOr1~0_combout ;
wire \u0|u1|WideOr0~0_combout ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \u0|u2|Decoder0~0_combout ;
wire \u0|u2|Decoder0~1_combout ;
wire \u0|u2|Decoder0~2_combout ;
wire \DRAM_DQ[0]~input_o ;
wire \u6|mDATAOUT[0]~feeder_combout ;
wire \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \u6|mDATAOUT[2]~feeder_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \u6|mDATAOUT[3]~feeder_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \u6|mDATAOUT[5]~feeder_combout ;
wire \DRAM_DQ[6]~input_o ;
wire \u6|mDATAOUT[6]~feeder_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \u6|mDATAOUT[8]~feeder_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \u6|mDATAOUT[10]~feeder_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \u6|mDATAOUT[12]~feeder_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \u6|mDATAOUT[13]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \u6|mDATAOUT[15]~feeder_combout ;
wire \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ;
wire \mYCbCr_d[2]~0_combout ;
wire \u9|oRequest~combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ;
wire \mYCbCr_d[1]~6_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ;
wire \mYCbCr_d[3]~1_combout ;
wire \mYCbCr_d[4]~2_combout ;
wire \mYCbCr_d[5]~3_combout ;
wire \mYCbCr_d[6]~4_combout ;
wire \mYCbCr_d[7]~5_combout ;
wire \mYCbCr_d[10]~13_combout ;
wire \mYCbCr_d[11]~8_combout ;
wire \mYCbCr_d[12]~9_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ;
wire \mYCbCr_d[0]~7_combout ;
wire \mYCbCr_d[8]~15_combout ;
wire \mYCbCr_d[9]~14_combout ;
wire \mYCbCr_d[13]~10_combout ;
wire \mYCbCr_d[14]~11_combout ;
wire \mYCbCr_d[15]~12_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ;
wire \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q ;
wire \Add2~38_cout ;
wire \Add2~39 ;
wire \Add2~34_cout ;
wire \Add2~35 ;
wire \Add2~1_sumout ;
wire \u7|mCr[0]~feeder_combout ;
wire \u9|oCurrent_X[0]~0_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~5_sumout ;
wire \u7|mCr[1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~9_sumout ;
wire \u7|mCr[2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~13_sumout ;
wire \u7|mCr[3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~17_sumout ;
wire \u7|mCr[4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~21_sumout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~25_sumout ;
wire \u7|mCr[6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~29_sumout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~q ;
wire \Add3~38_cout ;
wire \Add3~39 ;
wire \Add3~34_cout ;
wire \Add3~35 ;
wire \Add3~30_cout ;
wire \Add3~31 ;
wire \Add3~1_sumout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ;
wire \Add3~2 ;
wire \Add3~3 ;
wire \Add3~5_sumout ;
wire \u8|g0|iY_Gamma[1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ;
wire \Add3~6 ;
wire \Add3~7 ;
wire \Add3~9_sumout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \Add3~10 ;
wire \Add3~11 ;
wire \Add3~13_sumout ;
wire \u8|g0|iY_Gamma[3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ;
wire \Add3~14 ;
wire \Add3~15 ;
wire \Add3~17_sumout ;
wire \u8|g0|iY_Gamma[4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ;
wire \Add3~18 ;
wire \Add3~19 ;
wire \Add3~21_sumout ;
wire \u8|g0|iY_Gamma[5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ;
wire \Add3~22 ;
wire \Add3~23 ;
wire \Add3~25_sumout ;
wire \u8|g0|iY_Gamma[6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ;
wire \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|Add2~102_cout ;
wire \u8|Add2~98_cout ;
wire \u8|Add2~94_cout ;
wire \u8|Add2~90_cout ;
wire \u8|Add2~86_cout ;
wire \u8|Add2~82_cout ;
wire \u8|Add2~78_cout ;
wire \u8|Add2~74_cout ;
wire \u8|Add2~18 ;
wire \u8|Add2~46 ;
wire \u8|Add2~50 ;
wire \u8|Add2~54 ;
wire \u8|Add2~58 ;
wire \u8|Add2~62 ;
wire \u8|Add2~66 ;
wire \u8|Add2~70 ;
wire \u8|Add2~26 ;
wire \u8|Add2~22 ;
wire \u8|Add2~30 ;
wire \u8|Add2~34 ;
wire \u8|Add2~38 ;
wire \u8|Add2~2 ;
wire \u8|Add2~6 ;
wire \u8|Add2~9_sumout ;
wire \u8|Add2~1_sumout ;
wire \u8|Add2~25_sumout ;
wire \u8|Add2~37_sumout ;
wire \u8|Add2~29_sumout ;
wire \u8|Add2~33_sumout ;
wire \u8|Add2~21_sumout ;
wire \u8|LessThan2~0_combout ;
wire \u8|Add2~5_sumout ;
wire \u8|Add2~10 ;
wire \u8|Add2~13_sumout ;
wire \u8|Add2~17_sumout ;
wire \u8|oBlue~0_combout ;
wire \u8|Add2~14 ;
wire \u8|Add2~41_sumout ;
wire \u8|oBlue[3]~1_combout ;
wire \u8|Add2~45_sumout ;
wire \u8|oBlue~2_combout ;
wire \u8|Add2~49_sumout ;
wire \u8|oBlue~3_combout ;
wire \u8|Add2~53_sumout ;
wire \u8|oBlue~4_combout ;
wire \u8|Add2~57_sumout ;
wire \u8|oBlue~5_combout ;
wire \u8|Add2~61_sumout ;
wire \u8|oBlue~6_combout ;
wire \u8|Add2~65_sumout ;
wire \u8|oBlue~7_combout ;
wire \u8|Add2~69_sumout ;
wire \u8|oBlue~8_combout ;
wire \u9|oRequest~0_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|Add1~98_cout ;
wire \u8|Add1~94_cout ;
wire \u8|Add1~90_cout ;
wire \u8|Add1~86_cout ;
wire \u8|Add1~82_cout ;
wire \u8|Add1~78_cout ;
wire \u8|Add1~74_cout ;
wire \u8|Add1~18 ;
wire \u8|Add1~46 ;
wire \u8|Add1~50 ;
wire \u8|Add1~54 ;
wire \u8|Add1~58 ;
wire \u8|Add1~62 ;
wire \u8|Add1~66 ;
wire \u8|Add1~70 ;
wire \u8|Add1~2 ;
wire \u8|Add1~38 ;
wire \u8|Add1~5_sumout ;
wire \u8|Add1~6 ;
wire \u8|Add1~10 ;
wire \u8|Add1~13_sumout ;
wire \u8|Add1~1_sumout ;
wire \u8|Add1~9_sumout ;
wire \u8|Add1~37_sumout ;
wire \u8|Add1~14 ;
wire \u8|Add1~22 ;
wire \u8|Add1~26 ;
wire \u8|Add1~30 ;
wire \u8|Add1~33_sumout ;
wire \u8|Add1~25_sumout ;
wire \u8|Add1~29_sumout ;
wire \u8|Add1~21_sumout ;
wire \u8|LessThan1~0_combout ;
wire \u8|Add1~17_sumout ;
wire \u8|oGreen~0_combout ;
wire \u8|Add1~34 ;
wire \u8|Add1~41_sumout ;
wire \u8|oGreen[8]~1_combout ;
wire \u8|Add1~45_sumout ;
wire \u8|oGreen~2_combout ;
wire \u8|Add1~49_sumout ;
wire \u8|oGreen~3_combout ;
wire \u8|Add1~53_sumout ;
wire \u8|oGreen~4_combout ;
wire \u8|Add1~57_sumout ;
wire \u8|oGreen~5_combout ;
wire \u8|Add1~61_sumout ;
wire \u8|oGreen~6_combout ;
wire \u8|Add1~65_sumout ;
wire \u8|oGreen~7_combout ;
wire \u8|Add1~69_sumout ;
wire \u8|oGreen~8_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ;
wire \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ;
wire \u8|Add0~102_cout ;
wire \u8|Add0~98_cout ;
wire \u8|Add0~94_cout ;
wire \u8|Add0~90_cout ;
wire \u8|Add0~86_cout ;
wire \u8|Add0~82_cout ;
wire \u8|Add0~78_cout ;
wire \u8|Add0~74_cout ;
wire \u8|Add0~18 ;
wire \u8|Add0~46 ;
wire \u8|Add0~50 ;
wire \u8|Add0~54 ;
wire \u8|Add0~58 ;
wire \u8|Add0~62 ;
wire \u8|Add0~66 ;
wire \u8|Add0~70 ;
wire \u8|Add0~30 ;
wire \u8|Add0~26 ;
wire \u8|Add0~22 ;
wire \u8|Add0~34 ;
wire \u8|Add0~38 ;
wire \u8|Add0~1_sumout ;
wire \u8|Add0~2 ;
wire \u8|Add0~6 ;
wire \u8|Add0~10 ;
wire \u8|Add0~13_sumout ;
wire \u8|Add0~9_sumout ;
wire \u8|Add0~25_sumout ;
wire \u8|Add0~37_sumout ;
wire \u8|Add0~29_sumout ;
wire \u8|Add0~33_sumout ;
wire \u8|Add0~21_sumout ;
wire \u8|LessThan0~0_combout ;
wire \u8|Add0~5_sumout ;
wire \u8|Add0~17_sumout ;
wire \u8|oRed~0_combout ;
wire \u8|Add0~14 ;
wire \u8|Add0~41_sumout ;
wire \u8|oRed[2]~1_combout ;
wire \u8|Add0~45_sumout ;
wire \u8|oRed~2_combout ;
wire \u8|Add0~49_sumout ;
wire \u8|oRed~3_combout ;
wire \u8|Add0~53_sumout ;
wire \u8|oRed~4_combout ;
wire \u8|Add0~57_sumout ;
wire \u8|oRed~5_combout ;
wire \u8|Add0~61_sumout ;
wire \u8|oRed~6_combout ;
wire \u8|Add0~65_sumout ;
wire \u8|oRed~7_combout ;
wire \u8|Add0~69_sumout ;
wire \u8|oRed~8_combout ;
wire \u9|Equal2~0_combout ;
wire \u9|oVGA_VS~q ;
wire \u9|oVGA_VS~0_combout ;
wire \u9|oVGA_VS~DUPLICATE_q ;
wire [11:0] \u6|command1|SA ;
wire [26:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire ;
wire [19:0] \u8|Y_OUT ;
wire [11:0] \u6|SA ;
wire [10:0] \u9|V_Cont ;
wire [1:0] \u6|WR_MASK ;
wire [9:0] \u8|oBlue ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [19:0] \u8|Z_OUT ;
wire [9:0] \u6|ST ;
wire [10:0] \u9|H_Cont ;
wire [22:0] \u6|mADDR ;
wire [9:0] \u8|oGreen ;
wire [26:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire ;
wire [15:0] \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [9:0] \u8|oRed ;
wire [16:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g ;
wire [1:0] \u6|command1|CS_N ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [15:0] \u1|mI2C_CLK_DIV ;
wire [1:0] \u6|RD_MASK ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [19:0] \u8|X_OUT ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [7:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a ;
wire [15:0] \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [8:0] \u12|LRCK_1X_DIV ;
wire [7:0] \u2|Stable_Cont ;
wire [22:0] \u6|rWR1_ADDR ;
wire [16:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire ;
wire [7:0] \u6|command1|command_delay ;
wire [7:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire ;
wire [15:0] \u6|control1|timer ;
wire [27:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out ;
wire [22:0] \u6|rRD1_ADDR ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [26:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire ;
wire [5:0] \u1|u0|SD_COUNTER ;
wire [1:0] \u6|CMD ;
wire [15:0] \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [27:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out ;
wire [27:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out ;
wire [17:0] \u4|Cont ;
wire [15:0] \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [15:0] \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b ;
wire [23:0] \u1|mI2C_DATA ;
wire [26:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 ;
wire [26:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 ;
wire [26:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 ;
wire [9:0] \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [3:0] \u6|command1|rp_shift ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a ;
wire [7:0] \u8|g0|iY_Gamma ;
wire [9:0] \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [15:0] \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b ;
wire [1:0] \u6|BA ;
wire [1:0] \u6|CS_N ;
wire [1:0] \u6|DQM ;
wire [8:0] \u6|mLENGTH ;
wire [1:0] \u6|command1|BA ;
wire [22:0] \u6|control1|SADDR ;
wire [5:0] \u1|LUT_INDEX ;
wire [3:0] \u12|BCK_DIV ;
wire [21:0] \u3|Cont ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a ;
wire [1:0] \u6|command1|rw_shift ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g ;
wire [15:0] \u4|YCbCr ;
wire [8:0] \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a ;
wire [23:0] \u1|u0|SD ;
wire [22:0] \u6|rRD2_ADDR ;
wire [15:0] \u6|control1|init_timer ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a ;
wire [9:0] \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator ;
wire [3:0] \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator ;
wire [7:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire ;
wire [4:0] \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [7:0] \u4|Cr ;
wire [7:0] \u4|Cb ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a ;
wire [23:0] \u4|Window ;
wire [9:0] \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g ;
wire [1:0] \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [0:0] \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [1:0] \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a ;
wire [0:0] \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire ;
wire [1:0] \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a ;
wire [7:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire ;
wire [16:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire ;
wire [16:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a ;
wire [7:0] \u7|mCr ;
wire [7:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire ;
wire [7:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire ;
wire [16:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire ;
wire [7:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire ;
wire [16:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire ;
wire [7:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire ;
wire [7:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire ;
wire [16:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire ;
wire [1:0] \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [1:0] \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a ;
wire [9:0] \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g ;
wire [7:0] \u7|mCb ;
wire [7:0] \u7|mY ;
wire [15:0] \u6|mDATAOUT ;
wire [2:0] \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|fboutclk_wire ;
wire [2:0] \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire ;

wire [19:0] \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [39:0] \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [63:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ;
wire [63:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ;
wire [63:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ;
wire [63:0] \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ;
wire [63:0] \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ;
wire [63:0] \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ;
wire [9:0] \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus ;
wire [19:0] \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [19:0] \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ;
wire [9:0] \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [9:0] \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;
wire [9:0] \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus ;
wire [7:0] \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [0];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [1];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [2];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [3];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [4];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [5];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [6];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [7];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [8];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [9];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [10];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [11];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [12];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [13];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [14];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [15];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [16];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [17];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [18];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [19];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [20];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [21];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [22];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [23];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [24];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [25];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [26];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out [27] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [27];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [28];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [29];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [30];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [31];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [32];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [33];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [34];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [35];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [36];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [37];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [38];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [39];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [40];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [41];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [42];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [43];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [44];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [45];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [46];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [47];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [48];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [49];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [50];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [51];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [52];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [53];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [54];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [55];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [56];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [57];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [58];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [59];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [60];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [61];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [62];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [63];

assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out [0] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [0];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [1];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [2];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [3];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [4];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [5];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [6];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [7];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [8];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [9];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [10];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [11];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [12];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [13];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [14];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [15];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [16];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [17];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [18];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [19];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [20];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [21];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [22];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [23];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [24];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [25];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [26];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out [27] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [27];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [28];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [29];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [30];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [31];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [32];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [33];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [34];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [35];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [36];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [37];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [38];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [39];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [40];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [41];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [42];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [43];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [44];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [45];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [46];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [47];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [48];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [49];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [50];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [51];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [52];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [53];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [54];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [55];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [56];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [57];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [58];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [59];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [60];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [61];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [62];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [63];

assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [0];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [1];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [2];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [3];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [4];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [5];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [6];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [7];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [8];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [9];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [10];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [11];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [12];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [13];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [14];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [15];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [16];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [17];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [18];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [19];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [20];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [21];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [22];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [23];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [24];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [25];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [26];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|data_out [27] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [27];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~8  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [28];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~9  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [29];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~10  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [30];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~11  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [31];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~12  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [32];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~13  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [33];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~14  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [34];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~15  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [35];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~16  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [36];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~17  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [37];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~18  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [38];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~19  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [39];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~20  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [40];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~21  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [41];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~22  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [42];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~23  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [43];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~24  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [44];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~25  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [45];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~26  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [46];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~27  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [47];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~28  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [48];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~29  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [49];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~30  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [50];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~31  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [51];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~32  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [52];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~33  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [53];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~34  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [54];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~35  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [55];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~36  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [56];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~37  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [57];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~38  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [58];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~39  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [59];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~40  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [60];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~41  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [61];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~42  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [62];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~43  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus [63];

assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [0];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [1];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [2];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [3];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [4];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [5];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [6];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [7];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [8];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [9];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [10];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [11];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [12];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [13];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [14];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [15];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [16];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [17];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [18];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [19];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [20];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [21];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [22];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [23];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [24];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [25];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26] = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [26];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [27];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [28];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [29];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [30];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [31];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [32];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [33];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [34];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [35];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [36];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [37];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [38];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [39];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [40];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [41];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [42];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [43];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [44];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [45];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [46];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [47];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [48];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [49];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [50];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [51];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [52];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [53];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [54];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [55];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [56];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [57];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [58];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [59];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [60];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [61];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [62];
assign \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [63];

assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [0];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [1];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [2];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [3];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [4];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [5];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [6];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [7];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [8];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [9];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [10];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [11];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [12];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [13];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [14];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [15];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [16];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [17];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [18];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [19];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [20];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [21];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [22];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [23];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [24];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [25];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26] = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [26];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [27];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [28];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [29];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [30];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [31];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [32];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [33];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [34];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [35];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [36];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [37];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [38];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [39];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [40];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [41];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [42];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [43];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [44];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [45];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [46];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [47];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [48];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [49];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [50];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [51];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [52];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [53];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [54];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [55];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [56];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [57];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [58];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [59];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [60];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [61];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [62];
assign \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [63];

assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [0];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [1];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [2];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [3];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [4];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [5];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [6];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [7];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [8];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [9];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [10];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [11];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [12];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [13];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [14];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [15];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [16];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [17];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [18];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [19];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [20];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [21];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [22];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [23];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [24];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [25];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26] = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [26];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~8  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [27];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~9  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [28];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~10  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [29];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~11  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [30];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~12  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [31];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~13  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [32];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~14  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [33];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~15  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [34];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~16  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [35];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~17  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [36];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~18  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [37];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~19  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [38];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~20  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [39];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~21  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [40];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~22  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [41];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~23  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [42];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~24  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [43];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~25  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [44];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~26  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [45];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~27  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [46];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~28  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [47];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~29  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [48];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~30  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [49];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~31  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [50];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~32  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [51];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~33  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [52];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~34  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [53];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~35  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [54];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~36  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [55];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~37  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [56];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~38  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [57];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~39  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [58];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~40  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [59];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~41  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [60];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~42  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [61];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~43  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [62];
assign \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~44  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus [63];

assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [0];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [1];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [2];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [3];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [4];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [5];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [6];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [7];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [8];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus [9];

assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [0];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [1];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [2];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [3];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [4];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [5];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [6];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [7];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [8];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [9];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [10];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [11];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [12];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [13];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [14];
assign \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] = \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus [15];

assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [8];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [9];

assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];

assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [0];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [1];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [2];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [3];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [4];
assign \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] = \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus [5];

assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [6];
assign \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8  = \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [8];

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \ADC_DIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_DIN),
	.obar());
// synopsys translate_off
defparam \ADC_DIN~output .bus_hold = "false";
defparam \ADC_DIN~output .open_drain_output = "false";
defparam \ADC_DIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N2
cyclonev_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACDAT),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
defparam \AUD_DACDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(\u6|SA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(\u6|SA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(\u6|SA [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(\u6|SA [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(\u6|SA [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(\u6|SA [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(\u6|SA [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(\u6|SA [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(\u6|SA [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(\u6|SA [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(\u6|SA [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(\u6|SA [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(\u6|BA [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(\u6|BA [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(\u6|CAS_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(\u6|CKE~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(\u6|CS_N [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(\u6|DQM [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(\u6|RAS_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(\u6|DQM [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(\u6|WE_N~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \FAN_CTRL~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\u1|u0|I2C_SCLK~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\u0|u0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\u0|u0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\u0|u0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\u0|u0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\u0|u0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\u0|u0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\u0|u0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\u0|u1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\u0|u1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\u0|u1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\u0|u1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\u0|u1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\u0|u1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\u0|u1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\u0|u2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\u0|u2|Decoder0~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\u0|u2|Decoder0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\SW[8]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\u0|u2|Decoder0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\SW[9]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \IRDA_TXD~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(IRDA_TXD),
	.obar());
// synopsys translate_off
defparam \IRDA_TXD~output .bus_hold = "false";
defparam \IRDA_TXD~output .open_drain_output = "false";
defparam \IRDA_TXD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N93
cyclonev_io_obuf \TD_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(TD_RESET_N),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
defparam \TD_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\u8|oBlue [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\u8|oBlue [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\u8|oBlue [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\u8|oBlue [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\u8|oBlue [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\u8|oBlue [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\u8|oBlue [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\u8|oBlue [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\u9|oRequest~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(!\TD_CLK27~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\u8|oGreen [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\u8|oGreen [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\u8|oGreen [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\u8|oGreen [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\u8|oGreen [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\u8|oGreen [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\u8|oGreen [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\u8|oGreen [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\u9|oVGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\u8|oRed [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\u8|oRed [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\u8|oRed [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\u8|oRed [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\u8|oRed [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\u8|oRed [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\u8|oRed [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\u8|oRed [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\u9|oVGA_VS~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \ADC_CS_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS_N),
	.obar());
// synopsys translate_off
defparam \ADC_CS_N~output .bus_hold = "false";
defparam \ADC_CS_N~output .open_drain_output = "true";
defparam \ADC_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK2),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
defparam \PS2_CLK2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT2),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
defparam \PS2_DAT2~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \AUD_ADCLRCK~output (
	.i(\u12|LRCK_1X~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_ADCLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "false";
defparam \AUD_ADCLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \AUD_BCLK~output (
	.i(\u12|oAUD_BCK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_BCLK),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "false";
defparam \AUD_BCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N2
cyclonev_io_obuf \AUD_DACLRCK~output (
	.i(\u12|LRCK_1X~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_DACLRCK),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "false";
defparam \AUD_DACLRCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \DRAM_DQ[0]~output (
	.i(\u6|mDATAIN[0]~0_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
defparam \DRAM_DQ[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \DRAM_DQ[1]~output (
	.i(\u6|mDATAIN[1]~1_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
defparam \DRAM_DQ[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \DRAM_DQ[2]~output (
	.i(\u6|mDATAIN[2]~2_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
defparam \DRAM_DQ[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \DRAM_DQ[3]~output (
	.i(\u6|mDATAIN[3]~3_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
defparam \DRAM_DQ[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \DRAM_DQ[4]~output (
	.i(\u6|mDATAIN[4]~4_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
defparam \DRAM_DQ[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \DRAM_DQ[5]~output (
	.i(\u6|mDATAIN[5]~5_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
defparam \DRAM_DQ[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \DRAM_DQ[6]~output (
	.i(\u6|mDATAIN[6]~6_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
defparam \DRAM_DQ[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \DRAM_DQ[7]~output (
	.i(\u6|mDATAIN[7]~7_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
defparam \DRAM_DQ[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \DRAM_DQ[8]~output (
	.i(\u6|mDATAIN[8]~8_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
defparam \DRAM_DQ[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \DRAM_DQ[9]~output (
	.i(\u6|mDATAIN[9]~9_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
defparam \DRAM_DQ[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \DRAM_DQ[10]~output (
	.i(\u6|mDATAIN[10]~10_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
defparam \DRAM_DQ[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \DRAM_DQ[11]~output (
	.i(\u6|mDATAIN[11]~11_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
defparam \DRAM_DQ[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \DRAM_DQ[12]~output (
	.i(\u6|mDATAIN[12]~12_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
defparam \DRAM_DQ[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \DRAM_DQ[13]~output (
	.i(\u6|mDATAIN[13]~13_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
defparam \DRAM_DQ[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \DRAM_DQ[14]~output (
	.i(\u6|mDATAIN[14]~14_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
defparam \DRAM_DQ[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \DRAM_DQ[15]~output (
	.i(\u6|mDATAIN[15]~15_combout ),
	.oe(\u6|command1|OE~q ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
defparam \DRAM_DQ[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(!\u1|u0|SDO~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y62_N0
cyclonev_pll_refclk_select \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,\TD_CLK27~input_o ,gnd}),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_1";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y56_N0
cyclonev_fractional_pll \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "900.0 mhz";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 50;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 50;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 5;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 17;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 2;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "27.0 mhz";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y60_N0
cyclonev_pll_reconfig \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y61_N1
cyclonev_pll_output_counter \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [2]),
	.shiftdone0o());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 25;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 24;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "18.367346 mhz";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G13
cyclonev_clkena \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 (
	.inclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [2]),
	.ena(vcc),
	.outclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .clock_type = "global clock";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .disable_mode = "low";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .ena_register_power_up = "high";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N30
cyclonev_lcell_comb \u12|Add1~33 (
// Equation(s):
// \u12|Add1~33_sumout  = SUM(( \u12|LRCK_1X_DIV [0] ) + ( VCC ) + ( !VCC ))
// \u12|Add1~34  = CARRY(( \u12|LRCK_1X_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~33_sumout ),
	.cout(\u12|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~33 .extended_lut = "off";
defparam \u12|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \u12|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \u3|Add0~29 (
// Equation(s):
// \u3|Add0~29_sumout  = SUM(( \u3|Cont [3] ) + ( GND ) + ( \u3|Add0~34  ))
// \u3|Add0~30  = CARRY(( \u3|Cont [3] ) + ( GND ) + ( \u3|Add0~34  ))

	.dataa(!\u3|Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~29_sumout ),
	.cout(\u3|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~29 .extended_lut = "off";
defparam \u3|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \u3|Add0~25 (
// Equation(s):
// \u3|Add0~25_sumout  = SUM(( \u3|Cont [4] ) + ( GND ) + ( \u3|Add0~30  ))
// \u3|Add0~26  = CARRY(( \u3|Cont [4] ) + ( GND ) + ( \u3|Add0~30  ))

	.dataa(gnd),
	.datab(!\u3|Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~25_sumout ),
	.cout(\u3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~25 .extended_lut = "off";
defparam \u3|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \TD_HS~inputCLKENA0 (
	.inclk(\TD_HS~input_o ),
	.ena(vcc),
	.outclk(\TD_HS~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TD_HS~inputCLKENA0 .clock_type = "global clock";
defparam \TD_HS~inputCLKENA0 .disable_mode = "low";
defparam \TD_HS~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \TD_HS~inputCLKENA0 .ena_register_power_up = "high";
defparam \TD_HS~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \u2|Add0~25 (
// Equation(s):
// \u2|Add0~25_sumout  = SUM(( \u2|Stable_Cont [0] ) + ( VCC ) + ( !VCC ))
// \u2|Add0~26  = CARRY(( \u2|Stable_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~25_sumout ),
	.cout(\u2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~25 .extended_lut = "off";
defparam \u2|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \u2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y5_N32
dffeas \u2|Stable_Cont[0] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[0] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N33
cyclonev_lcell_comb \u2|Add0~29 (
// Equation(s):
// \u2|Add0~29_sumout  = SUM(( \u2|Stable_Cont [1] ) + ( GND ) + ( \u2|Add0~26  ))
// \u2|Add0~30  = CARRY(( \u2|Stable_Cont [1] ) + ( GND ) + ( \u2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~29_sumout ),
	.cout(\u2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~29 .extended_lut = "off";
defparam \u2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N35
dffeas \u2|Stable_Cont[1] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[1] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \u2|Add0~21 (
// Equation(s):
// \u2|Add0~21_sumout  = SUM(( \u2|Stable_Cont [2] ) + ( GND ) + ( \u2|Add0~30  ))
// \u2|Add0~22  = CARRY(( \u2|Stable_Cont [2] ) + ( GND ) + ( \u2|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~21_sumout ),
	.cout(\u2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~21 .extended_lut = "off";
defparam \u2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N38
dffeas \u2|Stable_Cont[2] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[2] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \u2|Add0~17 (
// Equation(s):
// \u2|Add0~17_sumout  = SUM(( \u2|Stable_Cont [3] ) + ( GND ) + ( \u2|Add0~22  ))
// \u2|Add0~18  = CARRY(( \u2|Stable_Cont [3] ) + ( GND ) + ( \u2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~17_sumout ),
	.cout(\u2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~17 .extended_lut = "off";
defparam \u2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N41
dffeas \u2|Stable_Cont[3] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[3] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \u2|Add0~1 (
// Equation(s):
// \u2|Add0~1_sumout  = SUM(( \u2|Stable_Cont [4] ) + ( GND ) + ( \u2|Add0~18  ))
// \u2|Add0~2  = CARRY(( \u2|Stable_Cont [4] ) + ( GND ) + ( \u2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~1_sumout ),
	.cout(\u2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~1 .extended_lut = "off";
defparam \u2|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \u2|Stable_Cont[4] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[4] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \u2|Add0~13 (
// Equation(s):
// \u2|Add0~13_sumout  = SUM(( \u2|Stable_Cont [5] ) + ( GND ) + ( \u2|Add0~2  ))
// \u2|Add0~14  = CARRY(( \u2|Stable_Cont [5] ) + ( GND ) + ( \u2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~13_sumout ),
	.cout(\u2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~13 .extended_lut = "off";
defparam \u2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N47
dffeas \u2|Stable_Cont[5] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[5] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \u2|Add0~9 (
// Equation(s):
// \u2|Add0~9_sumout  = SUM(( \u2|Stable_Cont [6] ) + ( GND ) + ( \u2|Add0~14  ))
// \u2|Add0~10  = CARRY(( \u2|Stable_Cont [6] ) + ( GND ) + ( \u2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~9_sumout ),
	.cout(\u2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~9 .extended_lut = "off";
defparam \u2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \u2|Stable_Cont[6] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[6] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N51
cyclonev_lcell_comb \u2|Add0~5 (
// Equation(s):
// \u2|Add0~5_sumout  = SUM(( \u2|Stable_Cont [7] ) + ( GND ) + ( \u2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u2|Stable_Cont [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u2|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Add0~5 .extended_lut = "off";
defparam \u2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N53
dffeas \u2|Stable_Cont[7] (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\TD_VS~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Stable_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Stable_Cont[7] .is_wysiwyg = "true";
defparam \u2|Stable_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \u2|always0~0 (
// Equation(s):
// \u2|always0~0_combout  = ( !\u2|Stable_Cont [5] & ( !\u2|Stable_Cont [7] & ( (!\u2|Stable_Cont [6] & (\u2|Stable_Cont [4] & ((\u2|Stable_Cont [3]) # (\u2|Stable_Cont [2])))) ) ) )

	.dataa(!\u2|Stable_Cont [6]),
	.datab(!\u2|Stable_Cont [4]),
	.datac(!\u2|Stable_Cont [2]),
	.datad(!\u2|Stable_Cont [3]),
	.datae(!\u2|Stable_Cont [5]),
	.dataf(!\u2|Stable_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|always0~0 .extended_lut = "off";
defparam \u2|always0~0 .lut_mask = 64'h0222000000000000;
defparam \u2|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N58
dffeas \u2|Pre_VS (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_VS~input_o ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|Pre_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|Pre_VS .is_wysiwyg = "true";
defparam \u2|Pre_VS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \u2|Equal0~0 (
// Equation(s):
// \u2|Equal0~0_combout  = ( !\u2|Pre_VS~q  & ( \TD_VS~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TD_VS~input_o ),
	.datae(gnd),
	.dataf(!\u2|Pre_VS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|Equal0~0 .extended_lut = "off";
defparam \u2|Equal0~0 .lut_mask = 64'h00FF00FF00000000;
defparam \u2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \u2|PAL (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|always0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|PAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|PAL .is_wysiwyg = "true";
defparam \u2|PAL .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \u2|always0~1 (
// Equation(s):
// \u2|always0~1_combout  = ( !\u2|Stable_Cont [7] & ( (!\u2|Stable_Cont [5] & !\u2|Stable_Cont [6]) ) )

	.dataa(gnd),
	.datab(!\u2|Stable_Cont [5]),
	.datac(!\u2|Stable_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|Stable_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|always0~1 .extended_lut = "off";
defparam \u2|always0~1 .lut_mask = 64'hC0C0C0C000000000;
defparam \u2|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \u2|always0~2 (
// Equation(s):
// \u2|always0~2_combout  = ( \u2|Stable_Cont [2] & ( !\u2|Stable_Cont [4] & ( (\u2|always0~1_combout  & ((!\u2|Stable_Cont [3]) # ((!\u2|Stable_Cont [1]) # (!\u2|Stable_Cont [0])))) ) ) ) # ( !\u2|Stable_Cont [2] & ( !\u2|Stable_Cont [4] & ( 
// (\u2|always0~1_combout  & \u2|Stable_Cont [3]) ) ) )

	.dataa(!\u2|always0~1_combout ),
	.datab(!\u2|Stable_Cont [3]),
	.datac(!\u2|Stable_Cont [1]),
	.datad(!\u2|Stable_Cont [0]),
	.datae(!\u2|Stable_Cont [2]),
	.dataf(!\u2|Stable_Cont [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|always0~2 .extended_lut = "off";
defparam \u2|always0~2 .lut_mask = 64'h1111555400000000;
defparam \u2|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \u2|NTSC (
	.clk(\TD_HS~inputCLKENA0_outclk ),
	.d(\u2|always0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u2|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u2|NTSC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u2|NTSC .is_wysiwyg = "true";
defparam \u2|NTSC .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \u2|oTD_Stable (
// Equation(s):
// \u2|oTD_Stable~combout  = ( !\u2|NTSC~q  & ( !\u2|PAL~q  ) )

	.dataa(gnd),
	.datab(!\u2|PAL~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u2|NTSC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u2|oTD_Stable~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u2|oTD_Stable .extended_lut = "off";
defparam \u2|oTD_Stable .lut_mask = 64'hCCCCCCCC00000000;
defparam \u2|oTD_Stable .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N40
dffeas \u3|Cont[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[4] .is_wysiwyg = "true";
defparam \u3|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \u3|Add0~21 (
// Equation(s):
// \u3|Add0~21_sumout  = SUM(( \u3|Cont [5] ) + ( GND ) + ( \u3|Add0~26  ))
// \u3|Add0~22  = CARRY(( \u3|Cont [5] ) + ( GND ) + ( \u3|Add0~26  ))

	.dataa(gnd),
	.datab(!\u3|Cont [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~21_sumout ),
	.cout(\u3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~21 .extended_lut = "off";
defparam \u3|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \u3|Cont[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[5] .is_wysiwyg = "true";
defparam \u3|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N45
cyclonev_lcell_comb \u3|Add0~17 (
// Equation(s):
// \u3|Add0~17_sumout  = SUM(( \u3|Cont [6] ) + ( GND ) + ( \u3|Add0~22  ))
// \u3|Add0~18  = CARRY(( \u3|Cont [6] ) + ( GND ) + ( \u3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~17_sumout ),
	.cout(\u3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~17 .extended_lut = "off";
defparam \u3|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N46
dffeas \u3|Cont[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[6] .is_wysiwyg = "true";
defparam \u3|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \u3|Add0~13 (
// Equation(s):
// \u3|Add0~13_sumout  = SUM(( \u3|Cont [7] ) + ( GND ) + ( \u3|Add0~18  ))
// \u3|Add0~14  = CARRY(( \u3|Cont [7] ) + ( GND ) + ( \u3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|Cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~13_sumout ),
	.cout(\u3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~13 .extended_lut = "off";
defparam \u3|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N49
dffeas \u3|Cont[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[7] .is_wysiwyg = "true";
defparam \u3|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \u3|Add0~81 (
// Equation(s):
// \u3|Add0~81_sumout  = SUM(( \u3|Cont [8] ) + ( GND ) + ( \u3|Add0~14  ))
// \u3|Add0~82  = CARRY(( \u3|Cont [8] ) + ( GND ) + ( \u3|Add0~14  ))

	.dataa(gnd),
	.datab(!\u3|Cont [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~81_sumout ),
	.cout(\u3|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~81 .extended_lut = "off";
defparam \u3|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \u3|Cont[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[8] .is_wysiwyg = "true";
defparam \u3|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \u3|Add0~77 (
// Equation(s):
// \u3|Add0~77_sumout  = SUM(( \u3|Cont [9] ) + ( GND ) + ( \u3|Add0~82  ))
// \u3|Add0~78  = CARRY(( \u3|Cont [9] ) + ( GND ) + ( \u3|Add0~82  ))

	.dataa(gnd),
	.datab(!\u3|Cont [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~77_sumout ),
	.cout(\u3|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~77 .extended_lut = "off";
defparam \u3|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N55
dffeas \u3|Cont[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[9] .is_wysiwyg = "true";
defparam \u3|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \u3|Add0~73 (
// Equation(s):
// \u3|Add0~73_sumout  = SUM(( \u3|Cont [10] ) + ( GND ) + ( \u3|Add0~78  ))
// \u3|Add0~74  = CARRY(( \u3|Cont [10] ) + ( GND ) + ( \u3|Add0~78  ))

	.dataa(!\u3|Cont [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~73_sumout ),
	.cout(\u3|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~73 .extended_lut = "off";
defparam \u3|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N58
dffeas \u3|Cont[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[10] .is_wysiwyg = "true";
defparam \u3|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \u3|Add0~69 (
// Equation(s):
// \u3|Add0~69_sumout  = SUM(( \u3|Cont [11] ) + ( GND ) + ( \u3|Add0~74  ))
// \u3|Add0~70  = CARRY(( \u3|Cont [11] ) + ( GND ) + ( \u3|Add0~74  ))

	.dataa(!\u3|Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~69_sumout ),
	.cout(\u3|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~69 .extended_lut = "off";
defparam \u3|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N2
dffeas \u3|Cont[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[11] .is_wysiwyg = "true";
defparam \u3|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \u3|Add0~65 (
// Equation(s):
// \u3|Add0~65_sumout  = SUM(( \u3|Cont [12] ) + ( GND ) + ( \u3|Add0~70  ))
// \u3|Add0~66  = CARRY(( \u3|Cont [12] ) + ( GND ) + ( \u3|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u3|Cont [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~65_sumout ),
	.cout(\u3|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~65 .extended_lut = "off";
defparam \u3|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \u3|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N4
dffeas \u3|Cont[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[12] .is_wysiwyg = "true";
defparam \u3|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \u3|Add0~61 (
// Equation(s):
// \u3|Add0~61_sumout  = SUM(( \u3|Cont [13] ) + ( GND ) + ( \u3|Add0~66  ))
// \u3|Add0~62  = CARRY(( \u3|Cont [13] ) + ( GND ) + ( \u3|Add0~66  ))

	.dataa(gnd),
	.datab(!\u3|Cont [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~61_sumout ),
	.cout(\u3|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~61 .extended_lut = "off";
defparam \u3|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N8
dffeas \u3|Cont[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[13] .is_wysiwyg = "true";
defparam \u3|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \u3|Add0~57 (
// Equation(s):
// \u3|Add0~57_sumout  = SUM(( \u3|Cont [14] ) + ( GND ) + ( \u3|Add0~62  ))
// \u3|Add0~58  = CARRY(( \u3|Cont [14] ) + ( GND ) + ( \u3|Add0~62  ))

	.dataa(!\u3|Cont [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~57_sumout ),
	.cout(\u3|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~57 .extended_lut = "off";
defparam \u3|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \u3|Cont[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[14] .is_wysiwyg = "true";
defparam \u3|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \u3|Add0~53 (
// Equation(s):
// \u3|Add0~53_sumout  = SUM(( \u3|Cont [15] ) + ( GND ) + ( \u3|Add0~58  ))
// \u3|Add0~54  = CARRY(( \u3|Cont [15] ) + ( GND ) + ( \u3|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|Cont [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~53_sumout ),
	.cout(\u3|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~53 .extended_lut = "off";
defparam \u3|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \u3|Cont[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[15] .is_wysiwyg = "true";
defparam \u3|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N15
cyclonev_lcell_comb \u3|Add0~49 (
// Equation(s):
// \u3|Add0~49_sumout  = SUM(( \u3|Cont[16]~DUPLICATE_q  ) + ( GND ) + ( \u3|Add0~54  ))
// \u3|Add0~50  = CARRY(( \u3|Cont[16]~DUPLICATE_q  ) + ( GND ) + ( \u3|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|Cont[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~49_sumout ),
	.cout(\u3|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~49 .extended_lut = "off";
defparam \u3|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \u3|Cont[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[16]~DUPLICATE .is_wysiwyg = "true";
defparam \u3|Cont[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \u3|Add0~45 (
// Equation(s):
// \u3|Add0~45_sumout  = SUM(( \u3|Cont [17] ) + ( GND ) + ( \u3|Add0~50  ))
// \u3|Add0~46  = CARRY(( \u3|Cont [17] ) + ( GND ) + ( \u3|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|Cont [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~45_sumout ),
	.cout(\u3|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~45 .extended_lut = "off";
defparam \u3|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u3|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N20
dffeas \u3|Cont[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[17] .is_wysiwyg = "true";
defparam \u3|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \u3|Add0~41 (
// Equation(s):
// \u3|Add0~41_sumout  = SUM(( \u3|Cont [18] ) + ( GND ) + ( \u3|Add0~46  ))
// \u3|Add0~42  = CARRY(( \u3|Cont [18] ) + ( GND ) + ( \u3|Add0~46  ))

	.dataa(!\u3|Cont [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~41_sumout ),
	.cout(\u3|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~41 .extended_lut = "off";
defparam \u3|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N22
dffeas \u3|Cont[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[18] .is_wysiwyg = "true";
defparam \u3|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \u3|Add0~37 (
// Equation(s):
// \u3|Add0~37_sumout  = SUM(( \u3|Cont [19] ) + ( GND ) + ( \u3|Add0~42  ))
// \u3|Add0~38  = CARRY(( \u3|Cont [19] ) + ( GND ) + ( \u3|Add0~42  ))

	.dataa(gnd),
	.datab(!\u3|Cont [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~37_sumout ),
	.cout(\u3|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~37 .extended_lut = "off";
defparam \u3|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \u3|Cont[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[19] .is_wysiwyg = "true";
defparam \u3|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \u3|Add0~5 (
// Equation(s):
// \u3|Add0~5_sumout  = SUM(( \u3|Cont [20] ) + ( GND ) + ( \u3|Add0~38  ))
// \u3|Add0~6  = CARRY(( \u3|Cont [20] ) + ( GND ) + ( \u3|Add0~38  ))

	.dataa(!\u3|Cont [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~5_sumout ),
	.cout(\u3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~5 .extended_lut = "off";
defparam \u3|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N29
dffeas \u3|Cont[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[20] .is_wysiwyg = "true";
defparam \u3|Cont[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \u3|Add0~9 (
// Equation(s):
// \u3|Add0~9_sumout  = SUM(( \u3|Cont [0] ) + ( \u3|Cont [1] ) + ( !VCC ))
// \u3|Add0~10  = CARRY(( \u3|Cont [0] ) + ( \u3|Cont [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u3|Cont [0]),
	.datac(!\u3|Cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~9_sumout ),
	.cout(\u3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~9 .extended_lut = "off";
defparam \u3|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \u3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \u3|Cont[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[1] .is_wysiwyg = "true";
defparam \u3|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \u3|Equal0~0 (
// Equation(s):
// \u3|Equal0~0_combout  = (\u3|Cont [1] & \u3|Cont [0])

	.dataa(!\u3|Cont [1]),
	.datab(!\u3|Cont [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~0 .extended_lut = "off";
defparam \u3|Equal0~0 .lut_mask = 64'h1111111111111111;
defparam \u3|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \u3|Equal0~3 (
// Equation(s):
// \u3|Equal0~3_combout  = ( \u3|Cont [12] & ( \u3|Cont [13] & ( (\u3|Cont [11] & (\u3|Cont [8] & (\u3|Cont [9] & \u3|Cont [10]))) ) ) )

	.dataa(!\u3|Cont [11]),
	.datab(!\u3|Cont [8]),
	.datac(!\u3|Cont [9]),
	.datad(!\u3|Cont [10]),
	.datae(!\u3|Cont [12]),
	.dataf(!\u3|Cont [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~3 .extended_lut = "off";
defparam \u3|Equal0~3 .lut_mask = 64'h0000000000000001;
defparam \u3|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N16
dffeas \u3|Cont[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[16] .is_wysiwyg = "true";
defparam \u3|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \u3|Equal0~2 (
// Equation(s):
// \u3|Equal0~2_combout  = ( \u3|Cont [18] & ( \u3|Cont [16] & ( (\u3|Cont [17] & (\u3|Cont [19] & (\u3|Cont [14] & \u3|Cont [15]))) ) ) )

	.dataa(!\u3|Cont [17]),
	.datab(!\u3|Cont [19]),
	.datac(!\u3|Cont [14]),
	.datad(!\u3|Cont [15]),
	.datae(!\u3|Cont [18]),
	.dataf(!\u3|Cont [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~2 .extended_lut = "off";
defparam \u3|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \u3|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \u3|Cont[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[21] .is_wysiwyg = "true";
defparam \u3|Cont[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \u3|Add0~1 (
// Equation(s):
// \u3|Add0~1_sumout  = SUM(( \u3|Cont [21] ) + ( GND ) + ( \u3|Add0~6  ))

	.dataa(gnd),
	.datab(!\u3|Cont [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~1 .extended_lut = "off";
defparam \u3|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \u3|Cont[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[21]~DUPLICATE .is_wysiwyg = "true";
defparam \u3|Cont[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \u3|Equal0~4 (
// Equation(s):
// \u3|Equal0~4_combout  = ( \u3|Equal0~2_combout  & ( \u3|Cont[21]~DUPLICATE_q  & ( (!\u3|Cont [20]) # ((!\u3|Equal0~1_combout ) # ((!\u3|Equal0~0_combout ) # (!\u3|Equal0~3_combout ))) ) ) ) # ( !\u3|Equal0~2_combout  & ( \u3|Cont[21]~DUPLICATE_q  ) ) # ( 
// \u3|Equal0~2_combout  & ( !\u3|Cont[21]~DUPLICATE_q  ) ) # ( !\u3|Equal0~2_combout  & ( !\u3|Cont[21]~DUPLICATE_q  ) )

	.dataa(!\u3|Cont [20]),
	.datab(!\u3|Equal0~1_combout ),
	.datac(!\u3|Equal0~0_combout ),
	.datad(!\u3|Equal0~3_combout ),
	.datae(!\u3|Equal0~2_combout ),
	.dataf(!\u3|Cont[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~4 .extended_lut = "off";
defparam \u3|Equal0~4 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \u3|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N9
cyclonev_lcell_comb \u3|Cont[0]~0 (
// Equation(s):
// \u3|Cont[0]~0_combout  = ( !\u3|Cont [0] & ( \u3|Equal0~4_combout  ) ) # ( \u3|Cont [0] & ( !\u3|Equal0~4_combout  ) ) # ( !\u3|Cont [0] & ( !\u3|Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u3|Cont [0]),
	.dataf(!\u3|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Cont[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Cont[0]~0 .extended_lut = "off";
defparam \u3|Cont[0]~0 .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \u3|Cont[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N10
dffeas \u3|Cont[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Cont[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[0] .is_wysiwyg = "true";
defparam \u3|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N33
cyclonev_lcell_comb \u3|Add0~33 (
// Equation(s):
// \u3|Add0~33_sumout  = SUM(( \u3|Cont [2] ) + ( GND ) + ( \u3|Add0~10  ))
// \u3|Add0~34  = CARRY(( \u3|Cont [2] ) + ( GND ) + ( \u3|Add0~10  ))

	.dataa(!\u3|Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u3|Add0~33_sumout ),
	.cout(\u3|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u3|Add0~33 .extended_lut = "off";
defparam \u3|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u3|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N35
dffeas \u3|Cont[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[2] .is_wysiwyg = "true";
defparam \u3|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \u3|Cont[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[3] .is_wysiwyg = "true";
defparam \u3|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N47
dffeas \u3|Cont[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u3|Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \u3|Equal0~1 (
// Equation(s):
// \u3|Equal0~1_combout  = ( \u3|Cont [4] & ( \u3|Cont [7] & ( (\u3|Cont [3] & (\u3|Cont[6]~DUPLICATE_q  & (\u3|Cont [2] & \u3|Cont [5]))) ) ) )

	.dataa(!\u3|Cont [3]),
	.datab(!\u3|Cont[6]~DUPLICATE_q ),
	.datac(!\u3|Cont [2]),
	.datad(!\u3|Cont [5]),
	.datae(!\u3|Cont [4]),
	.dataf(!\u3|Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~1 .extended_lut = "off";
defparam \u3|Equal0~1 .lut_mask = 64'h0000000000000001;
defparam \u3|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \u3|Equal0~5 (
// Equation(s):
// \u3|Equal0~5_combout  = ( \u3|Equal0~3_combout  & ( (\u3|Equal0~1_combout  & (\u3|Equal0~0_combout  & \u3|Equal0~2_combout )) ) )

	.dataa(gnd),
	.datab(!\u3|Equal0~1_combout ),
	.datac(!\u3|Equal0~0_combout ),
	.datad(!\u3|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\u3|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|Equal0~5 .extended_lut = "off";
defparam \u3|Equal0~5 .lut_mask = 64'h0000000000030003;
defparam \u3|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N57
cyclonev_lcell_comb \u3|oRST_1~0 (
// Equation(s):
// \u3|oRST_1~0_combout  = ( \u3|oRST_1~q  ) # ( !\u3|oRST_1~q  & ( (\u3|Cont [21] & ((\u3|Cont [20]) # (\u3|Equal0~5_combout ))) ) )

	.dataa(!\u3|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\u3|Cont [21]),
	.datad(!\u3|Cont [20]),
	.datae(gnd),
	.dataf(!\u3|oRST_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|oRST_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|oRST_1~0 .extended_lut = "off";
defparam \u3|oRST_1~0 .lut_mask = 64'h050F050FFFFFFFFF;
defparam \u3|oRST_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \u3|oRST_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u3|oRST_1~0_combout ),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|oRST_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|oRST_1 .is_wysiwyg = "true";
defparam \u3|oRST_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N48
cyclonev_lcell_comb \u12|Add1~5 (
// Equation(s):
// \u12|Add1~5_sumout  = SUM(( \u12|LRCK_1X_DIV [6] ) + ( GND ) + ( \u12|Add1~14  ))
// \u12|Add1~6  = CARRY(( \u12|LRCK_1X_DIV [6] ) + ( GND ) + ( \u12|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~5_sumout ),
	.cout(\u12|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~5 .extended_lut = "off";
defparam \u12|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N51
cyclonev_lcell_comb \u12|Add1~9 (
// Equation(s):
// \u12|Add1~9_sumout  = SUM(( \u12|LRCK_1X_DIV [7] ) + ( GND ) + ( \u12|Add1~6  ))
// \u12|Add1~10  = CARRY(( \u12|LRCK_1X_DIV [7] ) + ( GND ) + ( \u12|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~9_sumout ),
	.cout(\u12|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~9 .extended_lut = "off";
defparam \u12|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N53
dffeas \u12|LRCK_1X_DIV[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[7] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N54
cyclonev_lcell_comb \u12|Add1~1 (
// Equation(s):
// \u12|Add1~1_sumout  = SUM(( \u12|LRCK_1X_DIV [8] ) + ( GND ) + ( \u12|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~1 .extended_lut = "off";
defparam \u12|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N55
dffeas \u12|LRCK_1X_DIV[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[8] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N6
cyclonev_lcell_comb \u12|LessThan1~0 (
// Equation(s):
// \u12|LessThan1~0_combout  = ( \u12|LRCK_1X_DIV [8] & ( \u12|LRCK_1X_DIV [7] ) ) # ( !\u12|LRCK_1X_DIV [8] & ( \u12|LRCK_1X_DIV [7] & ( \u12|LRCK_1X_DIV [6] ) ) ) # ( \u12|LRCK_1X_DIV [8] & ( !\u12|LRCK_1X_DIV [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u12|LRCK_1X_DIV [6]),
	.datad(gnd),
	.datae(!\u12|LRCK_1X_DIV [8]),
	.dataf(!\u12|LRCK_1X_DIV [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|LessThan1~0 .extended_lut = "off";
defparam \u12|LessThan1~0 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \u12|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N32
dffeas \u12|LRCK_1X_DIV[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[0] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N33
cyclonev_lcell_comb \u12|Add1~29 (
// Equation(s):
// \u12|Add1~29_sumout  = SUM(( \u12|LRCK_1X_DIV [1] ) + ( GND ) + ( \u12|Add1~34  ))
// \u12|Add1~30  = CARRY(( \u12|LRCK_1X_DIV [1] ) + ( GND ) + ( \u12|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~29_sumout ),
	.cout(\u12|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~29 .extended_lut = "off";
defparam \u12|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N35
dffeas \u12|LRCK_1X_DIV[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[1] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N36
cyclonev_lcell_comb \u12|Add1~25 (
// Equation(s):
// \u12|Add1~25_sumout  = SUM(( \u12|LRCK_1X_DIV [2] ) + ( GND ) + ( \u12|Add1~30  ))
// \u12|Add1~26  = CARRY(( \u12|LRCK_1X_DIV [2] ) + ( GND ) + ( \u12|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~25_sumout ),
	.cout(\u12|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~25 .extended_lut = "off";
defparam \u12|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N38
dffeas \u12|LRCK_1X_DIV[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[2] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N39
cyclonev_lcell_comb \u12|Add1~21 (
// Equation(s):
// \u12|Add1~21_sumout  = SUM(( \u12|LRCK_1X_DIV [3] ) + ( GND ) + ( \u12|Add1~26  ))
// \u12|Add1~22  = CARRY(( \u12|LRCK_1X_DIV [3] ) + ( GND ) + ( \u12|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~21_sumout ),
	.cout(\u12|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~21 .extended_lut = "off";
defparam \u12|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N41
dffeas \u12|LRCK_1X_DIV[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[3] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N42
cyclonev_lcell_comb \u12|Add1~17 (
// Equation(s):
// \u12|Add1~17_sumout  = SUM(( \u12|LRCK_1X_DIV [4] ) + ( GND ) + ( \u12|Add1~22  ))
// \u12|Add1~18  = CARRY(( \u12|LRCK_1X_DIV [4] ) + ( GND ) + ( \u12|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~17_sumout ),
	.cout(\u12|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~17 .extended_lut = "off";
defparam \u12|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N44
dffeas \u12|LRCK_1X_DIV[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[4] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N45
cyclonev_lcell_comb \u12|Add1~13 (
// Equation(s):
// \u12|Add1~13_sumout  = SUM(( \u12|LRCK_1X_DIV [5] ) + ( GND ) + ( \u12|Add1~18  ))
// \u12|Add1~14  = CARRY(( \u12|LRCK_1X_DIV [5] ) + ( GND ) + ( \u12|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u12|LRCK_1X_DIV [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u12|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u12|Add1~13_sumout ),
	.cout(\u12|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u12|Add1~13 .extended_lut = "off";
defparam \u12|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u12|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N47
dffeas \u12|LRCK_1X_DIV[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[5] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N50
dffeas \u12|LRCK_1X_DIV[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u12|LessThan1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X_DIV[6] .is_wysiwyg = "true";
defparam \u12|LRCK_1X_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N0
cyclonev_lcell_comb \u12|LRCK_1X~0 (
// Equation(s):
// \u12|LRCK_1X~0_combout  = ( \u12|LRCK_1X~q  & ( (!\u12|LRCK_1X_DIV [8] & ((!\u12|LRCK_1X_DIV [6]) # (!\u12|LRCK_1X_DIV [7]))) ) ) # ( !\u12|LRCK_1X~q  & ( ((\u12|LRCK_1X_DIV [6] & \u12|LRCK_1X_DIV [7])) # (\u12|LRCK_1X_DIV [8]) ) )

	.dataa(!\u12|LRCK_1X_DIV [6]),
	.datab(!\u12|LRCK_1X_DIV [8]),
	.datac(!\u12|LRCK_1X_DIV [7]),
	.datad(gnd),
	.datae(!\u12|LRCK_1X~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|LRCK_1X~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|LRCK_1X~0 .extended_lut = "off";
defparam \u12|LRCK_1X~0 .lut_mask = 64'h3737C8C83737C8C8;
defparam \u12|LRCK_1X~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \u12|LRCK_1X (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|LRCK_1X~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|LRCK_1X~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u12|LRCK_1X .is_wysiwyg = "true";
defparam \u12|LRCK_1X .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N16
dffeas \u12|BCK_DIV[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|BCK_DIV~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|BCK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|BCK_DIV[2] .is_wysiwyg = "true";
defparam \u12|BCK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N26
dffeas \u12|BCK_DIV[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|BCK_DIV~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|BCK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|BCK_DIV[1] .is_wysiwyg = "true";
defparam \u12|BCK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N24
cyclonev_lcell_comb \u12|BCK_DIV~1 (
// Equation(s):
// \u12|BCK_DIV~1_combout  = ( \u12|BCK_DIV [0] & ( (!\u12|BCK_DIV[2]~DUPLICATE_q  & !\u12|BCK_DIV [1]) ) ) # ( !\u12|BCK_DIV [0] & ( (!\u12|BCK_DIV[2]~DUPLICATE_q  & \u12|BCK_DIV [1]) ) )

	.dataa(gnd),
	.datab(!\u12|BCK_DIV[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u12|BCK_DIV [1]),
	.datae(gnd),
	.dataf(!\u12|BCK_DIV [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|BCK_DIV~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|BCK_DIV~1 .extended_lut = "off";
defparam \u12|BCK_DIV~1 .lut_mask = 64'h00CC00CCCC00CC00;
defparam \u12|BCK_DIV~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N25
dffeas \u12|BCK_DIV[1]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|BCK_DIV~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|BCK_DIV[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u12|BCK_DIV[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u12|BCK_DIV[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N15
cyclonev_lcell_comb \u12|BCK_DIV~0 (
// Equation(s):
// \u12|BCK_DIV~0_combout  = ( \u12|BCK_DIV[1]~DUPLICATE_q  & ( (\u12|BCK_DIV [0] & !\u12|BCK_DIV [2]) ) ) # ( !\u12|BCK_DIV[1]~DUPLICATE_q  & ( (!\u12|BCK_DIV [0] & \u12|BCK_DIV [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u12|BCK_DIV [0]),
	.datad(!\u12|BCK_DIV [2]),
	.datae(gnd),
	.dataf(!\u12|BCK_DIV[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|BCK_DIV~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|BCK_DIV~0 .extended_lut = "off";
defparam \u12|BCK_DIV~0 .lut_mask = 64'h00F000F00F000F00;
defparam \u12|BCK_DIV~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \u12|BCK_DIV[2]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|BCK_DIV~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|BCK_DIV[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u12|BCK_DIV[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u12|BCK_DIV[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N27
cyclonev_lcell_comb \u12|BCK_DIV~2 (
// Equation(s):
// \u12|BCK_DIV~2_combout  = ( \u12|BCK_DIV[1]~DUPLICATE_q  & ( (!\u12|BCK_DIV[2]~DUPLICATE_q  & !\u12|BCK_DIV [0]) ) ) # ( !\u12|BCK_DIV[1]~DUPLICATE_q  & ( !\u12|BCK_DIV [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u12|BCK_DIV[2]~DUPLICATE_q ),
	.datad(!\u12|BCK_DIV [0]),
	.datae(gnd),
	.dataf(!\u12|BCK_DIV[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|BCK_DIV~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|BCK_DIV~2 .extended_lut = "off";
defparam \u12|BCK_DIV~2 .lut_mask = 64'hFF00FF00F000F000;
defparam \u12|BCK_DIV~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N28
dffeas \u12|BCK_DIV[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|BCK_DIV~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|BCK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u12|BCK_DIV[0] .is_wysiwyg = "true";
defparam \u12|BCK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y10_N12
cyclonev_lcell_comb \u12|oAUD_BCK~0 (
// Equation(s):
// \u12|oAUD_BCK~0_combout  = ( \u12|BCK_DIV [2] & ( !\u12|oAUD_BCK~q  $ (((!\u12|BCK_DIV [0] & !\u12|BCK_DIV [1]))) ) ) # ( !\u12|BCK_DIV [2] & ( \u12|oAUD_BCK~q  ) )

	.dataa(gnd),
	.datab(!\u12|BCK_DIV [0]),
	.datac(!\u12|BCK_DIV [1]),
	.datad(!\u12|oAUD_BCK~q ),
	.datae(gnd),
	.dataf(!\u12|BCK_DIV [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u12|oAUD_BCK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u12|oAUD_BCK~0 .extended_lut = "off";
defparam \u12|oAUD_BCK~0 .lut_mask = 64'h00FF00FF3FC03FC0;
defparam \u12|oAUD_BCK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \u12|oAUD_BCK (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[2]~CLKENA0_outclk ),
	.d(\u12|oAUD_BCK~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u12|oAUD_BCK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u12|oAUD_BCK .is_wysiwyg = "true";
defparam \u12|oAUD_BCK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cyclonev_clkena \TD_CLK27~inputCLKENA0 (
	.inclk(\TD_CLK27~input_o ),
	.ena(vcc),
	.outclk(\TD_CLK27~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \TD_CLK27~inputCLKENA0 .clock_type = "global clock";
defparam \TD_CLK27~inputCLKENA0 .disable_mode = "low";
defparam \TD_CLK27~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \TD_CLK27~inputCLKENA0 .ena_register_power_up = "high";
defparam \TD_CLK27~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # ((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q )) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h0000FFFF0500FAFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \u3|oRST_0~0 (
// Equation(s):
// \u3|oRST_0~0_combout  = ( !\u3|Cont [21] & ( !\u3|oRST_0~q  ) )

	.dataa(gnd),
	.datab(!\u3|oRST_0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|Cont [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|oRST_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|oRST_0~0 .extended_lut = "off";
defparam \u3|oRST_0~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \u3|oRST_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \u3|Cont[20]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|Cont[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|Cont[20]~DUPLICATE .is_wysiwyg = "true";
defparam \u3|Cont[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \u3|oRST_0~1 (
// Equation(s):
// \u3|oRST_0~1_combout  = ( \u3|Equal0~1_combout  & ( \u3|Equal0~3_combout  & ( (!\u3|oRST_0~0_combout ) # ((\u3|Equal0~0_combout  & (\u3|Equal0~2_combout  & \u3|Cont[20]~DUPLICATE_q ))) ) ) ) # ( !\u3|Equal0~1_combout  & ( \u3|Equal0~3_combout  & ( 
// !\u3|oRST_0~0_combout  ) ) ) # ( \u3|Equal0~1_combout  & ( !\u3|Equal0~3_combout  & ( !\u3|oRST_0~0_combout  ) ) ) # ( !\u3|Equal0~1_combout  & ( !\u3|Equal0~3_combout  & ( !\u3|oRST_0~0_combout  ) ) )

	.dataa(!\u3|oRST_0~0_combout ),
	.datab(!\u3|Equal0~0_combout ),
	.datac(!\u3|Equal0~2_combout ),
	.datad(!\u3|Cont[20]~DUPLICATE_q ),
	.datae(!\u3|Equal0~1_combout ),
	.dataf(!\u3|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|oRST_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|oRST_0~1 .extended_lut = "off";
defparam \u3|oRST_0~1 .lut_mask = 64'hAAAAAAAAAAAAAAAB;
defparam \u3|oRST_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \u3|oRST_0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u3|oRST_0~1_combout ),
	.asdata(vcc),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|oRST_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|oRST_0 .is_wysiwyg = "true";
defparam \u3|oRST_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N16
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000000050005000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) ) ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0000FFFF5050AFAF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'h0000000008000000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N49
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N58
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N9
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h00FF00FF0AF50AF5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// ((((!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h00FF00FF20DF20DF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N53
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF4000BFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q )) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] $ (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1])

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'hA5A5A5A5A5A5A5A5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h00FF00FF55AA55AA;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ 
// (((\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h00FF00FFC03FC03F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N41
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N0
cyclonev_lcell_comb \u4|Add0~1 (
// Equation(s):
// \u4|Add0~1_sumout  = SUM(( \u4|Cont [0] ) + ( VCC ) + ( !VCC ))
// \u4|Add0~2  = CARRY(( \u4|Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u4|Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~1_sumout ),
	.cout(\u4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~1 .extended_lut = "off";
defparam \u4|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \u4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N52
cyclonev_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N5
dffeas \u4|Window[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[7]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[7] .is_wysiwyg = "true";
defparam \u4|Window[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N58
dffeas \u4|Window[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [7]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[15] .is_wysiwyg = "true";
defparam \u4|Window[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N32
dffeas \u4|Window[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[6] .is_wysiwyg = "true";
defparam \u4|Window[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N28
dffeas \u4|Window[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [6]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[14] .is_wysiwyg = "true";
defparam \u4|Window[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \u4|Window[1]~feeder (
// Equation(s):
// \u4|Window[1]~feeder_combout  = \TD_DATA[1]~input_o 

	.dataa(gnd),
	.datab(!\TD_DATA[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Window[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Window[1]~feeder .extended_lut = "off";
defparam \u4|Window[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u4|Window[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N50
dffeas \u4|Window[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Window[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[1] .is_wysiwyg = "true";
defparam \u4|Window[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N41
dffeas \u4|Window[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [1]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[9] .is_wysiwyg = "true";
defparam \u4|Window[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N10
dffeas \u4|Window[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [9]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[17] .is_wysiwyg = "true";
defparam \u4|Window[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N52
cyclonev_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y9_N56
dffeas \u4|Window[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[4]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[4] .is_wysiwyg = "true";
defparam \u4|Window[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N4
dffeas \u4|Window[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [4]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[12] .is_wysiwyg = "true";
defparam \u4|Window[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N30
cyclonev_lcell_comb \u4|Window[0]~feeder (
// Equation(s):
// \u4|Window[0]~feeder_combout  = ( \TD_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Window[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Window[0]~feeder .extended_lut = "off";
defparam \u4|Window[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Window[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N32
dffeas \u4|Window[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Window[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[0] .is_wysiwyg = "true";
defparam \u4|Window[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N14
dffeas \u4|Window[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [0]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[8] .is_wysiwyg = "true";
defparam \u4|Window[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N2
dffeas \u4|Window[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [8]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[16] .is_wysiwyg = "true";
defparam \u4|Window[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N35
cyclonev_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y9_N53
dffeas \u4|Window[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[5]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[5] .is_wysiwyg = "true";
defparam \u4|Window[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N35
dffeas \u4|Window[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [5]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[13] .is_wysiwyg = "true";
defparam \u4|Window[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \u4|Equal0~3 (
// Equation(s):
// \u4|Equal0~3_combout  = ( \u4|Window [16] & ( !\u4|Window [13] & ( (!\u4|Window [15] & (!\u4|Window [14] & (\u4|Window [17] & !\u4|Window [12]))) ) ) )

	.dataa(!\u4|Window [15]),
	.datab(!\u4|Window [14]),
	.datac(!\u4|Window [17]),
	.datad(!\u4|Window [12]),
	.datae(!\u4|Window [16]),
	.dataf(!\u4|Window [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal0~3 .extended_lut = "off";
defparam \u4|Equal0~3 .lut_mask = 64'h0000080000000000;
defparam \u4|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N35
cyclonev_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N58
dffeas \u4|Window[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[3] .is_wysiwyg = "true";
defparam \u4|Window[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N52
cyclonev_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y9_N38
dffeas \u4|Window[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[2] .is_wysiwyg = "true";
defparam \u4|Window[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N9
cyclonev_lcell_comb \u4|Equal0~0 (
// Equation(s):
// \u4|Equal0~0_combout  = ( !\u4|Window [2] & ( !\u4|Window [0] & ( (!\u4|Window [4] & (!\u4|Window [5] & (!\u4|Window [3] & !\u4|Window [1]))) ) ) )

	.dataa(!\u4|Window [4]),
	.datab(!\u4|Window [5]),
	.datac(!\u4|Window [3]),
	.datad(!\u4|Window [1]),
	.datae(!\u4|Window [2]),
	.dataf(!\u4|Window [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal0~0 .extended_lut = "off";
defparam \u4|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \u4|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N22
dffeas \u4|Window[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [2]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[10] .is_wysiwyg = "true";
defparam \u4|Window[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N16
dffeas \u4|Window[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [3]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[11] .is_wysiwyg = "true";
defparam \u4|Window[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \u4|Equal0~1 (
// Equation(s):
// \u4|Equal0~1_combout  = ( !\u4|Window [7] & ( !\u4|Window [11] & ( (!\u4|Window [6] & (!\u4|Window [9] & (!\u4|Window [10] & !\u4|Window [8]))) ) ) )

	.dataa(!\u4|Window [6]),
	.datab(!\u4|Window [9]),
	.datac(!\u4|Window [10]),
	.datad(!\u4|Window [8]),
	.datae(!\u4|Window [7]),
	.dataf(!\u4|Window [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal0~1 .extended_lut = "off";
defparam \u4|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u4|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N49
dffeas \u4|Window[21] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [13]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[21] .is_wysiwyg = "true";
defparam \u4|Window[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N8
dffeas \u4|Window[23] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [15]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[23] .is_wysiwyg = "true";
defparam \u4|Window[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N26
dffeas \u4|Window[22] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [14]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[22] .is_wysiwyg = "true";
defparam \u4|Window[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N47
dffeas \u4|Window[18] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [10]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[18] .is_wysiwyg = "true";
defparam \u4|Window[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N44
dffeas \u4|Window[20] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [12]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[20] .is_wysiwyg = "true";
defparam \u4|Window[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N20
dffeas \u4|Window[19] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Window [11]),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Window [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Window[19] .is_wysiwyg = "true";
defparam \u4|Window[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \u4|Equal0~2 (
// Equation(s):
// \u4|Equal0~2_combout  = ( \u4|Window [20] & ( \u4|Window [19] & ( (\u4|Window [21] & (\u4|Window [23] & (\u4|Window [22] & \u4|Window [18]))) ) ) )

	.dataa(!\u4|Window [21]),
	.datab(!\u4|Window [23]),
	.datac(!\u4|Window [22]),
	.datad(!\u4|Window [18]),
	.datae(!\u4|Window [20]),
	.dataf(!\u4|Window [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal0~2 .extended_lut = "off";
defparam \u4|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \u4|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \u4|SAV (
// Equation(s):
// \u4|SAV~combout  = ( \u4|Equal0~2_combout  & ( (\u4|Equal0~3_combout  & (\u4|Equal0~0_combout  & (!\TD_DATA[4]~input_o  & \u4|Equal0~1_combout ))) ) )

	.dataa(!\u4|Equal0~3_combout ),
	.datab(!\u4|Equal0~0_combout ),
	.datac(!\TD_DATA[4]~input_o ),
	.datad(!\u4|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\u4|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|SAV~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|SAV .extended_lut = "off";
defparam \u4|SAV .lut_mask = 64'h0000000000100010;
defparam \u4|SAV .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N12
cyclonev_lcell_comb \u4|Add0~65 (
// Equation(s):
// \u4|Add0~65_sumout  = SUM(( \u4|Cont [4] ) + ( GND ) + ( \u4|Add0~70  ))
// \u4|Add0~66  = CARRY(( \u4|Cont [4] ) + ( GND ) + ( \u4|Add0~70  ))

	.dataa(gnd),
	.datab(!\u4|Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~65_sumout ),
	.cout(\u4|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~65 .extended_lut = "off";
defparam \u4|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u4|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N15
cyclonev_lcell_comb \u4|Add0~41 (
// Equation(s):
// \u4|Add0~41_sumout  = SUM(( \u4|Cont [5] ) + ( GND ) + ( \u4|Add0~66  ))
// \u4|Add0~42  = CARRY(( \u4|Cont [5] ) + ( GND ) + ( \u4|Add0~66  ))

	.dataa(!\u4|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~41_sumout ),
	.cout(\u4|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~41 .extended_lut = "off";
defparam \u4|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \u4|Cont[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[5] .is_wysiwyg = "true";
defparam \u4|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N18
cyclonev_lcell_comb \u4|Add0~37 (
// Equation(s):
// \u4|Add0~37_sumout  = SUM(( \u4|Cont [6] ) + ( GND ) + ( \u4|Add0~42  ))
// \u4|Add0~38  = CARRY(( \u4|Cont [6] ) + ( GND ) + ( \u4|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~37_sumout ),
	.cout(\u4|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~37 .extended_lut = "off";
defparam \u4|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u4|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N20
dffeas \u4|Cont[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[6] .is_wysiwyg = "true";
defparam \u4|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N21
cyclonev_lcell_comb \u4|Add0~53 (
// Equation(s):
// \u4|Add0~53_sumout  = SUM(( \u4|Cont [7] ) + ( GND ) + ( \u4|Add0~38  ))
// \u4|Add0~54  = CARRY(( \u4|Cont [7] ) + ( GND ) + ( \u4|Add0~38  ))

	.dataa(!\u4|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~53_sumout ),
	.cout(\u4|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~53 .extended_lut = "off";
defparam \u4|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \u4|Cont[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[7] .is_wysiwyg = "true";
defparam \u4|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N24
cyclonev_lcell_comb \u4|Add0~57 (
// Equation(s):
// \u4|Add0~57_sumout  = SUM(( \u4|Cont [8] ) + ( GND ) + ( \u4|Add0~54  ))
// \u4|Add0~58  = CARRY(( \u4|Cont [8] ) + ( GND ) + ( \u4|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Cont [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~57_sumout ),
	.cout(\u4|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~57 .extended_lut = "off";
defparam \u4|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u4|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N26
dffeas \u4|Cont[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[8] .is_wysiwyg = "true";
defparam \u4|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N27
cyclonev_lcell_comb \u4|Add0~49 (
// Equation(s):
// \u4|Add0~49_sumout  = SUM(( \u4|Cont [9] ) + ( GND ) + ( \u4|Add0~58  ))
// \u4|Add0~50  = CARRY(( \u4|Cont [9] ) + ( GND ) + ( \u4|Add0~58  ))

	.dataa(!\u4|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~49_sumout ),
	.cout(\u4|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~49 .extended_lut = "off";
defparam \u4|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \u4|Cont[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[9] .is_wysiwyg = "true";
defparam \u4|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \u4|Add0~45 (
// Equation(s):
// \u4|Add0~45_sumout  = SUM(( \u4|Cont [10] ) + ( GND ) + ( \u4|Add0~50  ))
// \u4|Add0~46  = CARRY(( \u4|Cont [10] ) + ( GND ) + ( \u4|Add0~50  ))

	.dataa(gnd),
	.datab(!\u4|Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~45_sumout ),
	.cout(\u4|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~45 .extended_lut = "off";
defparam \u4|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u4|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N32
dffeas \u4|Cont[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[10] .is_wysiwyg = "true";
defparam \u4|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N33
cyclonev_lcell_comb \u4|Add0~17 (
// Equation(s):
// \u4|Add0~17_sumout  = SUM(( \u4|Cont [11] ) + ( GND ) + ( \u4|Add0~46  ))
// \u4|Add0~18  = CARRY(( \u4|Cont [11] ) + ( GND ) + ( \u4|Add0~46  ))

	.dataa(!\u4|Cont [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~17_sumout ),
	.cout(\u4|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~17 .extended_lut = "off";
defparam \u4|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N35
dffeas \u4|Cont[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[11] .is_wysiwyg = "true";
defparam \u4|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N36
cyclonev_lcell_comb \u4|Add0~13 (
// Equation(s):
// \u4|Add0~13_sumout  = SUM(( \u4|Cont [12] ) + ( GND ) + ( \u4|Add0~18  ))
// \u4|Add0~14  = CARRY(( \u4|Cont [12] ) + ( GND ) + ( \u4|Add0~18  ))

	.dataa(!\u4|Cont [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~13_sumout ),
	.cout(\u4|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~13 .extended_lut = "off";
defparam \u4|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \u4|Cont[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[12] .is_wysiwyg = "true";
defparam \u4|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \u4|LessThan0~0 (
// Equation(s):
// \u4|LessThan0~0_combout  = ( \u4|Cont [5] & ( \u4|Cont [10] & ( ((\u4|Cont [8] & \u4|Cont [7])) # (\u4|Cont [9]) ) ) ) # ( !\u4|Cont [5] & ( \u4|Cont [10] & ( ((\u4|Cont [6] & (\u4|Cont [8] & \u4|Cont [7]))) # (\u4|Cont [9]) ) ) )

	.dataa(!\u4|Cont [6]),
	.datab(!\u4|Cont [9]),
	.datac(!\u4|Cont [8]),
	.datad(!\u4|Cont [7]),
	.datae(!\u4|Cont [5]),
	.dataf(!\u4|Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|LessThan0~0 .extended_lut = "off";
defparam \u4|LessThan0~0 .lut_mask = 64'h000000003337333F;
defparam \u4|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N39
cyclonev_lcell_comb \u4|Add0~33 (
// Equation(s):
// \u4|Add0~33_sumout  = SUM(( GND ) + ( \u4|Cont [13] ) + ( \u4|Add0~14  ))
// \u4|Add0~34  = CARRY(( GND ) + ( \u4|Cont [13] ) + ( \u4|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u4|Cont [13]),
	.datag(gnd),
	.cin(\u4|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~33_sumout ),
	.cout(\u4|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~33 .extended_lut = "off";
defparam \u4|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \u4|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N41
dffeas \u4|Cont[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[13] .is_wysiwyg = "true";
defparam \u4|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \u4|Add0~29 (
// Equation(s):
// \u4|Add0~29_sumout  = SUM(( \u4|Cont [14] ) + ( GND ) + ( \u4|Add0~34  ))
// \u4|Add0~30  = CARRY(( \u4|Cont [14] ) + ( GND ) + ( \u4|Add0~34  ))

	.dataa(gnd),
	.datab(!\u4|Cont [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~29_sumout ),
	.cout(\u4|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~29 .extended_lut = "off";
defparam \u4|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u4|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \u4|Cont[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[14] .is_wysiwyg = "true";
defparam \u4|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N45
cyclonev_lcell_comb \u4|Add0~25 (
// Equation(s):
// \u4|Add0~25_sumout  = SUM(( \u4|Cont [15] ) + ( GND ) + ( \u4|Add0~30  ))
// \u4|Add0~26  = CARRY(( \u4|Cont [15] ) + ( GND ) + ( \u4|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Cont [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~25_sumout ),
	.cout(\u4|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~25 .extended_lut = "off";
defparam \u4|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u4|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \u4|Cont[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[15] .is_wysiwyg = "true";
defparam \u4|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \u4|Add0~9 (
// Equation(s):
// \u4|Add0~9_sumout  = SUM(( \u4|Cont [16] ) + ( GND ) + ( \u4|Add0~26  ))
// \u4|Add0~10  = CARRY(( \u4|Cont [16] ) + ( GND ) + ( \u4|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Cont [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~9_sumout ),
	.cout(\u4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~9 .extended_lut = "off";
defparam \u4|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \u4|Cont[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[16] .is_wysiwyg = "true";
defparam \u4|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N51
cyclonev_lcell_comb \u4|Add0~21 (
// Equation(s):
// \u4|Add0~21_sumout  = SUM(( \u4|Cont [17] ) + ( GND ) + ( \u4|Add0~10  ))

	.dataa(!\u4|Cont [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~21 .extended_lut = "off";
defparam \u4|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N53
dffeas \u4|Cont[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[17] .is_wysiwyg = "true";
defparam \u4|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N54
cyclonev_lcell_comb \u4|Equal1~0 (
// Equation(s):
// \u4|Equal1~0_combout  = ( !\u4|Cont [15] & ( !\u4|Cont [11] & ( (!\u4|Cont [17] & (!\u4|Cont [14] & !\u4|Cont [13])) ) ) )

	.dataa(!\u4|Cont [17]),
	.datab(!\u4|Cont [14]),
	.datac(!\u4|Cont [13]),
	.datad(gnd),
	.datae(!\u4|Cont [15]),
	.dataf(!\u4|Cont [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal1~0 .extended_lut = "off";
defparam \u4|Equal1~0 .lut_mask = 64'h8080000000000000;
defparam \u4|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N33
cyclonev_lcell_comb \u4|Equal0~4 (
// Equation(s):
// \u4|Equal0~4_combout  = ( \u4|Equal0~2_combout  & ( (\u4|Equal0~3_combout  & (\u4|Equal0~0_combout  & \u4|Equal0~1_combout )) ) )

	.dataa(!\u4|Equal0~3_combout ),
	.datab(!\u4|Equal0~0_combout ),
	.datac(!\u4|Equal0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u4|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal0~4 .extended_lut = "off";
defparam \u4|Equal0~4 .lut_mask = 64'h0000000001010101;
defparam \u4|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \u4|Cont[7]~0 (
// Equation(s):
// \u4|Cont[7]~0_combout  = ( \TD_DATA[4]~input_o  & ( \u4|Equal0~4_combout  & ( (!\u4|Cont [12] & (!\u4|LessThan0~0_combout  & (!\u4|Cont [16] & \u4|Equal1~0_combout ))) ) ) ) # ( !\TD_DATA[4]~input_o  & ( \u4|Equal0~4_combout  ) ) # ( \TD_DATA[4]~input_o  
// & ( !\u4|Equal0~4_combout  & ( (!\u4|Cont [12] & (!\u4|LessThan0~0_combout  & (!\u4|Cont [16] & \u4|Equal1~0_combout ))) ) ) ) # ( !\TD_DATA[4]~input_o  & ( !\u4|Equal0~4_combout  & ( (!\u4|Cont [12] & (!\u4|LessThan0~0_combout  & (!\u4|Cont [16] & 
// \u4|Equal1~0_combout ))) ) ) )

	.dataa(!\u4|Cont [12]),
	.datab(!\u4|LessThan0~0_combout ),
	.datac(!\u4|Cont [16]),
	.datad(!\u4|Equal1~0_combout ),
	.datae(!\TD_DATA[4]~input_o ),
	.dataf(!\u4|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cont[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cont[7]~0 .extended_lut = "off";
defparam \u4|Cont[7]~0 .lut_mask = 64'h00800080FFFF0080;
defparam \u4|Cont[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \u4|Cont[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[0] .is_wysiwyg = "true";
defparam \u4|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N3
cyclonev_lcell_comb \u4|Add0~5 (
// Equation(s):
// \u4|Add0~5_sumout  = SUM(( \u4|Cont [1] ) + ( GND ) + ( \u4|Add0~2  ))
// \u4|Add0~6  = CARRY(( \u4|Cont [1] ) + ( GND ) + ( \u4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~5_sumout ),
	.cout(\u4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~5 .extended_lut = "off";
defparam \u4|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \u4|Cont[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[1] .is_wysiwyg = "true";
defparam \u4|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N6
cyclonev_lcell_comb \u4|Add0~61 (
// Equation(s):
// \u4|Add0~61_sumout  = SUM(( \u4|Cont [2] ) + ( GND ) + ( \u4|Add0~6  ))
// \u4|Add0~62  = CARRY(( \u4|Cont [2] ) + ( GND ) + ( \u4|Add0~6  ))

	.dataa(gnd),
	.datab(!\u4|Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~61_sumout ),
	.cout(\u4|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~61 .extended_lut = "off";
defparam \u4|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u4|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \u4|Cont[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[2] .is_wysiwyg = "true";
defparam \u4|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N9
cyclonev_lcell_comb \u4|Add0~69 (
// Equation(s):
// \u4|Add0~69_sumout  = SUM(( \u4|Cont [3] ) + ( GND ) + ( \u4|Add0~62  ))
// \u4|Add0~70  = CARRY(( \u4|Cont [3] ) + ( GND ) + ( \u4|Add0~62  ))

	.dataa(!\u4|Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u4|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u4|Add0~69_sumout ),
	.cout(\u4|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u4|Add0~69 .extended_lut = "off";
defparam \u4|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \u4|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \u4|Cont[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[3] .is_wysiwyg = "true";
defparam \u4|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N14
dffeas \u4|Cont[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(\u4|SAV~combout ),
	.sload(gnd),
	.ena(\u4|Cont[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cont[4] .is_wysiwyg = "true";
defparam \u4|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Cont [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[3] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9_combout  = ( \u4|Cont [10] & ( (!\u4|Cont [8] & ((!\u4|Cont [9] & (\u4|Cont [6] & !\u4|Cont [7])) # (\u4|Cont [9] & (!\u4|Cont [6] & \u4|Cont [7])))) ) ) # ( !\u4|Cont [10] & ( 
// (!\u4|Cont [8] & (\u4|Cont [9] & (!\u4|Cont [6] & !\u4|Cont [7]))) ) )

	.dataa(!\u4|Cont [8]),
	.datab(!\u4|Cont [9]),
	.datac(!\u4|Cont [6]),
	.datad(!\u4|Cont [7]),
	.datae(gnd),
	.dataf(!\u4|Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9 .lut_mask = 64'h2000200008200820;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N14
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[23]~9_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[3] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12_combout  = ( \u4|Cont [6] & ( \u4|Cont [10] & ( !\u4|Cont [9] $ (((!\u4|Cont [7] & !\u4|Cont [8]))) ) ) ) # ( !\u4|Cont [6] & ( \u4|Cont [10] & ( (!\u4|Cont [9] & (!\u4|Cont [7] & 
// !\u4|Cont [8])) # (\u4|Cont [9] & ((\u4|Cont [8]))) ) ) ) # ( \u4|Cont [6] & ( !\u4|Cont [10] & ( !\u4|Cont [9] ) ) ) # ( !\u4|Cont [6] & ( !\u4|Cont [10] & ( (\u4|Cont [9] & ((\u4|Cont [8]) # (\u4|Cont [7]))) ) ) )

	.dataa(!\u4|Cont [7]),
	.datab(!\u4|Cont [9]),
	.datac(!\u4|Cont [8]),
	.datad(gnd),
	.datae(!\u4|Cont [6]),
	.dataf(!\u4|Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12 .lut_mask = 64'h1313CCCC83836C6C;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[20]~12_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[0] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N47
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Cont [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[4] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N3
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10_combout  = ( \u4|Cont [8] & ( (!\u4|Cont [10] & (((!\u4|Cont [9]) # (\u4|Cont [6])) # (\u4|Cont [7]))) # (\u4|Cont [10] & (\u4|Cont [7] & ((!\u4|Cont [9]) # (\u4|Cont [6])))) ) ) # ( 
// !\u4|Cont [8] & ( (\u4|Cont [10] & (!\u4|Cont [7] & ((!\u4|Cont [6]) # (\u4|Cont [9])))) ) )

	.dataa(!\u4|Cont [10]),
	.datab(!\u4|Cont [7]),
	.datac(!\u4|Cont [9]),
	.datad(!\u4|Cont [6]),
	.datae(gnd),
	.dataf(!\u4|Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10 .lut_mask = 64'h44044404B2BBB2BB;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[2] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11_combout  = ( \u4|Cont [10] & ( (!\u4|Cont [8] & (!\u4|Cont [7] & ((!\u4|Cont [6]) # (\u4|Cont [9])))) # (\u4|Cont [8] & (!\u4|Cont [7] $ (((\u4|Cont [9] & !\u4|Cont [6]))))) ) ) # ( 
// !\u4|Cont [10] & ( (!\u4|Cont [9] & (((\u4|Cont [7])))) # (\u4|Cont [9] & ((!\u4|Cont [7] & (\u4|Cont [8] & !\u4|Cont [6])) # (\u4|Cont [7] & ((\u4|Cont [6]))))) ) )

	.dataa(!\u4|Cont [8]),
	.datab(!\u4|Cont [9]),
	.datac(!\u4|Cont [7]),
	.datad(!\u4|Cont [6]),
	.datae(gnd),
	.dataf(!\u4|Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h1C0F1C0FE170E170;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[1] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]) # 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0])))) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1 .lut_mask = 64'h10021002EFFDAFF5;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] $ (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4] & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3])))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] $ 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h33CC378833CC7780;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]) # 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]) # 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .lut_mask = 64'h5554400055566AAA;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] $ ((((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3])) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]) # 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4] $ 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0])))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4])))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4] $ 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0])))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1] & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [2]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [3]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [4]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [0]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFStage [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2 .lut_mask = 64'h03FC308F03F8708F;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N48
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ) # 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1])))) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 64'h00002244FDFBDDBB;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N27
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] $ (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  $ (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & 
// (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  $ (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]))))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] $ (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  $ 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3 .lut_mask = 64'h0E0F3CC31E0B3CC3;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N6
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]) # 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ))))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & 
// ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]) # 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & 
// ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & 
// ( (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout )))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .lut_mask = 64'h0E0C1E3C0C083C78;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N57
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]))))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3] ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout  & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3])))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~1_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [3]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4 .lut_mask = 64'h01EEFF0011EAFF00;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N26
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Cont [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[2] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N18
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & 
// ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]))) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1])) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7 .lut_mask = 64'h01FF11FFEE00EA00;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N0
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout )))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  
// & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout )))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8 .lut_mask = 64'h0E3C0F0F0F0F0BC3;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N36
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout )) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6 .lut_mask = 64'h0133EECC00CCFB33;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N42
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1])))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & 
// ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout )) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1])) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout )) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1])) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout  & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]) # ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout )))) ) ) 
// )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[30]~4_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .lut_mask = 64'h545644664466406A;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N56
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Cont [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout )) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout )) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout )))) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout )))) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ))) ) ) 
// ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout  ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h3333206C323600CC;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N8
dffeas \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Cont [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[0] .is_wysiwyg = "true";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ) # 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ) # (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout )))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator 
// [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  & ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ) # 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout )))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] 
// & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[37]~8_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .lut_mask = 64'hAAAAA888AAA88888;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout )) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout )))) ) ) ) # 
// ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0])) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0]),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000C00042000000;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \u4|Equal1~1 (
// Equation(s):
// \u4|Equal1~1_combout  = ( !\u4|Cont [3] & ( \u4|Cont [10] & ( (!\u4|Cont [6] & (!\u4|Cont [4] & (!\u4|Cont [2] & \u4|Cont [5]))) ) ) )

	.dataa(!\u4|Cont [6]),
	.datab(!\u4|Cont [4]),
	.datac(!\u4|Cont [2]),
	.datad(!\u4|Cont [5]),
	.datae(!\u4|Cont [3]),
	.dataf(!\u4|Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal1~1 .extended_lut = "off";
defparam \u4|Equal1~1 .lut_mask = 64'h0000000000800000;
defparam \u4|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \u4|Equal1~2 (
// Equation(s):
// \u4|Equal1~2_combout  = ( !\u4|Cont [1] & ( !\u4|Cont [0] & ( (\u4|Cont [7] & (!\u4|Cont [9] & \u4|Cont [8])) ) ) )

	.dataa(!\u4|Cont [7]),
	.datab(!\u4|Cont [9]),
	.datac(!\u4|Cont [8]),
	.datad(gnd),
	.datae(!\u4|Cont [1]),
	.dataf(!\u4|Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal1~2 .extended_lut = "off";
defparam \u4|Equal1~2 .lut_mask = 64'h0404000000000000;
defparam \u4|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \u4|Active_Video~0 (
// Equation(s):
// \u4|Active_Video~0_combout  = ( \u4|Equal1~2_combout  & ( \u4|Active_Video~q  & ( ((!\u4|Equal1~1_combout ) # ((!\u4|Equal1~0_combout ) # (\u4|Cont [12]))) # (\u4|Cont [16]) ) ) ) # ( !\u4|Equal1~2_combout  & ( \u4|Active_Video~q  ) )

	.dataa(!\u4|Cont [16]),
	.datab(!\u4|Equal1~1_combout ),
	.datac(!\u4|Cont [12]),
	.datad(!\u4|Equal1~0_combout ),
	.datae(!\u4|Equal1~2_combout ),
	.dataf(!\u4|Active_Video~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Active_Video~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Active_Video~0 .extended_lut = "off";
defparam \u4|Active_Video~0 .lut_mask = 64'h00000000FFFFFFDF;
defparam \u4|Active_Video~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \u4|Active_Video~1 (
// Equation(s):
// \u4|Active_Video~1_combout  = ( \u4|Equal0~3_combout  & ( \u4|Active_Video~0_combout  ) ) # ( !\u4|Equal0~3_combout  & ( \u4|Active_Video~0_combout  ) ) # ( \u4|Equal0~3_combout  & ( !\u4|Active_Video~0_combout  & ( (\u4|Equal0~1_combout  & 
// (\u4|Equal0~0_combout  & (!\TD_DATA[4]~input_o  & \u4|Equal0~2_combout ))) ) ) )

	.dataa(!\u4|Equal0~1_combout ),
	.datab(!\u4|Equal0~0_combout ),
	.datac(!\TD_DATA[4]~input_o ),
	.datad(!\u4|Equal0~2_combout ),
	.datae(!\u4|Equal0~3_combout ),
	.dataf(!\u4|Active_Video~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Active_Video~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Active_Video~1 .extended_lut = "off";
defparam \u4|Active_Video~1 .lut_mask = 64'h00000010FFFFFFFF;
defparam \u4|Active_Video~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N23
dffeas \u4|Active_Video (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Active_Video~1_combout ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Active_Video~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Active_Video .is_wysiwyg = "true";
defparam \u4|Active_Video .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \u4|FVAL~0 (
// Equation(s):
// \u4|FVAL~0_combout  = !\TD_DATA[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TD_DATA[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|FVAL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|FVAL~0 .extended_lut = "off";
defparam \u4|FVAL~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u4|FVAL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N14
dffeas \u4|FVAL (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|FVAL~0_combout ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|FVAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|FVAL .is_wysiwyg = "true";
defparam \u4|FVAL .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N53
dffeas \u4|Field (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Field~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Field .is_wysiwyg = "true";
defparam \u4|Field .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \u4|Pre_Field (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u4|Field~q ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Pre_Field~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Pre_Field .is_wysiwyg = "true";
defparam \u4|Pre_Field .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \u4|Start~0 (
// Equation(s):
// \u4|Start~0_combout  = ( \u4|Start~q  & ( \u4|Field~q  ) ) # ( \u4|Start~q  & ( !\u4|Field~q  ) ) # ( !\u4|Start~q  & ( !\u4|Field~q  & ( \u4|Pre_Field~q  ) ) )

	.dataa(gnd),
	.datab(!\u4|Pre_Field~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u4|Start~q ),
	.dataf(!\u4|Field~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Start~0 .extended_lut = "off";
defparam \u4|Start~0 .lut_mask = 64'h3333FFFF0000FFFF;
defparam \u4|Start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \u4|Start (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Start~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Start .is_wysiwyg = "true";
defparam \u4|Start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y9_N12
cyclonev_lcell_comb \u4|always0~0 (
// Equation(s):
// \u4|always0~0_combout  = ( \u4|FVAL~q  & ( \u4|Start~q  & ( \u4|Active_Video~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u4|Active_Video~q ),
	.datad(gnd),
	.datae(!\u4|FVAL~q ),
	.dataf(!\u4|Start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|always0~0 .extended_lut = "off";
defparam \u4|always0~0 .lut_mask = 64'h0000000000000F0F;
defparam \u4|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N45
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))) ) ) ) # ( 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))) ) ) ) # ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0002010001000002;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N33
cyclonev_lcell_comb \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0 (
// Equation(s):
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout )) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0])))) ) ) ) # ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ) # 
// (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0])))) ) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  & (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0] & 
// \u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout  $ 
// (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ))))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFDenominator [1]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~7_combout ),
	.datae(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|DFFNumerator [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0 .extended_lut = "off";
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0 .lut_mask = 64'h4413011101111113;
defparam \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N3
cyclonev_lcell_comb \u4|always0~1 (
// Equation(s):
// \u4|always0~1_combout  = ( !\Equal0~0_combout  & ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & ( (\u4|Cont [0] & \u4|always0~0_combout ) ) ) ) # ( \Equal0~0_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & ( (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & (\u4|Cont [0] & (!\Equal0~1_combout  & \u4|always0~0_combout ))) ) ) ) # ( !\Equal0~0_combout  & ( 
// !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & ( (\u4|Cont [0] & (\u4|always0~0_combout  & ((!\Equal0~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )))) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datab(!\u4|Cont [0]),
	.datac(!\Equal0~1_combout ),
	.datad(!\u4|always0~0_combout ),
	.datae(!\Equal0~0_combout ),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|always0~1 .extended_lut = "off";
defparam \u4|always0~1 .lut_mask = 64'h0031002000330000;
defparam \u4|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N4
dffeas \u4|Data_Valid (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|always0~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Data_Valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Data_Valid .is_wysiwyg = "true";
defparam \u4|Data_Valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y60_N1
cyclonev_pll_output_counter \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 4;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \u6|Add4~1 (
// Equation(s):
// \u6|Add4~1_sumout  = SUM(( \u6|ST [0] ) + ( VCC ) + ( !VCC ))
// \u6|Add4~2  = CARRY(( \u6|ST [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~1_sumout ),
	.cout(\u6|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~1 .extended_lut = "off";
defparam \u6|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \u6|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N3
cyclonev_lcell_comb \u6|Add4~13 (
// Equation(s):
// \u6|Add4~13_sumout  = SUM(( \u6|ST [1] ) + ( GND ) + ( \u6|Add4~2  ))
// \u6|Add4~14  = CARRY(( \u6|ST [1] ) + ( GND ) + ( \u6|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~13_sumout ),
	.cout(\u6|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~13 .extended_lut = "off";
defparam \u6|Add4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \u6|Add4~5 (
// Equation(s):
// \u6|Add4~5_sumout  = SUM(( \u6|ST [2] ) + ( GND ) + ( \u6|Add4~14  ))
// \u6|Add4~6  = CARRY(( \u6|ST [2] ) + ( GND ) + ( \u6|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~5_sumout ),
	.cout(\u6|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~5 .extended_lut = "off";
defparam \u6|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \u6|Selector9~0 (
// Equation(s):
// \u6|Selector9~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~5_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~5_sumout  & ((!\u6|Equal5~0_combout ) # (!\u6|Equal5~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\u6|Equal5~0_combout ),
	.datac(!\u6|Add4~5_sumout ),
	.datad(!\u6|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector9~0 .extended_lut = "off";
defparam \u6|Selector9~0 .lut_mask = 64'h0F0C0F0C0F0F0F0F;
defparam \u6|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(gnd),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h0000FFFF1010EFEF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N37
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000000040004000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N14
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  $ 
// (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h00FF00FF0CF30CF3;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ ((((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout )) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h02FD02FD00FF00FF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N44
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0800F7FF0000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \u6|Write~1 (
// Equation(s):
// \u6|Write~1_combout  = ( !\u6|ST [0] & ( !\u6|mLENGTH [7] $ (\u6|ST [7]) ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|ST [7]),
	.datae(gnd),
	.dataf(!\u6|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Write~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Write~1 .extended_lut = "off";
defparam \u6|Write~1 .lut_mask = 64'hAA55AA5500000000;
defparam \u6|Write~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \u6|Equal2~0 (
// Equation(s):
// \u6|Equal2~0_combout  = ( !\u6|Pre_RD~q  & ( \u6|mRD~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|mRD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|Pre_RD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal2~0 .extended_lut = "off";
defparam \u6|Equal2~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u6|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \u6|ST[0]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|ST[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \u6|Pre_WR (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|WR_MASK [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Pre_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Pre_WR .is_wysiwyg = "true";
defparam \u6|Pre_WR .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \u6|Write~0 (
// Equation(s):
// \u6|Write~0_combout  = ( \u6|WR_MASK [0] & ( \u6|Equal5~1_combout  & ( (!\u6|ST[1]~DUPLICATE_q  & (!\u6|ST[0]~DUPLICATE_q  & (!\u6|Pre_WR~q  & \u6|Equal5~0_combout ))) ) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(!\u6|ST[0]~DUPLICATE_q ),
	.datac(!\u6|Pre_WR~q ),
	.datad(!\u6|Equal5~0_combout ),
	.datae(!\u6|WR_MASK [0]),
	.dataf(!\u6|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Write~0 .extended_lut = "off";
defparam \u6|Write~0 .lut_mask = 64'h0000000000000080;
defparam \u6|Write~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N45
cyclonev_lcell_comb \u6|Equal7~0 (
// Equation(s):
// \u6|Equal7~0_combout  = ( \u6|ST [2] & ( (\u6|ST[1]~DUPLICATE_q  & \u6|Equal5~0_combout ) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u6|Equal5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal7~0 .extended_lut = "off";
defparam \u6|Equal7~0 .lut_mask = 64'h0000000005050505;
defparam \u6|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \u6|Equal5~2 (
// Equation(s):
// \u6|Equal5~2_combout  = ( !\u6|ST [0] & ( (!\u6|ST[1]~DUPLICATE_q  & (\u6|Equal5~0_combout  & \u6|Equal5~1_combout )) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(!\u6|Equal5~0_combout ),
	.datac(gnd),
	.datad(!\u6|Equal5~1_combout ),
	.datae(gnd),
	.dataf(!\u6|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal5~2 .extended_lut = "off";
defparam \u6|Equal5~2 .lut_mask = 64'h0022002200000000;
defparam \u6|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \u6|Write~2 (
// Equation(s):
// \u6|Write~2_combout  = ( \u6|Write~q  & ( \u6|Equal5~2_combout  & ( (!\u6|Equal2~0_combout  & ((!\u6|Write~1_combout ) # (!\u6|Equal7~0_combout ))) ) ) ) # ( !\u6|Write~q  & ( \u6|Equal5~2_combout  & ( (!\u6|Equal2~0_combout  & \u6|Write~0_combout ) ) ) ) 
// # ( \u6|Write~q  & ( !\u6|Equal5~2_combout  & ( (!\u6|Write~1_combout ) # (!\u6|Equal7~0_combout ) ) ) ) # ( !\u6|Write~q  & ( !\u6|Equal5~2_combout  & ( (!\u6|Equal2~0_combout  & \u6|Write~0_combout ) ) ) )

	.dataa(!\u6|Equal2~0_combout ),
	.datab(!\u6|Write~1_combout ),
	.datac(!\u6|Write~0_combout ),
	.datad(!\u6|Equal7~0_combout ),
	.datae(!\u6|Write~q ),
	.dataf(!\u6|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Write~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Write~2 .extended_lut = "off";
defparam \u6|Write~2 .lut_mask = 64'h0A0AFFCC0A0AAA88;
defparam \u6|Write~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \u6|Write (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Write~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Write .is_wysiwyg = "true";
defparam \u6|Write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \u6|mWR_DONE~0 (
// Equation(s):
// \u6|mWR_DONE~0_combout  = ( \u6|mWR_DONE~q  & ( \u6|ST [2] & ( \u6|Write~q  ) ) ) # ( !\u6|mWR_DONE~q  & ( \u6|ST [2] & ( (\u6|Write~1_combout  & (\u6|Equal5~0_combout  & (\u6|ST[1]~DUPLICATE_q  & \u6|Write~q ))) ) ) ) # ( \u6|mWR_DONE~q  & ( !\u6|ST [2] 
// & ( \u6|Write~q  ) ) )

	.dataa(!\u6|Write~1_combout ),
	.datab(!\u6|Equal5~0_combout ),
	.datac(!\u6|ST[1]~DUPLICATE_q ),
	.datad(!\u6|Write~q ),
	.datae(!\u6|mWR_DONE~q ),
	.dataf(!\u6|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mWR_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mWR_DONE~0 .extended_lut = "off";
defparam \u6|mWR_DONE~0 .lut_mask = 64'h000000FF000100FF;
defparam \u6|mWR_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N38
dffeas \u6|mWR_DONE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mWR_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mWR_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mWR_DONE .is_wysiwyg = "true";
defparam \u6|mWR_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N46
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N45
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N46
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N34
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N59
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N22
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N55
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N34
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N32
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N55
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0303FCFC0303FCFC;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N30
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h00FF00FFF00FF00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N32
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N27
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N31
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h9669699669969669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N41
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N28
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N29
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a 
// [7] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8020401008020401;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N3
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout )) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0008FFF70000FFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N4
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N40
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q 

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N25
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N59
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N55
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h9000009009000009;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N40
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N43
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N52
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N47
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N54
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N11
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N41
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N46
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N26
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N43
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N53
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N44
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N53
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N9
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N10
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N28
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N33
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8020401008020401;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N15
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ((!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h5555555555505555;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N56
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N18
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'hAAAAAAAA55555555;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N44
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N24
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout )))

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h03FC03FC03FC03FC;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N26
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  $ 
// (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # ((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h00FF00FF04FB04FB;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N2
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  & 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000000020002000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # 
// (((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h4000BFFF0000FFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N48
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N49
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8])

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N45
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N15
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N17
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N32
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N57
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ))

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .lut_mask = 64'h5AA55AA55AA55AA5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N59
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]))) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .lut_mask = 64'h6996699696699669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N52
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N24
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5])) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .lut_mask = 64'h5AA5A55AA55A5AA5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N10
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N1
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N45
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N47
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N35
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N27
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .lut_mask = 64'h6969696996969696;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N28
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N39
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  = !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3])))

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .lut_mask = 64'h6996699669966996;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q  $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]))) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N53
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N3
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]))) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~35  = SHARE((!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [0]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~35 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34 .lut_mask = 64'h0000F0FF00000FF0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N33
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~35  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~31  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]))

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [1]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~34_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~35 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~31 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30 .lut_mask = 64'h000030300000C3C3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~31  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~27  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]))

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [2]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~30_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~31 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~27 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26 .lut_mask = 64'h000050500000A5A5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N39
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~27  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~23  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [3]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~26_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~27 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22 .lut_mask = 64'h00000F000000F00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~23  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~19  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]))

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [4]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~22_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~23 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18 .lut_mask = 64'h000030300000C3C3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N45
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~19  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15  = SHARE((!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5] & \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [5]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~18_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~19 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14 .lut_mask = 64'h000000F00000F00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~15  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [6]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~14_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~15 ),
	.combout(),
	.sumout(),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10 .lut_mask = 64'h00000F000000F00F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  = SUM(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~2  = CARRY(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~11  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout  ))
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3  = SHARE((\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7] & !\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]))

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [7]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~10_cout ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~11 ),
	.combout(),
	.sumout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.cout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~2 ),
	.shareout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 .lut_mask = 64'h0000444400009999;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X23_Y7_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N0
cyclonev_lcell_comb \u9|Add4~41 (
// Equation(s):
// \u9|Add4~41_sumout  = SUM(( \u9|H_Cont [0] ) + ( VCC ) + ( !VCC ))
// \u9|Add4~42  = CARRY(( \u9|H_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u9|H_Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~41_sumout ),
	.cout(\u9|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~41 .extended_lut = "off";
defparam \u9|Add4~41 .lut_mask = 64'h0000000000005555;
defparam \u9|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \u3|oRST_2~0 (
// Equation(s):
// \u3|oRST_2~0_combout  = (!\u3|Equal0~4_combout ) # (\u3|oRST_2~q )

	.dataa(gnd),
	.datab(!\u3|oRST_2~q ),
	.datac(!\u3|Equal0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u3|oRST_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u3|oRST_2~0 .extended_lut = "off";
defparam \u3|oRST_2~0 .lut_mask = 64'hF3F3F3F3F3F3F3F3;
defparam \u3|oRST_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N17
dffeas \u3|oRST_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u3|oRST_2~0_combout ),
	.clrn(!\u2|oTD_Stable~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|oRST_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|oRST_2 .is_wysiwyg = "true";
defparam \u3|oRST_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N20
dffeas \u9|H_Cont[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[6] .is_wysiwyg = "true";
defparam \u9|H_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N42
cyclonev_lcell_comb \u9|LessThan2~0 (
// Equation(s):
// \u9|LessThan2~0_combout  = ( \u9|H_Cont [9] & ( \u9|H_Cont [10] ) ) # ( !\u9|H_Cont [9] & ( \u9|H_Cont [10] ) ) # ( \u9|H_Cont [9] & ( !\u9|H_Cont [10] & ( (\u9|H_Cont [8] & (((\u9|H_Cont [7]) # (\u9|H_Cont [5])) # (\u9|H_Cont [6]))) ) ) )

	.dataa(!\u9|H_Cont [6]),
	.datab(!\u9|H_Cont [5]),
	.datac(!\u9|H_Cont [7]),
	.datad(!\u9|H_Cont [8]),
	.datae(!\u9|H_Cont [9]),
	.dataf(!\u9|H_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan2~0 .extended_lut = "off";
defparam \u9|LessThan2~0 .lut_mask = 64'h0000007FFFFFFFFF;
defparam \u9|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N2
dffeas \u9|H_Cont[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[0] .is_wysiwyg = "true";
defparam \u9|H_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N3
cyclonev_lcell_comb \u9|Add4~37 (
// Equation(s):
// \u9|Add4~37_sumout  = SUM(( \u9|H_Cont [1] ) + ( GND ) + ( \u9|Add4~42  ))
// \u9|Add4~38  = CARRY(( \u9|H_Cont [1] ) + ( GND ) + ( \u9|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|H_Cont [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~37_sumout ),
	.cout(\u9|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~37 .extended_lut = "off";
defparam \u9|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N4
dffeas \u9|H_Cont[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[1] .is_wysiwyg = "true";
defparam \u9|H_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N6
cyclonev_lcell_comb \u9|Add4~33 (
// Equation(s):
// \u9|Add4~33_sumout  = SUM(( \u9|H_Cont [2] ) + ( GND ) + ( \u9|Add4~38  ))
// \u9|Add4~34  = CARRY(( \u9|H_Cont [2] ) + ( GND ) + ( \u9|Add4~38  ))

	.dataa(gnd),
	.datab(!\u9|H_Cont [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~33_sumout ),
	.cout(\u9|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~33 .extended_lut = "off";
defparam \u9|Add4~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N8
dffeas \u9|H_Cont[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[2] .is_wysiwyg = "true";
defparam \u9|H_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N9
cyclonev_lcell_comb \u9|Add4~29 (
// Equation(s):
// \u9|Add4~29_sumout  = SUM(( \u9|H_Cont [3] ) + ( GND ) + ( \u9|Add4~34  ))
// \u9|Add4~30  = CARRY(( \u9|H_Cont [3] ) + ( GND ) + ( \u9|Add4~34  ))

	.dataa(!\u9|H_Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~29_sumout ),
	.cout(\u9|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~29 .extended_lut = "off";
defparam \u9|Add4~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N10
dffeas \u9|H_Cont[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[3] .is_wysiwyg = "true";
defparam \u9|H_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N12
cyclonev_lcell_comb \u9|Add4~25 (
// Equation(s):
// \u9|Add4~25_sumout  = SUM(( \u9|H_Cont [4] ) + ( GND ) + ( \u9|Add4~30  ))
// \u9|Add4~26  = CARRY(( \u9|H_Cont [4] ) + ( GND ) + ( \u9|Add4~30  ))

	.dataa(gnd),
	.datab(!\u9|H_Cont [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~25_sumout ),
	.cout(\u9|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~25 .extended_lut = "off";
defparam \u9|Add4~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N14
dffeas \u9|H_Cont[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[4] .is_wysiwyg = "true";
defparam \u9|H_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N15
cyclonev_lcell_comb \u9|Add4~9 (
// Equation(s):
// \u9|Add4~9_sumout  = SUM(( \u9|H_Cont [5] ) + ( GND ) + ( \u9|Add4~26  ))
// \u9|Add4~10  = CARRY(( \u9|H_Cont [5] ) + ( GND ) + ( \u9|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|H_Cont [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~9_sumout ),
	.cout(\u9|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~9 .extended_lut = "off";
defparam \u9|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N16
dffeas \u9|H_Cont[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[5] .is_wysiwyg = "true";
defparam \u9|H_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N18
cyclonev_lcell_comb \u9|Add4~5 (
// Equation(s):
// \u9|Add4~5_sumout  = SUM(( \u9|H_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \u9|Add4~10  ))
// \u9|Add4~6  = CARRY(( \u9|H_Cont[6]~DUPLICATE_q  ) + ( GND ) + ( \u9|Add4~10  ))

	.dataa(gnd),
	.datab(!\u9|H_Cont[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~5_sumout ),
	.cout(\u9|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~5 .extended_lut = "off";
defparam \u9|Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N19
dffeas \u9|H_Cont[6]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u9|H_Cont[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N21
cyclonev_lcell_comb \u9|Add4~1 (
// Equation(s):
// \u9|Add4~1_sumout  = SUM(( \u9|H_Cont [7] ) + ( GND ) + ( \u9|Add4~6  ))
// \u9|Add4~2  = CARRY(( \u9|H_Cont [7] ) + ( GND ) + ( \u9|Add4~6  ))

	.dataa(!\u9|H_Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~1_sumout ),
	.cout(\u9|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~1 .extended_lut = "off";
defparam \u9|Add4~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \u9|H_Cont[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[7] .is_wysiwyg = "true";
defparam \u9|H_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N24
cyclonev_lcell_comb \u9|Add4~17 (
// Equation(s):
// \u9|Add4~17_sumout  = SUM(( \u9|H_Cont [8] ) + ( GND ) + ( \u9|Add4~2  ))
// \u9|Add4~18  = CARRY(( \u9|H_Cont [8] ) + ( GND ) + ( \u9|Add4~2  ))

	.dataa(gnd),
	.datab(!\u9|H_Cont [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~17_sumout ),
	.cout(\u9|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~17 .extended_lut = "off";
defparam \u9|Add4~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N25
dffeas \u9|H_Cont[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[8] .is_wysiwyg = "true";
defparam \u9|H_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N27
cyclonev_lcell_comb \u9|Add4~13 (
// Equation(s):
// \u9|Add4~13_sumout  = SUM(( \u9|H_Cont [9] ) + ( GND ) + ( \u9|Add4~18  ))
// \u9|Add4~14  = CARRY(( \u9|H_Cont [9] ) + ( GND ) + ( \u9|Add4~18  ))

	.dataa(!\u9|H_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~13_sumout ),
	.cout(\u9|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~13 .extended_lut = "off";
defparam \u9|Add4~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \u9|H_Cont[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[9] .is_wysiwyg = "true";
defparam \u9|H_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N30
cyclonev_lcell_comb \u9|Add4~21 (
// Equation(s):
// \u9|Add4~21_sumout  = SUM(( \u9|H_Cont [10] ) + ( GND ) + ( \u9|Add4~14  ))

	.dataa(gnd),
	.datab(!\u9|H_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add4~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|Add4~21 .extended_lut = "off";
defparam \u9|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y10_N32
dffeas \u9|H_Cont[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u9|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|H_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|H_Cont[10] .is_wysiwyg = "true";
defparam \u9|H_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N51
cyclonev_lcell_comb \u9|LessThan0~1 (
// Equation(s):
// \u9|LessThan0~1_combout  = ( !\u9|H_Cont [8] & ( (!\u9|H_Cont [10] & !\u9|H_Cont [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|H_Cont [10]),
	.datad(!\u9|H_Cont [9]),
	.datae(gnd),
	.dataf(!\u9|H_Cont [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan0~1 .extended_lut = "off";
defparam \u9|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \u9|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N48
cyclonev_lcell_comb \u9|Equal0~0 (
// Equation(s):
// \u9|Equal0~0_combout  = ( \u9|H_Cont [2] & ( (!\u9|H_Cont [7] & (\u9|H_Cont [1] & (\u9|H_Cont [3] & \u9|H_Cont [0]))) ) )

	.dataa(!\u9|H_Cont [7]),
	.datab(!\u9|H_Cont [1]),
	.datac(!\u9|H_Cont [3]),
	.datad(!\u9|H_Cont [0]),
	.datae(gnd),
	.dataf(!\u9|H_Cont [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|Equal0~0 .extended_lut = "off";
defparam \u9|Equal0~0 .lut_mask = 64'h0000000000020002;
defparam \u9|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N54
cyclonev_lcell_comb \u9|oVGA_HS~0 (
// Equation(s):
// \u9|oVGA_HS~0_combout  = ( \u9|oVGA_HS~q  & ( \u9|H_Cont [6] & ( (!\u9|LessThan0~1_combout ) # (((!\u9|Equal0~0_combout ) # (!\u9|H_Cont [5])) # (\u9|H_Cont [4])) ) ) ) # ( \u9|oVGA_HS~q  & ( !\u9|H_Cont [6] ) ) # ( !\u9|oVGA_HS~q  & ( !\u9|H_Cont [6] & ( 
// (\u9|LessThan0~1_combout  & (!\u9|H_Cont [4] & (\u9|Equal0~0_combout  & !\u9|H_Cont [5]))) ) ) )

	.dataa(!\u9|LessThan0~1_combout ),
	.datab(!\u9|H_Cont [4]),
	.datac(!\u9|Equal0~0_combout ),
	.datad(!\u9|H_Cont [5]),
	.datae(!\u9|oVGA_HS~q ),
	.dataf(!\u9|H_Cont [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oVGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oVGA_HS~0 .extended_lut = "off";
defparam \u9|oVGA_HS~0 .lut_mask = 64'h0400FFFF0000FFFB;
defparam \u9|oVGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N59
dffeas \u9|oVGA_HS (
	.clk(\TD_CLK27~input_o ),
	.d(gnd),
	.asdata(\u9|oVGA_HS~0_combout ),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|oVGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u9|oVGA_HS .is_wysiwyg = "true";
defparam \u9|oVGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N0
cyclonev_lcell_comb \u9|Add5~41 (
// Equation(s):
// \u9|Add5~41_sumout  = SUM(( \u9|V_Cont [0] ) + ( VCC ) + ( !VCC ))
// \u9|Add5~42  = CARRY(( \u9|V_Cont [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|V_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~41_sumout ),
	.cout(\u9|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~41 .extended_lut = "off";
defparam \u9|Add5~41 .lut_mask = 64'h0000000000000F0F;
defparam \u9|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \u9|V_Cont[0] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[0] .is_wysiwyg = "true";
defparam \u9|V_Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N3
cyclonev_lcell_comb \u9|Add5~37 (
// Equation(s):
// \u9|Add5~37_sumout  = SUM(( \u9|V_Cont [1] ) + ( GND ) + ( \u9|Add5~42  ))
// \u9|Add5~38  = CARRY(( \u9|V_Cont [1] ) + ( GND ) + ( \u9|Add5~42  ))

	.dataa(!\u9|V_Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~37_sumout ),
	.cout(\u9|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~37 .extended_lut = "off";
defparam \u9|Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N5
dffeas \u9|V_Cont[1] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[1] .is_wysiwyg = "true";
defparam \u9|V_Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N6
cyclonev_lcell_comb \u9|Add5~9 (
// Equation(s):
// \u9|Add5~9_sumout  = SUM(( \u9|V_Cont [2] ) + ( GND ) + ( \u9|Add5~38  ))
// \u9|Add5~10  = CARRY(( \u9|V_Cont [2] ) + ( GND ) + ( \u9|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|V_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~9_sumout ),
	.cout(\u9|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~9 .extended_lut = "off";
defparam \u9|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N7
dffeas \u9|V_Cont[2] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[2] .is_wysiwyg = "true";
defparam \u9|V_Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N9
cyclonev_lcell_comb \u9|Add5~13 (
// Equation(s):
// \u9|Add5~13_sumout  = SUM(( \u9|V_Cont [3] ) + ( GND ) + ( \u9|Add5~10  ))
// \u9|Add5~14  = CARRY(( \u9|V_Cont [3] ) + ( GND ) + ( \u9|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|V_Cont [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~13_sumout ),
	.cout(\u9|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~13 .extended_lut = "off";
defparam \u9|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N11
dffeas \u9|V_Cont[3] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[3] .is_wysiwyg = "true";
defparam \u9|V_Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N12
cyclonev_lcell_comb \u9|Add5~5 (
// Equation(s):
// \u9|Add5~5_sumout  = SUM(( \u9|V_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \u9|Add5~14  ))
// \u9|Add5~6  = CARRY(( \u9|V_Cont[4]~DUPLICATE_q  ) + ( GND ) + ( \u9|Add5~14  ))

	.dataa(gnd),
	.datab(!\u9|V_Cont[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~5_sumout ),
	.cout(\u9|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~5 .extended_lut = "off";
defparam \u9|Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N14
dffeas \u9|V_Cont[4]~DUPLICATE (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u9|V_Cont[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N15
cyclonev_lcell_comb \u9|Add5~1 (
// Equation(s):
// \u9|Add5~1_sumout  = SUM(( \u9|V_Cont [5] ) + ( GND ) + ( \u9|Add5~6  ))
// \u9|Add5~2  = CARRY(( \u9|V_Cont [5] ) + ( GND ) + ( \u9|Add5~6  ))

	.dataa(!\u9|V_Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~1_sumout ),
	.cout(\u9|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~1 .extended_lut = "off";
defparam \u9|Add5~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N16
dffeas \u9|V_Cont[5] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[5] .is_wysiwyg = "true";
defparam \u9|V_Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N36
cyclonev_lcell_comb \u9|LessThan3~0 (
// Equation(s):
// \u9|LessThan3~0_combout  = ( \u9|V_Cont [3] & ( (!\u9|V_Cont [5] & (!\u9|V_Cont[4]~DUPLICATE_q  & !\u9|V_Cont [2])) ) ) # ( !\u9|V_Cont [3] & ( (!\u9|V_Cont [5] & !\u9|V_Cont[4]~DUPLICATE_q ) ) )

	.dataa(!\u9|V_Cont [5]),
	.datab(!\u9|V_Cont[4]~DUPLICATE_q ),
	.datac(!\u9|V_Cont [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u9|V_Cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan3~0 .extended_lut = "off";
defparam \u9|LessThan3~0 .lut_mask = 64'h8888888880808080;
defparam \u9|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N18
cyclonev_lcell_comb \u9|Add5~25 (
// Equation(s):
// \u9|Add5~25_sumout  = SUM(( \u9|V_Cont [6] ) + ( GND ) + ( \u9|Add5~2  ))
// \u9|Add5~26  = CARRY(( \u9|V_Cont [6] ) + ( GND ) + ( \u9|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|V_Cont [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~25_sumout ),
	.cout(\u9|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~25 .extended_lut = "off";
defparam \u9|Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N20
dffeas \u9|V_Cont[6] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[6] .is_wysiwyg = "true";
defparam \u9|V_Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N21
cyclonev_lcell_comb \u9|Add5~29 (
// Equation(s):
// \u9|Add5~29_sumout  = SUM(( \u9|V_Cont [7] ) + ( GND ) + ( \u9|Add5~26  ))
// \u9|Add5~30  = CARRY(( \u9|V_Cont [7] ) + ( GND ) + ( \u9|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|V_Cont [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~29_sumout ),
	.cout(\u9|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~29 .extended_lut = "off";
defparam \u9|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u9|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N22
dffeas \u9|V_Cont[7] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[7] .is_wysiwyg = "true";
defparam \u9|V_Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N24
cyclonev_lcell_comb \u9|Add5~33 (
// Equation(s):
// \u9|Add5~33_sumout  = SUM(( \u9|V_Cont [8] ) + ( GND ) + ( \u9|Add5~30  ))
// \u9|Add5~34  = CARRY(( \u9|V_Cont [8] ) + ( GND ) + ( \u9|Add5~30  ))

	.dataa(gnd),
	.datab(!\u9|V_Cont [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~33_sumout ),
	.cout(\u9|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~33 .extended_lut = "off";
defparam \u9|Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \u9|V_Cont[8] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[8] .is_wysiwyg = "true";
defparam \u9|V_Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N27
cyclonev_lcell_comb \u9|Add5~17 (
// Equation(s):
// \u9|Add5~17_sumout  = SUM(( \u9|V_Cont [9] ) + ( GND ) + ( \u9|Add5~34  ))
// \u9|Add5~18  = CARRY(( \u9|V_Cont [9] ) + ( GND ) + ( \u9|Add5~34  ))

	.dataa(!\u9|V_Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~17_sumout ),
	.cout(\u9|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~17 .extended_lut = "off";
defparam \u9|Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u9|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N29
dffeas \u9|V_Cont[9] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[9] .is_wysiwyg = "true";
defparam \u9|V_Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N30
cyclonev_lcell_comb \u9|Add5~21 (
// Equation(s):
// \u9|Add5~21_sumout  = SUM(( \u9|V_Cont [10] ) + ( GND ) + ( \u9|Add5~18  ))

	.dataa(gnd),
	.datab(!\u9|V_Cont [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u9|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u9|Add5~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|Add5~21 .extended_lut = "off";
defparam \u9|Add5~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u9|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N32
dffeas \u9|V_Cont[10] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[10] .is_wysiwyg = "true";
defparam \u9|V_Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N54
cyclonev_lcell_comb \u9|LessThan3~1 (
// Equation(s):
// \u9|LessThan3~1_combout  = ( \u9|V_Cont [9] & ( \u9|V_Cont [7] ) ) # ( !\u9|V_Cont [9] & ( \u9|V_Cont [7] & ( \u9|V_Cont [10] ) ) ) # ( \u9|V_Cont [9] & ( !\u9|V_Cont [7] & ( (!\u9|LessThan3~0_combout ) # (((\u9|V_Cont [8]) # (\u9|V_Cont [6])) # 
// (\u9|V_Cont [10])) ) ) ) # ( !\u9|V_Cont [9] & ( !\u9|V_Cont [7] & ( \u9|V_Cont [10] ) ) )

	.dataa(!\u9|LessThan3~0_combout ),
	.datab(!\u9|V_Cont [10]),
	.datac(!\u9|V_Cont [6]),
	.datad(!\u9|V_Cont [8]),
	.datae(!\u9|V_Cont [9]),
	.dataf(!\u9|V_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan3~1 .extended_lut = "off";
defparam \u9|LessThan3~1 .lut_mask = 64'h3333BFFF3333FFFF;
defparam \u9|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y10_N36
cyclonev_lcell_comb \u9|LessThan0~0 (
// Equation(s):
// \u9|LessThan0~0_combout  = ( !\u9|H_Cont [9] & ( !\u9|H_Cont [10] & ( (!\u9|H_Cont [8] & ((!\u9|H_Cont [7]) # ((!\u9|H_Cont [6] & !\u9|H_Cont [5])))) ) ) )

	.dataa(!\u9|H_Cont [6]),
	.datab(!\u9|H_Cont [5]),
	.datac(!\u9|H_Cont [7]),
	.datad(!\u9|H_Cont [8]),
	.datae(!\u9|H_Cont [9]),
	.dataf(!\u9|H_Cont [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan0~0 .extended_lut = "off";
defparam \u9|LessThan0~0 .lut_mask = 64'hF800000000000000;
defparam \u9|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \u9|V_Cont[4] (
	.clk(!\u9|oVGA_HS~q ),
	.d(\u9|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(\u9|LessThan3~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|V_Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u9|V_Cont[4] .is_wysiwyg = "true";
defparam \u9|V_Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N42
cyclonev_lcell_comb \u9|LessThan1~0 (
// Equation(s):
// \u9|LessThan1~0_combout  = ( \u9|V_Cont [3] & ( (\u9|V_Cont [5] & ((\u9|V_Cont [4]) # (\u9|V_Cont [2]))) ) ) # ( !\u9|V_Cont [3] & ( (\u9|V_Cont [5] & \u9|V_Cont [4]) ) )

	.dataa(!\u9|V_Cont [2]),
	.datab(gnd),
	.datac(!\u9|V_Cont [5]),
	.datad(!\u9|V_Cont [4]),
	.datae(gnd),
	.dataf(!\u9|V_Cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan1~0 .extended_lut = "off";
defparam \u9|LessThan1~0 .lut_mask = 64'h000F000F050F050F;
defparam \u9|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N48
cyclonev_lcell_comb \u9|LessThan1~1 (
// Equation(s):
// \u9|LessThan1~1_combout  = ( !\u9|V_Cont [9] & ( !\u9|V_Cont [7] & ( (!\u9|V_Cont [10] & (!\u9|V_Cont [6] & !\u9|V_Cont [8])) ) ) )

	.dataa(gnd),
	.datab(!\u9|V_Cont [10]),
	.datac(!\u9|V_Cont [6]),
	.datad(!\u9|V_Cont [8]),
	.datae(!\u9|V_Cont [9]),
	.dataf(!\u9|V_Cont [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan1~1 .extended_lut = "off";
defparam \u9|LessThan1~1 .lut_mask = 64'hC000000000000000;
defparam \u9|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \u9|LessThan1~2 (
// Equation(s):
// \u9|LessThan1~2_combout  = ( \u9|LessThan1~1_combout  & ( !\u9|LessThan1~0_combout  ) )

	.dataa(!\u9|LessThan1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u9|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|LessThan1~2 .extended_lut = "off";
defparam \u9|LessThan1~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u9|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N39
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q )) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF0040FFBF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q 

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N4
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N53
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N43
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N53
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N41
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N32
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N59
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8040201008040201;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N22
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N58
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N50
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N34
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N58
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N35
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q 

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N16
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N40
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N2
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000400000000000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF00A0FF5F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N49
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N26
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8200008241000041;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q 

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N20
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N34
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N52
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N56
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0080FF7F0000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N55
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N10
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N8
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N59
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N59
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N49
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N47
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6])))) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8] & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6])))) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9] & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8241000000008241;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N51
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1] & (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  
// & \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1] & (\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  
// & \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h00000000000C0003;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\u9|LessThan2~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\u9|LessThan3~1_combout  & (\u9|V_Cont [0] & 
// (!\u9|LessThan0~0_combout  & !\u9|LessThan1~2_combout ))) ) ) )

	.dataa(!\u9|LessThan3~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u9|LessThan0~0_combout ),
	.datad(!\u9|LessThan1~2_combout ),
	.datae(!\u9|LessThan2~0_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h2000000000000000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(gnd),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0000FFFF1010EFEF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \u9|oRequest~1 (
// Equation(s):
// \u9|oRequest~1_combout  = ( !\u9|LessThan2~0_combout  & ( (!\u9|LessThan0~0_combout  & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout ))) ) )

	.dataa(!\u9|LessThan1~0_combout ),
	.datab(!\u9|LessThan1~1_combout ),
	.datac(gnd),
	.datad(!\u9|LessThan0~0_combout ),
	.datae(!\u9|LessThan2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oRequest~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oRequest~1 .extended_lut = "off";
defparam \u9|oRequest~1 .lut_mask = 64'hDD000000DD000000;
defparam \u9|oRequest~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N51
cyclonev_lcell_comb \u9|oCurrent_Y[0]~0 (
// Equation(s):
// \u9|oCurrent_Y[0]~0_combout  = (\u9|V_Cont [0] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))

	.dataa(!\u9|LessThan1~0_combout ),
	.datab(!\u9|LessThan1~1_combout ),
	.datac(!\u9|V_Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oCurrent_Y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oCurrent_Y[0]~0 .extended_lut = "off";
defparam \u9|oCurrent_Y[0]~0 .lut_mask = 64'h0D0D0D0D0D0D0D0D;
defparam \u9|oCurrent_Y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( 
// (!\u9|LessThan3~1_combout  & (\u9|oRequest~1_combout  & (\u9|oCurrent_Y[0]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) )

	.dataa(!\u9|LessThan3~1_combout ),
	.datab(!\u9|oRequest~1_combout ),
	.datac(!\u9|oCurrent_Y[0]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000020000000000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (((\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF4000BFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N55
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N21
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0] $ (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1])

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'hC3C3C3C3C3C3C3C3;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N22
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # 
// ((!\u9|oRequest~1_combout ) # ((!\u9|oCurrent_Y[0]~0_combout ) # (\u9|LessThan3~1_combout ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u9|oRequest~1_combout  & (!\u9|LessThan3~1_combout  & \u9|oCurrent_Y[0]~0_combout ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datab(!\u9|oRequest~1_combout ),
	.datac(!\u9|LessThan3~1_combout ),
	.datad(!\u9|oCurrent_Y[0]~0_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0010FFEF0000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N37
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & (\u9|V_Cont [0] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout ))))

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|LessThan1~0_combout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\u9|V_Cont [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'h00B000B000B000B0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// (((!\u9|oRequest~1_combout ) # (\u9|LessThan3~1_combout )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u9|LessThan3~1_combout  & \u9|oRequest~1_combout ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u9|LessThan3~1_combout ),
	.datad(!\u9|oRequest~1_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N20
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( !\u9|LessThan3~1_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u9|LessThan1~2_combout  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u9|LessThan2~0_combout  & !\u9|LessThan0~0_combout ))) ) ) )

	.dataa(!\u9|LessThan1~2_combout ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u9|LessThan2~0_combout ),
	.datad(!\u9|LessThan0~0_combout ),
	.datae(!\u9|LessThan3~1_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0200FDFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N2
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( !\u9|LessThan3~1_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (\u9|oRequest~1_combout  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u9|oRequest~1_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(!\u9|LessThan3~1_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000000080000;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// (((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & ( ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) # 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ))) # (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0020FFDF0000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N32
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N47
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N56
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N16
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7] & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N32
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N2
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N40
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N26
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N37
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N47
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 64'h33CC33CCCC33CC33;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]))) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 64'h6996966969969669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 64'h6996699696699669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N53
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 64'h6666666699999999;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N41
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N20
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1])) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1])) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 64'h6969696996969696;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N2
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]))) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N8
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout  = \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N20
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0] $ (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~35  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]) # (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~34_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34 .lut_mask = 64'h0000F3F300003C3C;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~35  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~34_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~31  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1] & \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]))

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~34_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~35 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~30_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30 .lut_mask = 64'h000000AA0000AA55;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~31  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~30_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~27  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2] & \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]))

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~30_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~31 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~26_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~27 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~27  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~26_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~23  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~26_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~27 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~22_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22 .lut_mask = 64'h000000F00000F00F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~23  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~22_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19  = SHARE((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4] & !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~22_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~23 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18 .lut_mask = 64'h00000F000000F00F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~19  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15  = SHARE((\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]))

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~18_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~19 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 .lut_mask = 64'h000050500000A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~15  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6] & \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]))

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~14_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~15 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 .lut_mask = 64'h00000A0A0000A5A5;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout  = SUM(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2  = CARRY(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~11  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout  ))
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3  = SHARE((!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]))

	.dataa(gnd),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~10_cout ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~11 ),
	.combout(),
	.sumout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.cout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 ),
	.shareout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N41
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h00FF00FFAA55AA55;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N40
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & 
// ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9669699669969669;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N44
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = ( !\u9|LessThan2~0_combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\u9|LessThan3~1_combout  & (!\u9|LessThan0~0_combout  & 
// (!\u9|V_Cont [0] & !\u9|LessThan1~2_combout ))) ) ) )

	.dataa(!\u9|LessThan3~1_combout ),
	.datab(!\u9|LessThan0~0_combout ),
	.datac(!\u9|V_Cont [0]),
	.datad(!\u9|LessThan1~2_combout ),
	.datae(!\u9|LessThan2~0_combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h8000000000000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N53
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N34
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N39
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N40
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N21
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q 

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N58
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N16
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N46
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N10
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N23
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N32
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] 
// & ( (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [3]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [2]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8020401008020401;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N56
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000000000800000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q )) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h0000FFFF2020DFDF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ) # ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ))) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .lut_mask = 64'h0000FFFF2000DFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N16
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N37
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q  & \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ))) ) 
// )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .lut_mask = 64'h0000000000800080;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N14
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .lut_mask = 64'h0000FFFF5050AFAF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// ((((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .lut_mask = 64'h00FF00FF08F708F7;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// (((\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N56
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N59
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N49
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N41
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N4
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N44
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] 
// & ( (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [9]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [6]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h8040201008040201;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N4
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N47
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout  = \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q 

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N37
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N5
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N34
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N16
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N56
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N53
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] 
// & ( (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5] & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [7]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [5]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8200008241000041;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N4
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N16
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y7_N35
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y7_N50
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N33
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] = ( \u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1] & (\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout  
// & \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ))) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .lut_mask = 64'h0004000400010001;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  = (!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ((!\u9|V_Cont [0]) # ((\u9|LessThan1~1_combout  & !\u9|LessThan1~0_combout ))))

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datad(!\u9|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .lut_mask = 64'hD0C0D0C0D0C0D0C0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// (((!\u9|oRequest~1_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q )) # (\u9|LessThan3~1_combout ) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u9|LessThan3~1_combout  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (\u9|oRequest~1_combout  & !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  ) )

	.dataa(!\u9|LessThan3~1_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(!\u9|oRequest~1_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N43
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N41
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # ((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q )) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .lut_mask = 64'h0000FFFF1100EEFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N40
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  = ( !\u9|LessThan1~2_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( (!\u9|LessThan2~0_combout  & 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & (!\u9|LessThan3~1_combout  & !\u9|LessThan0~0_combout ))) ) ) )

	.dataa(!\u9|LessThan2~0_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datac(!\u9|LessThan3~1_combout ),
	.datad(!\u9|LessThan0~0_combout ),
	.datae(!\u9|LessThan1~2_combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .lut_mask = 64'h0000000080000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N14
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ) # (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0000FFFF0008FFF7;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// (!\u9|oCurrent_Y[0]~0_combout  & (\u9|oRequest~1_combout  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & !\u9|LessThan3~1_combout ))) ) ) )

	.dataa(!\u9|oCurrent_Y[0]~0_combout ),
	.datab(!\u9|oRequest~1_combout ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u9|LessThan3~1_combout ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h0000000020000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ) # (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q )) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .lut_mask = 64'h0000FFFF4000BFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N48
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .lut_mask = 64'h0000FFFF80007FFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N27
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .lut_mask = 64'h5A5A5A5AA5A5A5A5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N9
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .lut_mask = 64'h9669699669969669;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N10
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0])

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [1]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .lut_mask = 64'hC3C3C3C3C3C3C3C3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( ((!\u9|oRequest~1_combout ) # 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) # (\u9|LessThan3~1_combout ))) # (\u9|oCurrent_Y[0]~0_combout ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0] & ( (!\u9|oCurrent_Y[0]~0_combout  & (\u9|oRequest~1_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & !\u9|LessThan3~1_combout ))) ) ) )

	.dataa(!\u9|oCurrent_Y[0]~0_combout ),
	.datab(!\u9|oRequest~1_combout ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u9|LessThan3~1_combout ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .lut_mask = 64'h0200FDFF0000FFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N20
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ) # ((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ) # ((\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .lut_mask = 64'h0000FFFF1000EFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout  & ( 
// (\u9|oRequest~1_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  & (!\u9|LessThan3~1_combout  & !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ))) ) ) )

	.dataa(!\u9|oRequest~1_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datac(!\u9|LessThan3~1_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .lut_mask = 64'h0000000010000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// (((!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & 
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0000FFFF0080FF7F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N58
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N38
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N28
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N47
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0009009009009000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \u6|Equal7~1 (
// Equation(s):
// \u6|Equal7~1_combout  = (\u6|Equal5~0_combout  & (\u6|ST [0] & (\u6|ST [2] & \u6|ST[1]~DUPLICATE_q )))

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST [0]),
	.datac(!\u6|ST [2]),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal7~1 .extended_lut = "off";
defparam \u6|Equal7~1 .lut_mask = 64'h0001000100010001;
defparam \u6|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \u6|Read~0 (
// Equation(s):
// \u6|Read~0_combout  = ( \u6|mRD~q  & ( \u6|Equal5~1_combout  & ( (!\u6|ST[1]~DUPLICATE_q  & (!\u6|Pre_RD~q  & (\u6|Equal5~0_combout  & !\u6|ST[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(!\u6|Pre_RD~q ),
	.datac(!\u6|Equal5~0_combout ),
	.datad(!\u6|ST[0]~DUPLICATE_q ),
	.datae(!\u6|mRD~q ),
	.dataf(!\u6|Equal5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Read~0 .extended_lut = "off";
defparam \u6|Read~0 .lut_mask = 64'h0000000000000800;
defparam \u6|Read~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \u6|Read~1 (
// Equation(s):
// \u6|Read~1_combout  = ( \u6|Read~q  & ( \u6|Read~0_combout  & ( (!\u6|mLENGTH [7]) # ((!\u6|ST [7]) # (!\u6|Equal7~1_combout )) ) ) ) # ( !\u6|Read~q  & ( \u6|Read~0_combout  ) ) # ( \u6|Read~q  & ( !\u6|Read~0_combout  & ( (!\u6|Write~0_combout  & 
// ((!\u6|mLENGTH [7]) # ((!\u6|ST [7]) # (!\u6|Equal7~1_combout )))) ) ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(!\u6|ST [7]),
	.datac(!\u6|Equal7~1_combout ),
	.datad(!\u6|Write~0_combout ),
	.datae(!\u6|Read~q ),
	.dataf(!\u6|Read~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Read~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Read~1 .extended_lut = "off";
defparam \u6|Read~1 .lut_mask = 64'h0000FE00FFFFFEFE;
defparam \u6|Read~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N7
dffeas \u6|Read (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Read~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Read .is_wysiwyg = "true";
defparam \u6|Read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \u6|mRD_DONE~0 (
// Equation(s):
// \u6|mRD_DONE~0_combout  = ( \u6|Read~q  & ( ((\u6|mLENGTH [7] & (\u6|ST [7] & \u6|Equal7~1_combout ))) # (\u6|mRD_DONE~q ) ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(!\u6|ST [7]),
	.datac(!\u6|Equal7~1_combout ),
	.datad(!\u6|mRD_DONE~q ),
	.datae(gnd),
	.dataf(!\u6|Read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mRD_DONE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mRD_DONE~0 .extended_lut = "off";
defparam \u6|mRD_DONE~0 .lut_mask = 64'h0000000001FF01FF;
defparam \u6|mRD_DONE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N13
dffeas \u6|mRD_DONE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mRD_DONE~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mRD_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mRD_DONE .is_wysiwyg = "true";
defparam \u6|mRD_DONE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N17
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7])

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datac(gnd),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N26
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N51
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .lut_mask = 64'h55555555AAAAAAAA;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N53
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N8
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N40
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N52
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .lut_mask = 64'h5AA5A55AA55A5AA5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N35
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N21
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .lut_mask = 64'h5AA5A55AA55A5AA5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y6_N35
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N4
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(gnd),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N14
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N56
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] ) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1])) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1])) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .lut_mask = 64'h3CC3C33C3CC3C33C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N37
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N46
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) ) ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]) ) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .lut_mask = 64'h3C3CC3C3C3C33C3C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N35
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])) ) ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .lut_mask = 64'h3CC3C33CC33C3CC3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N9
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]))) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g 
// [0] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]))) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .lut_mask = 64'h6996699696699669;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]) ) + ( !VCC ) + ( !VCC ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~35  = SHARE((!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]) # (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [0]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34 .lut_mask = 64'h0000F0FF00000FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~35  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~31  = SHARE((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1] & !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]))

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [1]),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~34_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~35 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30 .lut_mask = 64'h000050500000A5A5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~31  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~27  = SHARE((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2] & !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [2]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~30_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~31 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~27 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26 .lut_mask = 64'h00000F000000F00F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N39
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~27  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~23  = SHARE((!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3] & \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]))

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~26_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~27 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22 .lut_mask = 64'h00000C0C0000C3C3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~23  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~19  = SHARE((!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4] & \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [4]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~22_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~23 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18 .lut_mask = 64'h000000F00000F00F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~19  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15  = SHARE((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5] & !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [5]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~18_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~19 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14 .lut_mask = 64'h00000F000000F00F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~15  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11  = SHARE((\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6] & !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]))

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [6]),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~14_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~15 ),
	.combout(),
	.sumout(),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10 .lut_mask = 64'h000050500000A5A5;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  = SUM(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~2  = CARRY(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~11  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout  ))
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3  = SHARE((!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7] & \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [7]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~10_cout ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~11 ),
	.combout(),
	.sumout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.cout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~2 ),
	.shareout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 .lut_mask = 64'h000000F00000F00F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N15
cyclonev_lcell_comb \u6|RD_MASK~1 (
// Equation(s):
// \u6|RD_MASK~1_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout  & !\u6|mRD_DONE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datad(!\u6|mRD_DONE~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|RD_MASK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|RD_MASK~1 .extended_lut = "off";
defparam \u6|RD_MASK~1 .lut_mask = 64'hF000F00000000000;
defparam \u6|RD_MASK~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \u6|RD_MASK[1]~0 (
// Equation(s):
// \u6|RD_MASK[1]~0_combout  = ( \u6|mLENGTH[7]~0_combout  & ( \u6|mRD_DONE~q  ) ) # ( !\u6|mLENGTH[7]~0_combout  & ( ((\u6|mLENGTH[7]~1_combout  & \u6|Equal5~2_combout )) # (\u6|mRD_DONE~q ) ) )

	.dataa(!\u6|mRD_DONE~q ),
	.datab(gnd),
	.datac(!\u6|mLENGTH[7]~1_combout ),
	.datad(!\u6|Equal5~2_combout ),
	.datae(gnd),
	.dataf(!\u6|mLENGTH[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|RD_MASK[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|RD_MASK[1]~0 .extended_lut = "off";
defparam \u6|RD_MASK[1]~0 .lut_mask = 64'h555F555F55555555;
defparam \u6|RD_MASK[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N17
dffeas \u6|RD_MASK[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|RD_MASK~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RD_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RD_MASK[0] .is_wysiwyg = "true";
defparam \u6|RD_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u6|OUT_VALID~q  & ( \u6|RD_MASK [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|RD_MASK [0]),
	.datad(gnd),
	.datae(!\u6|OUT_VALID~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N3
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9000009009000009;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout )))) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h0F0F0F0F0E0F0E0F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q )) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  $ (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q )) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h6969696996969696;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N44
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q  ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout  ) )

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF3333CCCC;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N20
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(gnd),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] 
// & ( (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])))) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3] $ 
// (\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3])))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8200410000820041;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N43
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout 
//  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  & 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout )))) ) ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & \u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h00CC00CC00C800CC;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  $ 
// (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q )))) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .lut_mask = 64'h00FF00FF10EF10EF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  ) ) # ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ) # 
// ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ) # ((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q  & (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE_q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0100FEFF0000FFFF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q  $ 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~DUPLICATE_q ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// (((!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q )) # (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q )) # 
// (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ) ) ) ) # ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & ( 
// (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q  & (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & 
// !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) ) # ( \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE_q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0000FFFF0800F7FF;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N7
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N22
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = !\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9])

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N11
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N4
dffeas \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout  = SUM(( !\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]) ) + ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|op_2~3  ) + ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~2  ))

	.dataa(gnd),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~2 ),
	.sharein(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~3 ),
	.combout(),
	.sumout(\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 .lut_mask = 64'h000000000000C3C3;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|op_2~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X28_Y3_N49
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N41
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout  = SUM(( !\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8] $ (\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]) ) + ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|op_1~3  ) + ( \u6|write_fifo1|dcfifo_component|auto_generated|op_1~2  ))

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a [8]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~2 ),
	.sharein(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~3 ),
	.combout(),
	.sumout(\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 .lut_mask = 64'h000000000000A5A5;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|op_1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \u6|mLENGTH[7]~0 (
// Equation(s):
// \u6|mLENGTH[7]~0_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout  & ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout  & (\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout  & 
// ((\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout )))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~1_sumout ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|op_1~5_sumout ),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mLENGTH[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mLENGTH[7]~0 .extended_lut = "off";
defparam \u6|mLENGTH[7]~0 .lut_mask = 64'h002A00002A2A0000;
defparam \u6|mLENGTH[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N3
cyclonev_lcell_comb \u6|WR_MASK[0]~0 (
// Equation(s):
// \u6|WR_MASK[0]~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout )) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|WR_MASK[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|WR_MASK[0]~0 .extended_lut = "off";
defparam \u6|WR_MASK[0]~0 .lut_mask = 64'hEECCEECCAA00AA00;
defparam \u6|WR_MASK[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \u6|WR_MASK[0]~1 (
// Equation(s):
// \u6|WR_MASK[0]~1_combout  = ( \u6|WR_MASK [0] & ( \u6|Equal5~2_combout  & ( !\u6|mWR_DONE~q  ) ) ) # ( !\u6|WR_MASK [0] & ( \u6|Equal5~2_combout  & ( (!\u6|mWR_DONE~q  & (\u6|mLENGTH[7]~1_combout  & (!\u6|mLENGTH[7]~0_combout  & !\u6|WR_MASK[0]~0_combout 
// ))) ) ) ) # ( \u6|WR_MASK [0] & ( !\u6|Equal5~2_combout  & ( !\u6|mWR_DONE~q  ) ) )

	.dataa(!\u6|mWR_DONE~q ),
	.datab(!\u6|mLENGTH[7]~1_combout ),
	.datac(!\u6|mLENGTH[7]~0_combout ),
	.datad(!\u6|WR_MASK[0]~0_combout ),
	.datae(!\u6|WR_MASK [0]),
	.dataf(!\u6|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|WR_MASK[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|WR_MASK[0]~1 .extended_lut = "off";
defparam \u6|WR_MASK[0]~1 .lut_mask = 64'h0000AAAA2000AAAA;
defparam \u6|WR_MASK[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N20
dffeas \u6|WR_MASK[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|WR_MASK[0]~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|WR_MASK [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|WR_MASK[0] .is_wysiwyg = "true";
defparam \u6|WR_MASK[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \u6|RD_MASK~2 (
// Equation(s):
// \u6|RD_MASK~2_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|mRD_DONE~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout )) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|mRD_DONE~q  & (\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout  & (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ))) ) )

	.dataa(!\u6|mRD_DONE~q ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|RD_MASK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|RD_MASK~2 .extended_lut = "off";
defparam \u6|RD_MASK~2 .lut_mask = 64'h20002000A000A000;
defparam \u6|RD_MASK~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N23
dffeas \u6|RD_MASK[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|RD_MASK~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RD_MASK [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RD_MASK[1] .is_wysiwyg = "true";
defparam \u6|RD_MASK[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \u6|mLENGTH[7]~1 (
// Equation(s):
// \u6|mLENGTH[7]~1_combout  = ( !\u6|RD_MASK [0] & ( (!\u6|WR_MASK [0] & (\u3|oRST_0~q  & (!\u6|mRD~q  & !\u6|RD_MASK [1]))) ) )

	.dataa(!\u6|WR_MASK [0]),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u6|mRD~q ),
	.datad(!\u6|RD_MASK [1]),
	.datae(gnd),
	.dataf(!\u6|RD_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mLENGTH[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mLENGTH[7]~1 .extended_lut = "off";
defparam \u6|mLENGTH[7]~1 .lut_mask = 64'h2000200000000000;
defparam \u6|mLENGTH[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \u6|mLENGTH[7]~2 (
// Equation(s):
// \u6|mLENGTH[7]~2_combout  = ( \u6|Equal5~2_combout  & ( ((\u6|mLENGTH[7]~1_combout  & !\u6|mLENGTH[7]~0_combout )) # (\u6|mLENGTH [7]) ) ) # ( !\u6|Equal5~2_combout  & ( \u6|mLENGTH [7] ) )

	.dataa(gnd),
	.datab(!\u6|mLENGTH[7]~1_combout ),
	.datac(!\u6|mLENGTH[7]~0_combout ),
	.datad(!\u6|mLENGTH [7]),
	.datae(gnd),
	.dataf(!\u6|Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mLENGTH[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mLENGTH[7]~2 .extended_lut = "off";
defparam \u6|mLENGTH[7]~2 .lut_mask = 64'h00FF00FF30FF30FF;
defparam \u6|mLENGTH[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \u6|mLENGTH[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mLENGTH[7]~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mLENGTH [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mLENGTH[7] .is_wysiwyg = "true";
defparam \u6|mLENGTH[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N15
cyclonev_lcell_comb \u6|OUT_VALID~0 (
// Equation(s):
// \u6|OUT_VALID~0_combout  = ( \u6|Read~q  & ( (!\u6|Equal7~1_combout  & (((\u6|OUT_VALID~q )))) # (\u6|Equal7~1_combout  & ((!\u6|ST [7]) # ((!\u6|mLENGTH [7] & \u6|OUT_VALID~q )))) ) ) # ( !\u6|Read~q  & ( \u6|OUT_VALID~q  ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(!\u6|ST [7]),
	.datac(!\u6|Equal7~1_combout ),
	.datad(!\u6|OUT_VALID~q ),
	.datae(gnd),
	.dataf(!\u6|Read~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|OUT_VALID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|OUT_VALID~0 .extended_lut = "off";
defparam \u6|OUT_VALID~0 .lut_mask = 64'h00FF00FF0CFE0CFE;
defparam \u6|OUT_VALID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N16
dffeas \u6|OUT_VALID (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|OUT_VALID~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|OUT_VALID~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|OUT_VALID .is_wysiwyg = "true";
defparam \u6|OUT_VALID .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u6|OUT_VALID~q  & ( \u6|RD_MASK [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|OUT_VALID~q ),
	.dataf(!\u6|RD_MASK [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h000000000000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] 
// & ( (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400210000840021;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] 
// & ( (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h8200008241000041;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1] & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout 
//  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .lut_mask = 64'h5555555055555555;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] 
// & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9] & ( 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & (!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6])))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6]),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h1001200240048008;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  & ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ) # 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout )))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrfull_eq_comp|data_wire[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .lut_mask = 64'h0000AAA80000AAAA;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  $ 
// (((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) # (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ))) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .lut_mask = 64'h00FF00FF05FA05FA;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N22
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~DUPLICATE_q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .lut_mask = 64'h9669699669969669;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N43
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N16
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  $ 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q )) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q  $ (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q  $ (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q )) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~DUPLICATE_q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .lut_mask = 64'h6969696996969696;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N16
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .lut_mask = 64'hF0F0F0F00F0F0F0F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  & ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q  ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|parity9~q ),
	.datad(gnd),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .lut_mask = 64'h0000FFFF0F0FF0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N31
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  $ 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .lut_mask = 64'h00FF00FFAA55AA55;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N8
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ))) # 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  & ( 
// (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q  & (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q  & 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ))) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q  ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~q ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .lut_mask = 64'h0000FFFF0020FFDF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N26
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  ) ) # ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ) # 
// ((!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) # (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q  & 
// (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q  & (\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout  & !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ))) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~q ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~q ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[4]~0_combout ),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~q ),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .lut_mask = 64'h0200FDFF0000FFFF;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N55
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & ( !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9] & ( \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [8]),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N47
dffeas \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|read_fifo2|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .is_wysiwyg = "true";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5 (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  = SUM(( !\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8] $ (\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]) ) + ( 
// \u6|read_fifo2|dcfifo_component|auto_generated|op_2~3  ) + ( \u6|read_fifo2|dcfifo_component|auto_generated|op_2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_bwp|dffe12a [8]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|ws_brp|dffe12a [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~2 ),
	.sharein(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~3 ),
	.combout(),
	.sumout(\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5 .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5 .lut_mask = 64'h000000000000F00F;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|op_2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \u6|mRD~0 (
// Equation(s):
// \u6|mRD~0_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & (!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout  & !\u6|mRD_DONE~q )) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( (!\u6|mRD_DONE~q  & ((!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ) # ((!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  & 
// !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout )))) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datad(!\u6|mRD_DONE~q ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mRD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mRD~0 .extended_lut = "off";
defparam \u6|mRD~0 .lut_mask = 64'hEC00EC00A000A000;
defparam \u6|mRD~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \u6|mRD (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mRD~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|RD_MASK[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mRD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mRD .is_wysiwyg = "true";
defparam \u6|mRD .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N22
dffeas \u6|Pre_RD (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mRD~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Pre_RD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Pre_RD .is_wysiwyg = "true";
defparam \u6|Pre_RD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \u6|ST[8]~1 (
// Equation(s):
// \u6|ST[8]~1_combout  = ( \u6|Pre_WR~q  & ( (!\u6|Pre_RD~q  & \u6|mRD~q ) ) ) # ( !\u6|Pre_WR~q  & ( ((!\u6|Pre_RD~q  & \u6|mRD~q )) # (\u6|WR_MASK [0]) ) )

	.dataa(gnd),
	.datab(!\u6|Pre_RD~q ),
	.datac(!\u6|WR_MASK [0]),
	.datad(!\u6|mRD~q ),
	.datae(gnd),
	.dataf(!\u6|Pre_WR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|ST[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|ST[8]~1 .extended_lut = "off";
defparam \u6|ST[8]~1 .lut_mask = 64'h0FCF0FCF00CC00CC;
defparam \u6|ST[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \u6|control1|init_timer[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[15] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N35
dffeas \u6|control1|init_timer[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|init_timer[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[0] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N33
cyclonev_lcell_comb \u6|control1|init_timer[0]~0 (
// Equation(s):
// \u6|control1|init_timer[0]~0_combout  = ( !\u6|control1|init_timer [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|control1|init_timer [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|init_timer[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|init_timer[0]~0 .extended_lut = "off";
defparam \u6|control1|init_timer[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u6|control1|init_timer[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N34
dffeas \u6|control1|init_timer[0]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|init_timer[0]~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \u6|control1|Add1~25 (
// Equation(s):
// \u6|control1|Add1~25_sumout  = SUM(( \u6|control1|init_timer [1] ) + ( \u6|control1|init_timer[0]~DUPLICATE_q  ) + ( !VCC ))
// \u6|control1|Add1~26  = CARRY(( \u6|control1|init_timer [1] ) + ( \u6|control1|init_timer[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer[0]~DUPLICATE_q ),
	.datad(!\u6|control1|init_timer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~25_sumout ),
	.cout(\u6|control1|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~25 .extended_lut = "off";
defparam \u6|control1|Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \u6|control1|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N2
dffeas \u6|control1|init_timer[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[1] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N3
cyclonev_lcell_comb \u6|control1|Add1~45 (
// Equation(s):
// \u6|control1|Add1~45_sumout  = SUM(( \u6|control1|init_timer [2] ) + ( GND ) + ( \u6|control1|Add1~26  ))
// \u6|control1|Add1~46  = CARRY(( \u6|control1|init_timer [2] ) + ( GND ) + ( \u6|control1|Add1~26  ))

	.dataa(!\u6|control1|init_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~45_sumout ),
	.cout(\u6|control1|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~45 .extended_lut = "off";
defparam \u6|control1|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|control1|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N5
dffeas \u6|control1|init_timer[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[2] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \u6|control1|Add1~41 (
// Equation(s):
// \u6|control1|Add1~41_sumout  = SUM(( \u6|control1|init_timer [3] ) + ( GND ) + ( \u6|control1|Add1~46  ))
// \u6|control1|Add1~42  = CARRY(( \u6|control1|init_timer [3] ) + ( GND ) + ( \u6|control1|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~41_sumout ),
	.cout(\u6|control1|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~41 .extended_lut = "off";
defparam \u6|control1|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N7
dffeas \u6|control1|init_timer[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[3] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \u6|control1|Add1~57 (
// Equation(s):
// \u6|control1|Add1~57_sumout  = SUM(( \u6|control1|init_timer [4] ) + ( GND ) + ( \u6|control1|Add1~42  ))
// \u6|control1|Add1~58  = CARRY(( \u6|control1|init_timer [4] ) + ( GND ) + ( \u6|control1|Add1~42  ))

	.dataa(!\u6|control1|init_timer [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~57_sumout ),
	.cout(\u6|control1|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~57 .extended_lut = "off";
defparam \u6|control1|Add1~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|control1|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N10
dffeas \u6|control1|init_timer[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[4] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \u6|control1|Add1~53 (
// Equation(s):
// \u6|control1|Add1~53_sumout  = SUM(( \u6|control1|init_timer [5] ) + ( GND ) + ( \u6|control1|Add1~58  ))
// \u6|control1|Add1~54  = CARRY(( \u6|control1|init_timer [5] ) + ( GND ) + ( \u6|control1|Add1~58  ))

	.dataa(gnd),
	.datab(!\u6|control1|init_timer [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~53_sumout ),
	.cout(\u6|control1|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~53 .extended_lut = "off";
defparam \u6|control1|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|control1|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \u6|control1|init_timer[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[5] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \u6|control1|Add1~49 (
// Equation(s):
// \u6|control1|Add1~49_sumout  = SUM(( \u6|control1|init_timer [6] ) + ( GND ) + ( \u6|control1|Add1~54  ))
// \u6|control1|Add1~50  = CARRY(( \u6|control1|init_timer [6] ) + ( GND ) + ( \u6|control1|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~49_sumout ),
	.cout(\u6|control1|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~49 .extended_lut = "off";
defparam \u6|control1|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N16
dffeas \u6|control1|init_timer[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[6] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \u6|control1|Add1~29 (
// Equation(s):
// \u6|control1|Add1~29_sumout  = SUM(( \u6|control1|init_timer [7] ) + ( GND ) + ( \u6|control1|Add1~50  ))
// \u6|control1|Add1~30  = CARRY(( \u6|control1|init_timer [7] ) + ( GND ) + ( \u6|control1|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~29_sumout ),
	.cout(\u6|control1|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~29 .extended_lut = "off";
defparam \u6|control1|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N20
dffeas \u6|control1|init_timer[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[7] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \u6|control1|Add1~37 (
// Equation(s):
// \u6|control1|Add1~37_sumout  = SUM(( \u6|control1|init_timer [8] ) + ( GND ) + ( \u6|control1|Add1~30  ))
// \u6|control1|Add1~38  = CARRY(( \u6|control1|init_timer [8] ) + ( GND ) + ( \u6|control1|Add1~30  ))

	.dataa(!\u6|control1|init_timer [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~37_sumout ),
	.cout(\u6|control1|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~37 .extended_lut = "off";
defparam \u6|control1|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|control1|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \u6|control1|init_timer[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[8] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \u6|control1|Add1~33 (
// Equation(s):
// \u6|control1|Add1~33_sumout  = SUM(( \u6|control1|init_timer [9] ) + ( GND ) + ( \u6|control1|Add1~38  ))
// \u6|control1|Add1~34  = CARRY(( \u6|control1|init_timer [9] ) + ( GND ) + ( \u6|control1|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~33_sumout ),
	.cout(\u6|control1|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~33 .extended_lut = "off";
defparam \u6|control1|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \u6|control1|init_timer[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[9] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \u6|control1|Add1~9 (
// Equation(s):
// \u6|control1|Add1~9_sumout  = SUM(( \u6|control1|init_timer [10] ) + ( GND ) + ( \u6|control1|Add1~34  ))
// \u6|control1|Add1~10  = CARRY(( \u6|control1|init_timer [10] ) + ( GND ) + ( \u6|control1|Add1~34  ))

	.dataa(!\u6|control1|init_timer [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~9_sumout ),
	.cout(\u6|control1|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~9 .extended_lut = "off";
defparam \u6|control1|Add1~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|control1|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N29
dffeas \u6|control1|init_timer[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[10] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \u6|control1|Add1~5 (
// Equation(s):
// \u6|control1|Add1~5_sumout  = SUM(( \u6|control1|init_timer [11] ) + ( GND ) + ( \u6|control1|Add1~10  ))
// \u6|control1|Add1~6  = CARRY(( \u6|control1|init_timer [11] ) + ( GND ) + ( \u6|control1|Add1~10  ))

	.dataa(gnd),
	.datab(!\u6|control1|init_timer [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~5_sumout ),
	.cout(\u6|control1|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~5 .extended_lut = "off";
defparam \u6|control1|Add1~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|control1|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \u6|control1|init_timer[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[11] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \u6|control1|Add1~1 (
// Equation(s):
// \u6|control1|Add1~1_sumout  = SUM(( \u6|control1|init_timer [12] ) + ( GND ) + ( \u6|control1|Add1~6  ))
// \u6|control1|Add1~2  = CARRY(( \u6|control1|init_timer [12] ) + ( GND ) + ( \u6|control1|Add1~6  ))

	.dataa(!\u6|control1|init_timer [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~1_sumout ),
	.cout(\u6|control1|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~1 .extended_lut = "off";
defparam \u6|control1|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|control1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N35
dffeas \u6|control1|init_timer[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[12] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \u6|control1|Add1~21 (
// Equation(s):
// \u6|control1|Add1~21_sumout  = SUM(( \u6|control1|init_timer[13]~DUPLICATE_q  ) + ( GND ) + ( \u6|control1|Add1~2  ))
// \u6|control1|Add1~22  = CARRY(( \u6|control1|init_timer[13]~DUPLICATE_q  ) + ( GND ) + ( \u6|control1|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~21_sumout ),
	.cout(\u6|control1|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~21 .extended_lut = "off";
defparam \u6|control1|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \u6|control1|init_timer[13]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \u6|control1|Add1~17 (
// Equation(s):
// \u6|control1|Add1~17_sumout  = SUM(( \u6|control1|init_timer [14] ) + ( GND ) + ( \u6|control1|Add1~22  ))
// \u6|control1|Add1~18  = CARRY(( \u6|control1|init_timer [14] ) + ( GND ) + ( \u6|control1|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~17_sumout ),
	.cout(\u6|control1|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~17 .extended_lut = "off";
defparam \u6|control1|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|control1|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \u6|control1|Add1~13 (
// Equation(s):
// \u6|control1|Add1~13_sumout  = SUM(( \u6|control1|init_timer [15] ) + ( GND ) + ( \u6|control1|Add1~18  ))

	.dataa(gnd),
	.datab(!\u6|control1|init_timer [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add1~13 .extended_lut = "off";
defparam \u6|control1|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|control1|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N43
dffeas \u6|control1|init_timer[15]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \u6|control1|LessThan1~0 (
// Equation(s):
// \u6|control1|LessThan1~0_combout  = ( \u6|control1|init_timer [12] & ( (\u6|control1|init_timer [10] & \u6|control1|init_timer [11]) ) )

	.dataa(!\u6|control1|init_timer [10]),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan1~0 .extended_lut = "off";
defparam \u6|control1|LessThan1~0 .lut_mask = 64'h0000000005050505;
defparam \u6|control1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \u6|control1|init_timer[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[13] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N21
cyclonev_lcell_comb \u6|control1|LOAD_MODE~2 (
// Equation(s):
// \u6|control1|LOAD_MODE~2_combout  = ( !\u6|control1|init_timer [4] & ( (!\u6|control1|init_timer [5] & !\u6|control1|init_timer [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [5]),
	.datad(!\u6|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LOAD_MODE~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~2 .extended_lut = "off";
defparam \u6|control1|LOAD_MODE~2 .lut_mask = 64'hF000F00000000000;
defparam \u6|control1|LOAD_MODE~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N22
dffeas \u6|control1|init_timer[8]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N4
dffeas \u6|control1|init_timer[2]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \u6|control1|LessThan0~0 (
// Equation(s):
// \u6|control1|LessThan0~0_combout  = ( \u6|control1|init_timer [1] & ( \u6|control1|init_timer [3] ) ) # ( !\u6|control1|init_timer [1] & ( (\u6|control1|init_timer [3] & ((\u6|control1|init_timer[2]~DUPLICATE_q ) # (\u6|control1|init_timer [0]))) ) )

	.dataa(!\u6|control1|init_timer [0]),
	.datab(gnd),
	.datac(!\u6|control1|init_timer[2]~DUPLICATE_q ),
	.datad(!\u6|control1|init_timer [3]),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan0~0 .extended_lut = "off";
defparam \u6|control1|LessThan0~0 .lut_mask = 64'h005F005F00FF00FF;
defparam \u6|control1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N19
dffeas \u6|control1|init_timer[7]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \u6|control1|LessThan0~1 (
// Equation(s):
// \u6|control1|LessThan0~1_combout  = ( \u6|control1|init_timer[7]~DUPLICATE_q  & ( (\u6|control1|LOAD_MODE~2_combout  & (!\u6|control1|init_timer[8]~DUPLICATE_q  & !\u6|control1|LessThan0~0_combout )) ) ) # ( !\u6|control1|init_timer[7]~DUPLICATE_q  & ( 
// !\u6|control1|init_timer[8]~DUPLICATE_q  ) )

	.dataa(!\u6|control1|LOAD_MODE~2_combout ),
	.datab(gnd),
	.datac(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.datad(!\u6|control1|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan0~1 .extended_lut = "off";
defparam \u6|control1|LessThan0~1 .lut_mask = 64'hF0F0F0F050005000;
defparam \u6|control1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N39
cyclonev_lcell_comb \u6|control1|LessThan0~2 (
// Equation(s):
// \u6|control1|LessThan0~2_combout  = ( \u6|control1|init_timer [13] & ( \u6|control1|LessThan0~1_combout  & ( (!\u6|control1|init_timer[15]~DUPLICATE_q  & !\u6|control1|init_timer[14]~DUPLICATE_q ) ) ) ) # ( !\u6|control1|init_timer [13] & ( 
// \u6|control1|LessThan0~1_combout  & ( !\u6|control1|init_timer[15]~DUPLICATE_q  ) ) ) # ( \u6|control1|init_timer [13] & ( !\u6|control1|LessThan0~1_combout  & ( (!\u6|control1|init_timer[15]~DUPLICATE_q  & !\u6|control1|init_timer[14]~DUPLICATE_q ) ) ) ) 
// # ( !\u6|control1|init_timer [13] & ( !\u6|control1|LessThan0~1_combout  & ( (!\u6|control1|init_timer[15]~DUPLICATE_q  & ((!\u6|control1|LessThan1~0_combout ) # ((!\u6|control1|init_timer [9]) # (!\u6|control1|init_timer[14]~DUPLICATE_q )))) ) ) )

	.dataa(!\u6|control1|init_timer[15]~DUPLICATE_q ),
	.datab(!\u6|control1|LessThan1~0_combout ),
	.datac(!\u6|control1|init_timer [9]),
	.datad(!\u6|control1|init_timer[14]~DUPLICATE_q ),
	.datae(!\u6|control1|init_timer [13]),
	.dataf(!\u6|control1|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan0~2 .extended_lut = "off";
defparam \u6|control1|LessThan0~2 .lut_mask = 64'hAAA8AA00AAAAAA00;
defparam \u6|control1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \u6|control1|init_timer[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[14] .is_wysiwyg = "true";
defparam \u6|control1|init_timer[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N40
dffeas \u6|control1|init_timer[14]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|control1|LessThan0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|init_timer[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|init_timer[14]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|init_timer[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \u6|control1|LessThan1~1 (
// Equation(s):
// \u6|control1|LessThan1~1_combout  = ( \u6|control1|init_timer[8]~DUPLICATE_q  & ( !\u6|control1|init_timer [9] & ( (!\u6|control1|init_timer[7]~DUPLICATE_q ) # (!\u6|control1|init_timer [6]) ) ) ) # ( !\u6|control1|init_timer[8]~DUPLICATE_q  & ( 
// !\u6|control1|init_timer [9] ) )

	.dataa(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u6|control1|init_timer [6]),
	.datad(gnd),
	.datae(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.dataf(!\u6|control1|init_timer [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan1~1 .extended_lut = "off";
defparam \u6|control1|LessThan1~1 .lut_mask = 64'hFFFFFAFA00000000;
defparam \u6|control1|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \u6|control1|LessThan1~2 (
// Equation(s):
// \u6|control1|LessThan1~2_combout  = ( \u6|control1|init_timer [13] & ( !\u6|control1|init_timer[15]~DUPLICATE_q  & ( !\u6|control1|init_timer[14]~DUPLICATE_q  ) ) ) # ( !\u6|control1|init_timer [13] & ( !\u6|control1|init_timer[15]~DUPLICATE_q  & ( 
// (!\u6|control1|init_timer[14]~DUPLICATE_q ) # ((!\u6|control1|LessThan1~0_combout ) # (\u6|control1|LessThan1~1_combout )) ) ) )

	.dataa(!\u6|control1|init_timer[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u6|control1|LessThan1~0_combout ),
	.datad(!\u6|control1|LessThan1~1_combout ),
	.datae(!\u6|control1|init_timer [13]),
	.dataf(!\u6|control1|init_timer[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LessThan1~2 .extended_lut = "off";
defparam \u6|control1|LessThan1~2 .lut_mask = 64'hFAFFAAAA00000000;
defparam \u6|control1|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N56
dffeas \u6|control1|INIT_REQ (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|control1|LessThan1~2_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|INIT_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|INIT_REQ .is_wysiwyg = "true";
defparam \u6|control1|INIT_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \u6|control1|Add0~1 (
// Equation(s):
// \u6|control1|Add0~1_sumout  = SUM(( \u6|control1|timer [0] ) + ( VCC ) + ( !VCC ))
// \u6|control1|Add0~2  = CARRY(( \u6|control1|timer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~1_sumout ),
	.cout(\u6|control1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~1 .extended_lut = "off";
defparam \u6|control1|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \u6|control1|timer~0 (
// Equation(s):
// \u6|control1|timer~0_combout  = (!\u6|control1|INIT_REQ~q  & \u6|control1|Add0~1_sumout )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|control1|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~0 .extended_lut = "off";
defparam \u6|control1|timer~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \u6|control1|timer~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \u6|command1|do_refresh (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|always0~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_refresh .is_wysiwyg = "true";
defparam \u6|command1|do_refresh .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \u6|command1|REF_ACK~0 (
// Equation(s):
// \u6|command1|REF_ACK~0_combout  = ( \u6|control1|REF_REQ~DUPLICATE_q  & ( ((!\u6|command1|always3~0_combout  & \u6|command1|REF_ACK~q )) # (\u6|command1|do_refresh~q ) ) ) # ( !\u6|control1|REF_REQ~DUPLICATE_q  & ( (!\u6|command1|always3~0_combout  & 
// \u6|command1|REF_ACK~q ) ) )

	.dataa(!\u6|command1|always3~0_combout ),
	.datab(!\u6|command1|do_refresh~q ),
	.datac(gnd),
	.datad(!\u6|command1|REF_ACK~q ),
	.datae(gnd),
	.dataf(!\u6|control1|REF_REQ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|REF_ACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|REF_ACK~0 .extended_lut = "off";
defparam \u6|command1|REF_ACK~0 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \u6|command1|REF_ACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \u6|command1|REF_ACK (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|REF_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|REF_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|REF_ACK .is_wysiwyg = "true";
defparam \u6|command1|REF_ACK .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \u6|control1|timer[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[0] .is_wysiwyg = "true";
defparam \u6|control1|timer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \u6|control1|Add0~33 (
// Equation(s):
// \u6|control1|Add0~33_sumout  = SUM(( \u6|control1|timer [1] ) + ( VCC ) + ( \u6|control1|Add0~2  ))
// \u6|control1|Add0~34  = CARRY(( \u6|control1|timer [1] ) + ( VCC ) + ( \u6|control1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|timer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~33_sumout ),
	.cout(\u6|control1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~33 .extended_lut = "off";
defparam \u6|control1|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \u6|control1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \u6|control1|timer~8 (
// Equation(s):
// \u6|control1|timer~8_combout  = ( \u6|control1|Add0~33_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~8 .extended_lut = "off";
defparam \u6|control1|timer~8 .lut_mask = 64'h00000000FF00FF00;
defparam \u6|control1|timer~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N25
dffeas \u6|control1|timer[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~8_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[1] .is_wysiwyg = "true";
defparam \u6|control1|timer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \u6|control1|Add0~29 (
// Equation(s):
// \u6|control1|Add0~29_sumout  = SUM(( \u6|control1|timer [2] ) + ( VCC ) + ( \u6|control1|Add0~34  ))
// \u6|control1|Add0~30  = CARRY(( \u6|control1|timer [2] ) + ( VCC ) + ( \u6|control1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~29_sumout ),
	.cout(\u6|control1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~29 .extended_lut = "off";
defparam \u6|control1|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \u6|control1|timer~7 (
// Equation(s):
// \u6|control1|timer~7_combout  = (!\u6|control1|INIT_REQ~q  & \u6|control1|Add0~29_sumout )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(!\u6|control1|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~7 .extended_lut = "off";
defparam \u6|control1|timer~7 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \u6|control1|timer~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \u6|control1|timer[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[2] .is_wysiwyg = "true";
defparam \u6|control1|timer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \u6|control1|Add0~25 (
// Equation(s):
// \u6|control1|Add0~25_sumout  = SUM(( \u6|control1|timer[3]~DUPLICATE_q  ) + ( VCC ) + ( \u6|control1|Add0~30  ))
// \u6|control1|Add0~26  = CARRY(( \u6|control1|timer[3]~DUPLICATE_q  ) + ( VCC ) + ( \u6|control1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~25_sumout ),
	.cout(\u6|control1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~25 .extended_lut = "off";
defparam \u6|control1|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \u6|control1|timer~6 (
// Equation(s):
// \u6|control1|timer~6_combout  = ( \u6|control1|Add0~25_sumout  ) # ( !\u6|control1|Add0~25_sumout  & ( \u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~6 .extended_lut = "off";
defparam \u6|control1|timer~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \u6|control1|timer~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N40
dffeas \u6|control1|timer[3]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~6_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|timer[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \u6|control1|Add0~9 (
// Equation(s):
// \u6|control1|Add0~9_sumout  = SUM(( \u6|control1|timer [4] ) + ( VCC ) + ( \u6|control1|Add0~26  ))
// \u6|control1|Add0~10  = CARRY(( \u6|control1|timer [4] ) + ( VCC ) + ( \u6|control1|Add0~26  ))

	.dataa(gnd),
	.datab(!\u6|control1|timer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~9_sumout ),
	.cout(\u6|control1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~9 .extended_lut = "off";
defparam \u6|control1|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \u6|control1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \u6|control1|timer~2 (
// Equation(s):
// \u6|control1|timer~2_combout  = (!\u6|control1|INIT_REQ~q  & \u6|control1|Add0~9_sumout )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|control1|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~2 .extended_lut = "off";
defparam \u6|control1|timer~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \u6|control1|timer~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \u6|control1|timer[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[4] .is_wysiwyg = "true";
defparam \u6|control1|timer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \u6|control1|Add0~5 (
// Equation(s):
// \u6|control1|Add0~5_sumout  = SUM(( \u6|control1|timer [5] ) + ( VCC ) + ( \u6|control1|Add0~10  ))
// \u6|control1|Add0~6  = CARRY(( \u6|control1|timer [5] ) + ( VCC ) + ( \u6|control1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~5_sumout ),
	.cout(\u6|control1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~5 .extended_lut = "off";
defparam \u6|control1|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \u6|control1|timer~1 (
// Equation(s):
// \u6|control1|timer~1_combout  = ( \u6|control1|Add0~5_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~1 .extended_lut = "off";
defparam \u6|control1|timer~1 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|control1|timer~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \u6|control1|timer[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[5] .is_wysiwyg = "true";
defparam \u6|control1|timer[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \u6|control1|REF_REQ (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|REF_REQ~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|REF_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|REF_REQ .is_wysiwyg = "true";
defparam \u6|control1|REF_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \u6|control1|REF_REQ~0 (
// Equation(s):
// \u6|control1|REF_REQ~0_combout  = ( \u6|control1|REF_REQ~q  & ( (!\u6|control1|INIT_REQ~q  & !\u6|command1|REF_ACK~q ) ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(!\u6|command1|REF_ACK~q ),
	.datae(gnd),
	.dataf(!\u6|control1|REF_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|REF_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|REF_REQ~0 .extended_lut = "off";
defparam \u6|control1|REF_REQ~0 .lut_mask = 64'h00000000CC00CC00;
defparam \u6|control1|REF_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \u6|control1|Add0~37 (
// Equation(s):
// \u6|control1|Add0~37_sumout  = SUM(( \u6|control1|timer [6] ) + ( VCC ) + ( \u6|control1|Add0~6  ))
// \u6|control1|Add0~38  = CARRY(( \u6|control1|timer [6] ) + ( VCC ) + ( \u6|control1|Add0~6  ))

	.dataa(gnd),
	.datab(!\u6|control1|timer [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~37_sumout ),
	.cout(\u6|control1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~37 .extended_lut = "off";
defparam \u6|control1|Add0~37 .lut_mask = 64'h0000000000003333;
defparam \u6|control1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \u6|control1|timer~9 (
// Equation(s):
// \u6|control1|timer~9_combout  = ( \u6|control1|Add0~37_sumout  ) # ( !\u6|control1|Add0~37_sumout  & ( \u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~9 .extended_lut = "off";
defparam \u6|control1|timer~9 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u6|control1|timer~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \u6|control1|timer[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~9_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[6] .is_wysiwyg = "true";
defparam \u6|control1|timer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \u6|control1|Add0~41 (
// Equation(s):
// \u6|control1|Add0~41_sumout  = SUM(( \u6|control1|timer [7] ) + ( VCC ) + ( \u6|control1|Add0~38  ))
// \u6|control1|Add0~42  = CARRY(( \u6|control1|timer [7] ) + ( VCC ) + ( \u6|control1|Add0~38  ))

	.dataa(!\u6|control1|timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~41_sumout ),
	.cout(\u6|control1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~41 .extended_lut = "off";
defparam \u6|control1|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \u6|control1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \u6|control1|timer~10 (
// Equation(s):
// \u6|control1|timer~10_combout  = ( \u6|control1|Add0~41_sumout  ) # ( !\u6|control1|Add0~41_sumout  & ( \u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~10 .extended_lut = "off";
defparam \u6|control1|timer~10 .lut_mask = 64'h33333333FFFFFFFF;
defparam \u6|control1|timer~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \u6|control1|timer[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~10_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[7] .is_wysiwyg = "true";
defparam \u6|control1|timer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \u6|control1|Add0~61 (
// Equation(s):
// \u6|control1|Add0~61_sumout  = SUM(( \u6|control1|timer [8] ) + ( VCC ) + ( \u6|control1|Add0~42  ))
// \u6|control1|Add0~62  = CARRY(( \u6|control1|timer [8] ) + ( VCC ) + ( \u6|control1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~61_sumout ),
	.cout(\u6|control1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~61 .extended_lut = "off";
defparam \u6|control1|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \u6|control1|timer~15 (
// Equation(s):
// \u6|control1|timer~15_combout  = ( \u6|control1|Add0~61_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~15 .extended_lut = "off";
defparam \u6|control1|timer~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|control1|timer~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N47
dffeas \u6|control1|timer[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~15_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[8] .is_wysiwyg = "true";
defparam \u6|control1|timer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \u6|control1|Add0~45 (
// Equation(s):
// \u6|control1|Add0~45_sumout  = SUM(( \u6|control1|timer [9] ) + ( VCC ) + ( \u6|control1|Add0~62  ))
// \u6|control1|Add0~46  = CARRY(( \u6|control1|timer [9] ) + ( VCC ) + ( \u6|control1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~45_sumout ),
	.cout(\u6|control1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~45 .extended_lut = "off";
defparam \u6|control1|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \u6|control1|timer~11 (
// Equation(s):
// \u6|control1|timer~11_combout  = ( \u6|control1|Add0~45_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~11 .extended_lut = "off";
defparam \u6|control1|timer~11 .lut_mask = 64'h00000000FF00FF00;
defparam \u6|control1|timer~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \u6|control1|timer[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~11_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[9] .is_wysiwyg = "true";
defparam \u6|control1|timer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \u6|control1|Add0~21 (
// Equation(s):
// \u6|control1|Add0~21_sumout  = SUM(( \u6|control1|timer [10] ) + ( VCC ) + ( \u6|control1|Add0~46  ))
// \u6|control1|Add0~22  = CARRY(( \u6|control1|timer [10] ) + ( VCC ) + ( \u6|control1|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~21_sumout ),
	.cout(\u6|control1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~21 .extended_lut = "off";
defparam \u6|control1|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \u6|control1|timer~5 (
// Equation(s):
// \u6|control1|timer~5_combout  = ( \u6|control1|Add0~21_sumout  ) # ( !\u6|control1|Add0~21_sumout  & ( \u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|INIT_REQ~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~5 .extended_lut = "off";
defparam \u6|control1|timer~5 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u6|control1|timer~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \u6|control1|timer[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u6|command1|REF_ACK~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[10] .is_wysiwyg = "true";
defparam \u6|control1|timer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \u6|control1|Add0~49 (
// Equation(s):
// \u6|control1|Add0~49_sumout  = SUM(( \u6|control1|timer [11] ) + ( VCC ) + ( \u6|control1|Add0~22  ))
// \u6|control1|Add0~50  = CARRY(( \u6|control1|timer [11] ) + ( VCC ) + ( \u6|control1|Add0~22  ))

	.dataa(!\u6|control1|timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~49_sumout ),
	.cout(\u6|control1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~49 .extended_lut = "off";
defparam \u6|control1|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \u6|control1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \u6|control1|timer~12 (
// Equation(s):
// \u6|control1|timer~12_combout  = (!\u6|control1|INIT_REQ~q  & \u6|control1|Add0~49_sumout )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|control1|Add0~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~12 .extended_lut = "off";
defparam \u6|control1|timer~12 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \u6|control1|timer~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \u6|control1|timer[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~12_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[11] .is_wysiwyg = "true";
defparam \u6|control1|timer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \u6|control1|Add0~53 (
// Equation(s):
// \u6|control1|Add0~53_sumout  = SUM(( \u6|control1|timer [12] ) + ( VCC ) + ( \u6|control1|Add0~50  ))
// \u6|control1|Add0~54  = CARRY(( \u6|control1|timer [12] ) + ( VCC ) + ( \u6|control1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~53_sumout ),
	.cout(\u6|control1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~53 .extended_lut = "off";
defparam \u6|control1|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \u6|control1|timer~13 (
// Equation(s):
// \u6|control1|timer~13_combout  = ( \u6|control1|Add0~53_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~13 .extended_lut = "off";
defparam \u6|control1|timer~13 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|control1|timer~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N53
dffeas \u6|control1|timer[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~13_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[12] .is_wysiwyg = "true";
defparam \u6|control1|timer[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \u6|control1|Add0~57 (
// Equation(s):
// \u6|control1|Add0~57_sumout  = SUM(( \u6|control1|timer [13] ) + ( VCC ) + ( \u6|control1|Add0~54  ))
// \u6|control1|Add0~58  = CARRY(( \u6|control1|timer [13] ) + ( VCC ) + ( \u6|control1|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~57_sumout ),
	.cout(\u6|control1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~57 .extended_lut = "off";
defparam \u6|control1|Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \u6|control1|timer~14 (
// Equation(s):
// \u6|control1|timer~14_combout  = ( \u6|control1|Add0~57_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~14 .extended_lut = "off";
defparam \u6|control1|timer~14 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|control1|timer~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \u6|control1|timer[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~14_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[13] .is_wysiwyg = "true";
defparam \u6|control1|timer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \u6|control1|Equal3~2 (
// Equation(s):
// \u6|control1|Equal3~2_combout  = ( !\u6|control1|timer [12] & ( (!\u6|control1|timer [13] & (!\u6|control1|timer [8] & (!\u6|control1|timer [11] & !\u6|control1|timer [9]))) ) )

	.dataa(!\u6|control1|timer [13]),
	.datab(!\u6|control1|timer [8]),
	.datac(!\u6|control1|timer [11]),
	.datad(!\u6|control1|timer [9]),
	.datae(gnd),
	.dataf(!\u6|control1|timer [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Equal3~2 .extended_lut = "off";
defparam \u6|control1|Equal3~2 .lut_mask = 64'h8000800000000000;
defparam \u6|control1|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \u6|control1|Add0~13 (
// Equation(s):
// \u6|control1|Add0~13_sumout  = SUM(( \u6|control1|timer [14] ) + ( VCC ) + ( \u6|control1|Add0~58  ))
// \u6|control1|Add0~14  = CARRY(( \u6|control1|timer [14] ) + ( VCC ) + ( \u6|control1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|timer [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~13_sumout ),
	.cout(\u6|control1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~13 .extended_lut = "off";
defparam \u6|control1|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \u6|control1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \u6|control1|timer~3 (
// Equation(s):
// \u6|control1|timer~3_combout  = ( \u6|control1|Add0~13_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|INIT_REQ~q ),
	.datad(gnd),
	.datae(!\u6|control1|Add0~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~3 .extended_lut = "off";
defparam \u6|control1|timer~3 .lut_mask = 64'h0000F0F00000F0F0;
defparam \u6|control1|timer~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \u6|control1|timer[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[14] .is_wysiwyg = "true";
defparam \u6|control1|timer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N45
cyclonev_lcell_comb \u6|control1|Add0~17 (
// Equation(s):
// \u6|control1|Add0~17_sumout  = SUM(( \u6|control1|timer [15] ) + ( VCC ) + ( \u6|control1|Add0~14  ))

	.dataa(!\u6|control1|timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|control1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|control1|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Add0~17 .extended_lut = "off";
defparam \u6|control1|Add0~17 .lut_mask = 64'h0000000000005555;
defparam \u6|control1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \u6|control1|timer~4 (
// Equation(s):
// \u6|control1|timer~4_combout  = ( \u6|control1|Add0~17_sumout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|timer~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|timer~4 .extended_lut = "off";
defparam \u6|control1|timer~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|control1|timer~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \u6|control1|timer[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[15] .is_wysiwyg = "true";
defparam \u6|control1|timer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \u6|control1|Equal3~0 (
// Equation(s):
// \u6|control1|Equal3~0_combout  = ( !\u6|control1|timer [15] & ( !\u6|control1|timer [10] & ( (!\u6|control1|timer [14] & !\u6|control1|timer [4]) ) ) )

	.dataa(!\u6|control1|timer [14]),
	.datab(gnd),
	.datac(!\u6|control1|timer [4]),
	.datad(gnd),
	.datae(!\u6|control1|timer [15]),
	.dataf(!\u6|control1|timer [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Equal3~0 .extended_lut = "off";
defparam \u6|control1|Equal3~0 .lut_mask = 64'hA0A0000000000000;
defparam \u6|control1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \u6|control1|timer[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|timer~6_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|command1|REF_ACK~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|timer[3] .is_wysiwyg = "true";
defparam \u6|control1|timer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \u6|control1|Equal3~1 (
// Equation(s):
// \u6|control1|Equal3~1_combout  = ( !\u6|control1|timer [3] & ( (!\u6|control1|timer [7] & (!\u6|control1|timer [1] & (!\u6|control1|timer [6] & !\u6|control1|timer [2]))) ) )

	.dataa(!\u6|control1|timer [7]),
	.datab(!\u6|control1|timer [1]),
	.datac(!\u6|control1|timer [6]),
	.datad(!\u6|control1|timer [2]),
	.datae(gnd),
	.dataf(!\u6|control1|timer [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Equal3~1 .extended_lut = "off";
defparam \u6|control1|Equal3~1 .lut_mask = 64'h8000800000000000;
defparam \u6|control1|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \u6|control1|REF_REQ~1 (
// Equation(s):
// \u6|control1|REF_REQ~1_combout  = ( \u6|control1|Equal3~0_combout  & ( \u6|control1|Equal3~1_combout  & ( ((!\u6|control1|timer [0] & (!\u6|control1|timer [5] & \u6|control1|Equal3~2_combout ))) # (\u6|control1|REF_REQ~0_combout ) ) ) ) # ( 
// !\u6|control1|Equal3~0_combout  & ( \u6|control1|Equal3~1_combout  & ( \u6|control1|REF_REQ~0_combout  ) ) ) # ( \u6|control1|Equal3~0_combout  & ( !\u6|control1|Equal3~1_combout  & ( \u6|control1|REF_REQ~0_combout  ) ) ) # ( 
// !\u6|control1|Equal3~0_combout  & ( !\u6|control1|Equal3~1_combout  & ( \u6|control1|REF_REQ~0_combout  ) ) )

	.dataa(!\u6|control1|timer [0]),
	.datab(!\u6|control1|timer [5]),
	.datac(!\u6|control1|REF_REQ~0_combout ),
	.datad(!\u6|control1|Equal3~2_combout ),
	.datae(!\u6|control1|Equal3~0_combout ),
	.dataf(!\u6|control1|Equal3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|REF_REQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|REF_REQ~1 .extended_lut = "off";
defparam \u6|control1|REF_REQ~1 .lut_mask = 64'h0F0F0F0F0F0F0F8F;
defparam \u6|control1|REF_REQ~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \u6|control1|REF_REQ~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|REF_REQ~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|REF_REQ~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|REF_REQ~DUPLICATE .is_wysiwyg = "true";
defparam \u6|control1|REF_REQ~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N21
cyclonev_lcell_comb \u6|command1|command_delay~7 (
// Equation(s):
// \u6|command1|command_delay~7_combout  = (!\u6|command1|always3~0_combout  & !\u6|control1|INIT_REQ~q )

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|control1|INIT_REQ~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~7 .extended_lut = "off";
defparam \u6|command1|command_delay~7 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u6|command1|command_delay~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N23
dffeas \u6|command1|command_delay[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[7] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \u6|command1|command_delay~6 (
// Equation(s):
// \u6|command1|command_delay~6_combout  = (!\u6|command1|always3~0_combout ) # (\u6|command1|command_delay [7])

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|command1|command_delay [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~6 .extended_lut = "off";
defparam \u6|command1|command_delay~6 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \u6|command1|command_delay~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \u6|command1|command_delay[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~6_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[6] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \u6|command1|command_delay~5 (
// Equation(s):
// \u6|command1|command_delay~5_combout  = ( \u6|command1|command_delay [6] ) # ( !\u6|command1|command_delay [6] & ( !\u6|command1|always3~0_combout  ) )

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|command_delay [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~5 .extended_lut = "off";
defparam \u6|command1|command_delay~5 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \u6|command1|command_delay~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N16
dffeas \u6|command1|command_delay[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[5] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \u6|command1|command_delay~4 (
// Equation(s):
// \u6|command1|command_delay~4_combout  = ( \u6|command1|command_delay [5] ) # ( !\u6|command1|command_delay [5] & ( !\u6|command1|always3~0_combout  ) )

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|command_delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~4 .extended_lut = "off";
defparam \u6|command1|command_delay~4 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \u6|command1|command_delay~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \u6|command1|command_delay[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[4] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N57
cyclonev_lcell_comb \u6|command1|command_delay~3 (
// Equation(s):
// \u6|command1|command_delay~3_combout  = (!\u6|command1|always3~0_combout ) # (\u6|command1|command_delay [4])

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|command1|command_delay [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~3 .extended_lut = "off";
defparam \u6|command1|command_delay~3 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \u6|command1|command_delay~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N58
dffeas \u6|command1|command_delay[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[3] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \u6|command1|command_delay~2 (
// Equation(s):
// \u6|command1|command_delay~2_combout  = (!\u6|command1|always3~0_combout ) # (\u6|command1|command_delay [3])

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|command1|command_delay [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~2 .extended_lut = "off";
defparam \u6|command1|command_delay~2 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \u6|command1|command_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N56
dffeas \u6|command1|command_delay[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[2] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \u6|command1|command_delay~1 (
// Equation(s):
// \u6|command1|command_delay~1_combout  = (!\u6|command1|always3~0_combout ) # (\u6|command1|command_delay [2])

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|command1|command_delay [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~1 .extended_lut = "off";
defparam \u6|command1|command_delay~1 .lut_mask = 64'hCFCFCFCFCFCFCFCF;
defparam \u6|command1|command_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \u6|command1|command_delay[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[1] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N27
cyclonev_lcell_comb \u6|command1|command_delay~0 (
// Equation(s):
// \u6|command1|command_delay~0_combout  = ( \u6|command1|command_delay [1] ) # ( !\u6|command1|command_delay [1] & ( !\u6|command1|always3~0_combout  ) )

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|command_delay [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_delay~0 .extended_lut = "off";
defparam \u6|command1|command_delay~0 .lut_mask = 64'hCCCCCCCCFFFFFFFF;
defparam \u6|command1|command_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N29
dffeas \u6|command1|command_delay[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_delay~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_delay[0] .is_wysiwyg = "true";
defparam \u6|command1|command_delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \u6|command1|command_done~0 (
// Equation(s):
// \u6|command1|command_done~0_combout  = ( \u6|command1|command_delay [0] ) # ( !\u6|command1|command_delay [0] & ( !\u6|command1|always3~0_combout  ) )

	.dataa(!\u6|command1|always3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|command_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|command_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|command_done~0 .extended_lut = "off";
defparam \u6|command1|command_done~0 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \u6|command1|command_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N47
dffeas \u6|command1|command_done (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|command_done~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|command_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|command_done .is_wysiwyg = "true";
defparam \u6|command1|command_done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N48
cyclonev_lcell_comb \u6|Selector1~0 (
// Equation(s):
// \u6|Selector1~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Equal2~0_combout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Equal2~0_combout  & ((!\u6|Equal5~1_combout ) # ((!\u6|Equal5~0_combout ) # (!\u6|ST[0]~DUPLICATE_q )))) ) )

	.dataa(!\u6|Equal2~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Equal5~0_combout ),
	.datad(!\u6|ST[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector1~0 .extended_lut = "off";
defparam \u6|Selector1~0 .lut_mask = 64'h5554555455555555;
defparam \u6|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N57
cyclonev_lcell_comb \u6|CMD[1]~0 (
// Equation(s):
// \u6|CMD[1]~0_combout  = ( \u6|Equal5~1_combout  & ( \u6|ST[8]~1_combout  & ( (\u6|Equal5~0_combout  & (!\u6|ST[1]~DUPLICATE_q  & ((!\u6|ST[0]~DUPLICATE_q ) # (\u6|control1|CMD_ACK~q )))) ) ) ) # ( \u6|Equal5~1_combout  & ( !\u6|ST[8]~1_combout  & ( 
// (\u6|Equal5~0_combout  & (\u6|ST[0]~DUPLICATE_q  & (\u6|control1|CMD_ACK~q  & !\u6|ST[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST[0]~DUPLICATE_q ),
	.datac(!\u6|control1|CMD_ACK~q ),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(!\u6|Equal5~1_combout ),
	.dataf(!\u6|ST[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|CMD[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|CMD[1]~0 .extended_lut = "off";
defparam \u6|CMD[1]~0 .lut_mask = 64'h0000010000004500;
defparam \u6|CMD[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \u6|CMD[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CMD[0] .is_wysiwyg = "true";
defparam \u6|CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N27
cyclonev_lcell_comb \u6|Selector0~0 (
// Equation(s):
// \u6|Selector0~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( !\u6|Equal2~0_combout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (!\u6|Equal2~0_combout  & ((!\u6|Equal5~0_combout ) # ((!\u6|Equal5~1_combout ) # (!\u6|ST[0]~DUPLICATE_q )))) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|ST[0]~DUPLICATE_q ),
	.datad(!\u6|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector0~0 .extended_lut = "off";
defparam \u6|Selector0~0 .lut_mask = 64'hFE00FE00FF00FF00;
defparam \u6|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N28
dffeas \u6|CMD[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|CMD[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CMD[1] .is_wysiwyg = "true";
defparam \u6|CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N33
cyclonev_lcell_comb \u6|control1|Equal1~0 (
// Equation(s):
// \u6|control1|Equal1~0_combout  = ( !\u6|CMD [1] & ( \u6|CMD [0] ) )

	.dataa(!\u6|CMD [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|CMD [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Equal1~0 .extended_lut = "off";
defparam \u6|control1|Equal1~0 .lut_mask = 64'h5555555500000000;
defparam \u6|control1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N26
dffeas \u6|control1|READA (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|control1|Equal1~0_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|READA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|READA .is_wysiwyg = "true";
defparam \u6|control1|READA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N27
cyclonev_lcell_comb \u6|command1|always0~4 (
// Equation(s):
// \u6|command1|always0~4_combout  = ( !\u6|command1|command_delay [0] & ( \u6|command1|command_done~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|command_done~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|command_delay [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always0~4 .extended_lut = "off";
defparam \u6|command1|always0~4 .lut_mask = 64'h3333333300000000;
defparam \u6|command1|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \u6|Equal0~0 (
// Equation(s):
// \u6|Equal0~0_combout  = ( \u6|ST [0] & ( \u6|Equal5~0_combout  & ( (!\u6|ST [2] & (\u6|ST[1]~DUPLICATE_q  & (!\u6|ST [7] $ (\u6|mLENGTH [7])))) ) ) )

	.dataa(!\u6|ST [2]),
	.datab(!\u6|ST [7]),
	.datac(!\u6|mLENGTH [7]),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(!\u6|ST [0]),
	.dataf(!\u6|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal0~0 .extended_lut = "off";
defparam \u6|Equal0~0 .lut_mask = 64'h0000000000000082;
defparam \u6|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N43
dffeas \u6|PM_STOP (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|Equal0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|PM_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|PM_STOP .is_wysiwyg = "true";
defparam \u6|PM_STOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N39
cyclonev_lcell_comb \u6|control1|Equal2~0 (
// Equation(s):
// \u6|control1|Equal2~0_combout  = ( \u6|CMD [1] & ( !\u6|CMD [0] ) )

	.dataa(!\u6|CMD [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|CMD [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|Equal2~0 .extended_lut = "off";
defparam \u6|control1|Equal2~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \u6|control1|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N40
dffeas \u6|control1|WRITEA (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|WRITEA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|WRITEA .is_wysiwyg = "true";
defparam \u6|control1|WRITEA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \u6|command1|do_writea~1 (
// Equation(s):
// \u6|command1|do_writea~1_combout  = ( \u6|command1|do_writea~0_combout  & ( !\u6|control1|INIT_REQ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(!\u6|command1|do_writea~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|do_writea~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|do_writea~1 .extended_lut = "off";
defparam \u6|command1|do_writea~1 .lut_mask = 64'h00000000FF00FF00;
defparam \u6|command1|do_writea~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \u6|command1|do_writea (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|do_writea~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_writea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_writea .is_wysiwyg = "true";
defparam \u6|command1|do_writea .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \u6|command1|do_writea~0 (
// Equation(s):
// \u6|command1|do_writea~0_combout  = ( !\u6|command1|do_writea~q  & ( (!\u6|command1|rp_done~q  & (!\u6|control1|REF_REQ~DUPLICATE_q  & (\u6|control1|WRITEA~q  & !\u6|command1|command_done~q ))) ) )

	.dataa(!\u6|command1|rp_done~q ),
	.datab(!\u6|control1|REF_REQ~DUPLICATE_q ),
	.datac(!\u6|control1|WRITEA~q ),
	.datad(!\u6|command1|command_done~q ),
	.datae(gnd),
	.dataf(!\u6|command1|do_writea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|do_writea~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|do_writea~0 .extended_lut = "off";
defparam \u6|command1|do_writea~0 .lut_mask = 64'h0800080000000000;
defparam \u6|command1|do_writea~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \u6|command1|ex_write~0 (
// Equation(s):
// \u6|command1|ex_write~0_combout  = ( \u6|command1|always0~4_combout  & ( (\u6|command1|ex_write~q ) # (\u6|command1|do_writea~0_combout ) ) ) # ( !\u6|command1|always0~4_combout  & ( (!\u6|command1|ex_write~q  & (\u6|command1|do_writea~0_combout  & 
// ((!\u6|command1|ex_read~q ) # (!\u6|PM_STOP~q )))) # (\u6|command1|ex_write~q  & (((!\u6|PM_STOP~q )))) ) )

	.dataa(!\u6|command1|ex_read~q ),
	.datab(!\u6|PM_STOP~q ),
	.datac(!\u6|command1|do_writea~0_combout ),
	.datad(!\u6|command1|ex_write~q ),
	.datae(gnd),
	.dataf(!\u6|command1|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|ex_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|ex_write~0 .extended_lut = "off";
defparam \u6|command1|ex_write~0 .lut_mask = 64'h0ECC0ECC0FFF0FFF;
defparam \u6|command1|ex_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N55
dffeas \u6|command1|ex_write (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|ex_write~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|ex_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|ex_write .is_wysiwyg = "true";
defparam \u6|command1|ex_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \u6|command1|ex_read~0 (
// Equation(s):
// \u6|command1|ex_read~0_combout  = ( \u6|command1|always0~4_combout  & ( (\u6|command1|ex_read~q ) # (\u6|command1|do_reada~0_combout ) ) ) # ( !\u6|command1|always0~4_combout  & ( (!\u6|command1|ex_read~q  & (\u6|command1|do_reada~0_combout  & 
// ((!\u6|command1|ex_write~q ) # (!\u6|PM_STOP~q )))) # (\u6|command1|ex_read~q  & (((!\u6|PM_STOP~q )))) ) )

	.dataa(!\u6|command1|do_reada~0_combout ),
	.datab(!\u6|command1|ex_write~q ),
	.datac(!\u6|PM_STOP~q ),
	.datad(!\u6|command1|ex_read~q ),
	.datae(gnd),
	.dataf(!\u6|command1|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|ex_read~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|ex_read~0 .extended_lut = "off";
defparam \u6|command1|ex_read~0 .lut_mask = 64'h54F054F055FF55FF;
defparam \u6|command1|ex_read~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \u6|command1|ex_read (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|ex_read~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|ex_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|ex_read .is_wysiwyg = "true";
defparam \u6|command1|ex_read .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \u6|command1|rp_shift~3 (
// Equation(s):
// \u6|command1|rp_shift~3_combout  = ( \u6|command1|always0~4_combout  ) # ( !\u6|command1|always0~4_combout  & ( (!\u6|PM_STOP~q  & (\u6|command1|rp_shift [3] & ((\u6|command1|ex_write~q ) # (\u6|command1|ex_read~q )))) ) )

	.dataa(!\u6|command1|ex_read~q ),
	.datab(!\u6|PM_STOP~q ),
	.datac(!\u6|command1|ex_write~q ),
	.datad(!\u6|command1|rp_shift [3]),
	.datae(gnd),
	.dataf(!\u6|command1|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_shift~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_shift~3 .extended_lut = "off";
defparam \u6|command1|rp_shift~3 .lut_mask = 64'h004C004CFFFFFFFF;
defparam \u6|command1|rp_shift~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N59
dffeas \u6|command1|rp_shift[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rp_shift~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[3] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \u6|command1|rp_shift~2 (
// Equation(s):
// \u6|command1|rp_shift~2_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|always0~4_combout ) # (\u6|command1|rp_shift [3])))

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|command1|rp_shift [3]),
	.datad(!\u6|command1|always0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_shift~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_shift~2 .extended_lut = "off";
defparam \u6|command1|rp_shift~2 .lut_mask = 64'h0CCC0CCC0CCC0CCC;
defparam \u6|command1|rp_shift~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \u6|command1|rp_done~1 (
// Equation(s):
// \u6|command1|rp_done~1_combout  = ( \u6|command1|command_done~q  & ( \u6|PM_STOP~q  ) ) # ( !\u6|command1|command_done~q  & ( \u6|PM_STOP~q  ) ) # ( \u6|command1|command_done~q  & ( !\u6|PM_STOP~q  & ( ((!\u6|command1|command_delay [0]) # 
// ((!\u6|command1|ex_read~q  & !\u6|command1|ex_write~q ))) # (\u6|control1|INIT_REQ~q ) ) ) ) # ( !\u6|command1|command_done~q  & ( !\u6|PM_STOP~q  & ( ((!\u6|command1|ex_read~q  & !\u6|command1|ex_write~q )) # (\u6|control1|INIT_REQ~q ) ) ) )

	.dataa(!\u6|command1|ex_read~q ),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|command1|command_delay [0]),
	.datad(!\u6|command1|ex_write~q ),
	.datae(!\u6|command1|command_done~q ),
	.dataf(!\u6|PM_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_done~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_done~1 .extended_lut = "off";
defparam \u6|command1|rp_done~1 .lut_mask = 64'hBB33FBF3FFFFFFFF;
defparam \u6|command1|rp_done~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \u6|command1|rp_shift[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rp_shift~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[2] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \u6|command1|rp_shift~1 (
// Equation(s):
// \u6|command1|rp_shift~1_combout  = ( \u6|command1|rp_shift [2] & ( !\u6|control1|INIT_REQ~q  ) ) # ( !\u6|command1|rp_shift [2] & ( (!\u6|control1|INIT_REQ~q  & \u6|command1|always0~4_combout ) ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(gnd),
	.datad(!\u6|command1|always0~4_combout ),
	.datae(gnd),
	.dataf(!\u6|command1|rp_shift [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_shift~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_shift~1 .extended_lut = "off";
defparam \u6|command1|rp_shift~1 .lut_mask = 64'h00CC00CCCCCCCCCC;
defparam \u6|command1|rp_shift~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N8
dffeas \u6|command1|rp_shift[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rp_shift~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[1] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N21
cyclonev_lcell_comb \u6|command1|rp_shift~0 (
// Equation(s):
// \u6|command1|rp_shift~0_combout  = (!\u6|control1|INIT_REQ~q  & ((\u6|command1|always0~4_combout ) # (\u6|command1|rp_shift [1])))

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|command1|rp_shift [1]),
	.datad(!\u6|command1|always0~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_shift~0 .extended_lut = "off";
defparam \u6|command1|rp_shift~0 .lut_mask = 64'h0CCC0CCC0CCC0CCC;
defparam \u6|command1|rp_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N23
dffeas \u6|command1|rp_shift[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rp_shift~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_shift[0] .is_wysiwyg = "true";
defparam \u6|command1|rp_shift[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \u6|command1|rp_done~0 (
// Equation(s):
// \u6|command1|rp_done~0_combout  = ( \u6|command1|always0~4_combout  & ( !\u6|control1|INIT_REQ~q  ) ) # ( !\u6|command1|always0~4_combout  & ( (!\u6|control1|INIT_REQ~q  & \u6|command1|rp_shift [0]) ) )

	.dataa(gnd),
	.datab(!\u6|control1|INIT_REQ~q ),
	.datac(!\u6|command1|rp_shift [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|always0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rp_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rp_done~0 .extended_lut = "off";
defparam \u6|command1|rp_done~0 .lut_mask = 64'h0C0C0C0CCCCCCCCC;
defparam \u6|command1|rp_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \u6|command1|rp_done (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rp_done~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|command1|rp_done~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rp_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rp_done .is_wysiwyg = "true";
defparam \u6|command1|rp_done .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \u6|command1|do_reada~0 (
// Equation(s):
// \u6|command1|do_reada~0_combout  = ( !\u6|command1|rp_done~q  & ( (!\u6|control1|REF_REQ~DUPLICATE_q  & (!\u6|command1|command_done~q  & (!\u6|command1|do_reada~q  & \u6|control1|READA~q ))) ) )

	.dataa(!\u6|control1|REF_REQ~DUPLICATE_q ),
	.datab(!\u6|command1|command_done~q ),
	.datac(!\u6|command1|do_reada~q ),
	.datad(!\u6|control1|READA~q ),
	.datae(gnd),
	.dataf(!\u6|command1|rp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|do_reada~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|do_reada~0 .extended_lut = "off";
defparam \u6|command1|do_reada~0 .lut_mask = 64'h0080008000000000;
defparam \u6|command1|do_reada~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \u6|command1|do_reada~1 (
// Equation(s):
// \u6|command1|do_reada~1_combout  = (\u6|command1|do_reada~0_combout  & !\u6|control1|INIT_REQ~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_reada~0_combout ),
	.datad(!\u6|control1|INIT_REQ~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|do_reada~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|do_reada~1 .extended_lut = "off";
defparam \u6|command1|do_reada~1 .lut_mask = 64'h0F000F000F000F00;
defparam \u6|command1|do_reada~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N2
dffeas \u6|command1|do_reada (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|do_reada~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_reada~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_reada .is_wysiwyg = "true";
defparam \u6|command1|do_reada .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \u6|control1|always3~1 (
// Equation(s):
// \u6|control1|always3~1_combout  = (!\u6|control1|init_timer[7]~DUPLICATE_q  & (\u6|control1|init_timer [9] & (!\u6|control1|init_timer[8]~DUPLICATE_q  & !\u6|control1|init_timer [3]))) # (\u6|control1|init_timer[7]~DUPLICATE_q  & (!\u6|control1|init_timer 
// [9] & (\u6|control1|init_timer[8]~DUPLICATE_q  & \u6|control1|init_timer [3])))

	.dataa(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datab(!\u6|control1|init_timer [9]),
	.datac(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.datad(!\u6|control1|init_timer [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always3~1 .extended_lut = "off";
defparam \u6|control1|always3~1 .lut_mask = 64'h2004200420042004;
defparam \u6|control1|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \u6|control1|always3~3 (
// Equation(s):
// \u6|control1|always3~3_combout  = ( \u6|control1|init_timer [4] & ( (\u6|control1|init_timer [5] & (\u6|control1|init_timer[2]~DUPLICATE_q  & \u6|control1|init_timer [6])) ) ) # ( !\u6|control1|init_timer [4] & ( (\u6|control1|init_timer [5] & 
// (!\u6|control1|init_timer[2]~DUPLICATE_q  & \u6|control1|init_timer [6])) ) )

	.dataa(gnd),
	.datab(!\u6|control1|init_timer [5]),
	.datac(!\u6|control1|init_timer[2]~DUPLICATE_q ),
	.datad(!\u6|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always3~3 .extended_lut = "off";
defparam \u6|control1|always3~3 .lut_mask = 64'h0030003000030003;
defparam \u6|control1|always3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N54
cyclonev_lcell_comb \u6|control1|LOAD_MODE~0 (
// Equation(s):
// \u6|control1|LOAD_MODE~0_combout  = ( !\u6|control1|init_timer [13] & ( !\u6|control1|init_timer [1] & ( (\u6|control1|init_timer[14]~DUPLICATE_q  & (!\u6|control1|init_timer[0]~DUPLICATE_q  & !\u6|control1|init_timer[15]~DUPLICATE_q )) ) ) )

	.dataa(!\u6|control1|init_timer[14]~DUPLICATE_q ),
	.datab(!\u6|control1|init_timer[0]~DUPLICATE_q ),
	.datac(!\u6|control1|init_timer[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u6|control1|init_timer [13]),
	.dataf(!\u6|control1|init_timer [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LOAD_MODE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~0 .extended_lut = "off";
defparam \u6|control1|LOAD_MODE~0 .lut_mask = 64'h4040000000000000;
defparam \u6|control1|LOAD_MODE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \u6|control1|always3~0 (
// Equation(s):
// \u6|control1|always3~0_combout  = ( !\u6|control1|init_timer[7]~DUPLICATE_q  & ( (\u6|control1|init_timer [9] & !\u6|control1|init_timer[8]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\u6|control1|init_timer [9]),
	.datac(gnd),
	.datad(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always3~0 .extended_lut = "off";
defparam \u6|control1|always3~0 .lut_mask = 64'h3300330000000000;
defparam \u6|control1|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N15
cyclonev_lcell_comb \u6|control1|always3~2 (
// Equation(s):
// \u6|control1|always3~2_combout  = ( \u6|control1|init_timer [4] & ( (!\u6|control1|init_timer [6] & (!\u6|control1|init_timer[2]~DUPLICATE_q  & (!\u6|control1|init_timer [3] $ (\u6|control1|init_timer [5])))) ) ) # ( !\u6|control1|init_timer [4] & ( 
// (\u6|control1|init_timer[2]~DUPLICATE_q  & ((!\u6|control1|init_timer [3] & (\u6|control1|init_timer [5] & !\u6|control1|init_timer [6])) # (\u6|control1|init_timer [3] & (!\u6|control1|init_timer [5] & \u6|control1|init_timer [6])))) ) )

	.dataa(!\u6|control1|init_timer [3]),
	.datab(!\u6|control1|init_timer [5]),
	.datac(!\u6|control1|init_timer [6]),
	.datad(!\u6|control1|init_timer[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always3~2 .extended_lut = "off";
defparam \u6|control1|always3~2 .lut_mask = 64'h0024002490009000;
defparam \u6|control1|always3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \u6|control1|always3~4 (
// Equation(s):
// \u6|control1|always3~4_combout  = ( \u6|control1|always3~0_combout  & ( \u6|control1|always3~2_combout  & ( (\u6|control1|LessThan1~0_combout  & \u6|control1|LOAD_MODE~0_combout ) ) ) ) # ( !\u6|control1|always3~0_combout  & ( 
// \u6|control1|always3~2_combout  & ( (\u6|control1|always3~1_combout  & (\u6|control1|LessThan1~0_combout  & (\u6|control1|always3~3_combout  & \u6|control1|LOAD_MODE~0_combout ))) ) ) ) # ( \u6|control1|always3~0_combout  & ( 
// !\u6|control1|always3~2_combout  & ( (\u6|control1|always3~1_combout  & (\u6|control1|LessThan1~0_combout  & (\u6|control1|always3~3_combout  & \u6|control1|LOAD_MODE~0_combout ))) ) ) ) # ( !\u6|control1|always3~0_combout  & ( 
// !\u6|control1|always3~2_combout  & ( (\u6|control1|always3~1_combout  & (\u6|control1|LessThan1~0_combout  & (\u6|control1|always3~3_combout  & \u6|control1|LOAD_MODE~0_combout ))) ) ) )

	.dataa(!\u6|control1|always3~1_combout ),
	.datab(!\u6|control1|LessThan1~0_combout ),
	.datac(!\u6|control1|always3~3_combout ),
	.datad(!\u6|control1|LOAD_MODE~0_combout ),
	.datae(!\u6|control1|always3~0_combout ),
	.dataf(!\u6|control1|always3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always3~4 .extended_lut = "off";
defparam \u6|control1|always3~4 .lut_mask = 64'h0001000100010033;
defparam \u6|control1|always3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N3
cyclonev_lcell_comb \u6|control1|REFRESH~0 (
// Equation(s):
// \u6|control1|REFRESH~0_combout  = ( \u6|control1|always3~4_combout  & ( !\u6|control1|LessThan1~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\u6|control1|always3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|REFRESH~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|REFRESH~0 .extended_lut = "off";
defparam \u6|control1|REFRESH~0 .lut_mask = 64'h00000000FF00FF00;
defparam \u6|control1|REFRESH~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N4
dffeas \u6|control1|REFRESH (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|REFRESH~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|REFRESH .is_wysiwyg = "true";
defparam \u6|control1|REFRESH .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \u6|command1|always0~2 (
// Equation(s):
// \u6|command1|always0~2_combout  = ( !\u6|command1|rp_done~q  & ( (!\u6|command1|command_done~q  & ((\u6|control1|REFRESH~q ) # (\u6|control1|REF_REQ~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\u6|control1|REF_REQ~DUPLICATE_q ),
	.datac(!\u6|command1|command_done~q ),
	.datad(!\u6|control1|REFRESH~q ),
	.datae(gnd),
	.dataf(!\u6|command1|rp_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always0~2 .extended_lut = "off";
defparam \u6|command1|always0~2 .lut_mask = 64'h30F030F000000000;
defparam \u6|command1|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \u6|command1|always0~3 (
// Equation(s):
// \u6|command1|always0~3_combout  = ( \u6|command1|always0~2_combout  & ( (!\u6|command1|do_reada~q  & (!\u6|command1|do_writea~q  & !\u6|command1|do_refresh~q )) ) )

	.dataa(!\u6|command1|do_reada~q ),
	.datab(gnd),
	.datac(!\u6|command1|do_writea~q ),
	.datad(!\u6|command1|do_refresh~q ),
	.datae(gnd),
	.dataf(!\u6|command1|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always0~3 .extended_lut = "off";
defparam \u6|command1|always0~3 .lut_mask = 64'h00000000A000A000;
defparam \u6|command1|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \u6|command1|do_refresh~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|always0~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_refresh~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_refresh~DUPLICATE .is_wysiwyg = "true";
defparam \u6|command1|do_refresh~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \u6|control1|PRECHARGE~0 (
// Equation(s):
// \u6|control1|PRECHARGE~0_combout  = ( !\u6|control1|init_timer [5] & ( (\u6|control1|init_timer[2]~DUPLICATE_q  & (!\u6|control1|init_timer [9] & (\u6|control1|init_timer [4] & !\u6|control1|init_timer [3]))) ) )

	.dataa(!\u6|control1|init_timer[2]~DUPLICATE_q ),
	.datab(!\u6|control1|init_timer [9]),
	.datac(!\u6|control1|init_timer [4]),
	.datad(!\u6|control1|init_timer [3]),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|PRECHARGE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|PRECHARGE~0 .extended_lut = "off";
defparam \u6|control1|PRECHARGE~0 .lut_mask = 64'h0400040000000000;
defparam \u6|control1|PRECHARGE~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb \u6|control1|LOAD_MODE~1 (
// Equation(s):
// \u6|control1|LOAD_MODE~1_combout  = ( \u6|control1|LOAD_MODE~0_combout  & ( \u6|control1|LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|LessThan1~0_combout ),
	.datad(gnd),
	.datae(!\u6|control1|LOAD_MODE~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LOAD_MODE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~1 .extended_lut = "off";
defparam \u6|control1|LOAD_MODE~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \u6|control1|LOAD_MODE~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \u6|control1|PRECHARGE~1 (
// Equation(s):
// \u6|control1|PRECHARGE~1_combout  = ( \u6|control1|init_timer[8]~DUPLICATE_q  & ( (\u6|control1|init_timer[7]~DUPLICATE_q  & (\u6|control1|PRECHARGE~0_combout  & (\u6|control1|LOAD_MODE~1_combout  & \u6|control1|init_timer [6]))) ) )

	.dataa(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datab(!\u6|control1|PRECHARGE~0_combout ),
	.datac(!\u6|control1|LOAD_MODE~1_combout ),
	.datad(!\u6|control1|init_timer [6]),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|PRECHARGE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|PRECHARGE~1 .extended_lut = "off";
defparam \u6|control1|PRECHARGE~1 .lut_mask = 64'h0000000000010001;
defparam \u6|control1|PRECHARGE~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N8
dffeas \u6|control1|PRECHARGE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|PRECHARGE~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|PRECHARGE .is_wysiwyg = "true";
defparam \u6|control1|PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N9
cyclonev_lcell_comb \u6|command1|always0~1 (
// Equation(s):
// \u6|command1|always0~1_combout  = ( !\u6|command1|command_done~q  & ( (\u6|control1|PRECHARGE~q  & !\u6|command1|do_precharge~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|control1|PRECHARGE~q ),
	.datad(!\u6|command1|do_precharge~q ),
	.datae(gnd),
	.dataf(!\u6|command1|command_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always0~1 .extended_lut = "off";
defparam \u6|command1|always0~1 .lut_mask = 64'h0F000F0000000000;
defparam \u6|command1|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N10
dffeas \u6|command1|do_precharge (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|always0~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_precharge~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_precharge .is_wysiwyg = "true";
defparam \u6|command1|do_precharge .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \u6|control1|LOAD_MODE~3 (
// Equation(s):
// \u6|control1|LOAD_MODE~3_combout  = ( \u6|control1|init_timer[7]~DUPLICATE_q  & ( (!\u6|control1|init_timer[2]~DUPLICATE_q  & (\u6|control1|init_timer [9] & (\u6|control1|init_timer [3] & !\u6|control1|init_timer[8]~DUPLICATE_q ))) ) )

	.dataa(!\u6|control1|init_timer[2]~DUPLICATE_q ),
	.datab(!\u6|control1|init_timer [9]),
	.datac(!\u6|control1|init_timer [3]),
	.datad(!\u6|control1|init_timer[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|control1|init_timer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LOAD_MODE~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~3 .extended_lut = "off";
defparam \u6|control1|LOAD_MODE~3 .lut_mask = 64'h0000000002000200;
defparam \u6|control1|LOAD_MODE~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N36
cyclonev_lcell_comb \u6|control1|LOAD_MODE~4 (
// Equation(s):
// \u6|control1|LOAD_MODE~4_combout  = ( !\u6|control1|always3~4_combout  & ( (\u6|control1|LOAD_MODE~2_combout  & (\u6|control1|LOAD_MODE~3_combout  & (!\u6|control1|LessThan1~2_combout  & \u6|control1|LOAD_MODE~1_combout ))) ) )

	.dataa(!\u6|control1|LOAD_MODE~2_combout ),
	.datab(!\u6|control1|LOAD_MODE~3_combout ),
	.datac(!\u6|control1|LessThan1~2_combout ),
	.datad(!\u6|control1|LOAD_MODE~1_combout ),
	.datae(gnd),
	.dataf(!\u6|control1|always3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|LOAD_MODE~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|LOAD_MODE~4 .extended_lut = "off";
defparam \u6|control1|LOAD_MODE~4 .lut_mask = 64'h0010001000000000;
defparam \u6|control1|LOAD_MODE~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N38
dffeas \u6|control1|LOAD_MODE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|LOAD_MODE~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|LOAD_MODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|LOAD_MODE .is_wysiwyg = "true";
defparam \u6|control1|LOAD_MODE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \u6|command1|always0~0 (
// Equation(s):
// \u6|command1|always0~0_combout  = ( \u6|control1|LOAD_MODE~q  & ( (!\u6|command1|command_done~q  & !\u6|command1|do_load_mode~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|command_done~q ),
	.datad(!\u6|command1|do_load_mode~q ),
	.datae(gnd),
	.dataf(!\u6|control1|LOAD_MODE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always0~0 .extended_lut = "off";
defparam \u6|command1|always0~0 .lut_mask = 64'h00000000F000F000;
defparam \u6|command1|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \u6|command1|do_load_mode (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|always0~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_load_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_load_mode .is_wysiwyg = "true";
defparam \u6|command1|do_load_mode .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \u6|command1|always3~0 (
// Equation(s):
// \u6|command1|always3~0_combout  = ( !\u6|command1|do_load_mode~q  & ( (!\u6|command1|do_refresh~DUPLICATE_q  & (!\u6|command1|do_writea~q  & (!\u6|command1|do_reada~q  & !\u6|command1|do_precharge~q ))) ) )

	.dataa(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datab(!\u6|command1|do_writea~q ),
	.datac(!\u6|command1|do_reada~q ),
	.datad(!\u6|command1|do_precharge~q ),
	.datae(gnd),
	.dataf(!\u6|command1|do_load_mode~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always3~0 .extended_lut = "off";
defparam \u6|command1|always3~0 .lut_mask = 64'h8000800000000000;
defparam \u6|command1|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \u6|command1|CM_ACK~0 (
// Equation(s):
// \u6|command1|CM_ACK~0_combout  = ( \u6|command1|CM_ACK~q  & ( \u6|control1|REF_REQ~q  & ( (!\u6|command1|always3~0_combout ) # (\u6|command1|do_refresh~DUPLICATE_q ) ) ) ) # ( !\u6|command1|CM_ACK~q  & ( \u6|control1|REF_REQ~q  & ( 
// (!\u6|command1|always3~0_combout  & !\u6|command1|do_refresh~DUPLICATE_q ) ) ) ) # ( \u6|command1|CM_ACK~q  & ( !\u6|control1|REF_REQ~q  & ( !\u6|command1|always3~0_combout  ) ) ) # ( !\u6|command1|CM_ACK~q  & ( !\u6|control1|REF_REQ~q  & ( 
// !\u6|command1|always3~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u6|command1|always3~0_combout ),
	.datac(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u6|command1|CM_ACK~q ),
	.dataf(!\u6|control1|REF_REQ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|CM_ACK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|CM_ACK~0 .extended_lut = "off";
defparam \u6|command1|CM_ACK~0 .lut_mask = 64'hCCCCCCCCC0C0CFCF;
defparam \u6|command1|CM_ACK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N49
dffeas \u6|command1|CM_ACK (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|CM_ACK~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CM_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CM_ACK .is_wysiwyg = "true";
defparam \u6|command1|CM_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \u6|control1|always1~0 (
// Equation(s):
// \u6|control1|always1~0_combout  = ( \u6|command1|CM_ACK~q  & ( !\u6|control1|CMD_ACK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|CMD_ACK~q ),
	.datae(gnd),
	.dataf(!\u6|command1|CM_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|always1~0 .extended_lut = "off";
defparam \u6|control1|always1~0 .lut_mask = 64'h00000000FF00FF00;
defparam \u6|control1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \u6|control1|CMD_ACK (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|always1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|CMD_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|CMD_ACK .is_wysiwyg = "true";
defparam \u6|control1|CMD_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N15
cyclonev_lcell_comb \u6|ST[8]~2 (
// Equation(s):
// \u6|ST[8]~2_combout  = ( \u6|ST[0]~DUPLICATE_q  & ( \u6|Equal5~0_combout  & ( ((!\u6|Equal5~1_combout ) # (\u6|ST[1]~DUPLICATE_q )) # (\u6|control1|CMD_ACK~q ) ) ) ) # ( !\u6|ST[0]~DUPLICATE_q  & ( \u6|Equal5~0_combout  & ( ((!\u6|Equal5~1_combout ) # 
// (\u6|ST[1]~DUPLICATE_q )) # (\u6|ST[8]~1_combout ) ) ) ) # ( \u6|ST[0]~DUPLICATE_q  & ( !\u6|Equal5~0_combout  ) ) # ( !\u6|ST[0]~DUPLICATE_q  & ( !\u6|Equal5~0_combout  ) )

	.dataa(!\u6|ST[8]~1_combout ),
	.datab(!\u6|control1|CMD_ACK~q ),
	.datac(!\u6|Equal5~1_combout ),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(!\u6|ST[0]~DUPLICATE_q ),
	.dataf(!\u6|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|ST[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|ST[8]~2 .extended_lut = "off";
defparam \u6|ST[8]~2 .lut_mask = 64'hFFFFFFFFF5FFF3FF;
defparam \u6|ST[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N25
dffeas \u6|ST[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[2] .is_wysiwyg = "true";
defparam \u6|ST[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \u6|ST[8]~0 (
// Equation(s):
// \u6|ST[8]~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Equal5~0_combout  & ( (\u6|ST [2] & (\u6|ST [0] & (!\u6|mLENGTH [7] $ (\u6|ST [7])))) ) ) )

	.dataa(!\u6|ST [2]),
	.datab(!\u6|ST [0]),
	.datac(!\u6|mLENGTH [7]),
	.datad(!\u6|ST [7]),
	.datae(!\u6|ST[1]~DUPLICATE_q ),
	.dataf(!\u6|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|ST[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|ST[8]~0 .extended_lut = "off";
defparam \u6|ST[8]~0 .lut_mask = 64'h0000000000001001;
defparam \u6|ST[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \u6|ST[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[1] .is_wysiwyg = "true";
defparam \u6|ST[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \u6|Selector10~0 (
// Equation(s):
// \u6|Selector10~0_combout  = ( \u6|ST [0] & ( ((\u6|Equal5~0_combout  & (\u6|Equal5~1_combout  & !\u6|ST [1]))) # (\u6|Add4~13_sumout ) ) ) # ( !\u6|ST [0] & ( (\u6|Add4~13_sumout  & ((!\u6|Equal5~0_combout ) # ((!\u6|Equal5~1_combout ) # (\u6|ST [1])))) ) 
// )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Add4~13_sumout ),
	.datad(!\u6|ST [1]),
	.datae(gnd),
	.dataf(!\u6|ST [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector10~0 .extended_lut = "off";
defparam \u6|Selector10~0 .lut_mask = 64'h0E0F0E0F1F0F1F0F;
defparam \u6|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N31
dffeas \u6|ST[1]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|ST[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \u6|Add4~37 (
// Equation(s):
// \u6|Add4~37_sumout  = SUM(( \u6|ST [3] ) + ( GND ) + ( \u6|Add4~6  ))
// \u6|Add4~38  = CARRY(( \u6|ST [3] ) + ( GND ) + ( \u6|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~37_sumout ),
	.cout(\u6|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~37 .extended_lut = "off";
defparam \u6|Add4~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \u6|Selector8~0 (
// Equation(s):
// \u6|Selector8~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~37_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~37_sumout  & ((!\u6|Equal5~0_combout ) # (!\u6|Equal5~1_combout ))) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Add4~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector8~0 .extended_lut = "off";
defparam \u6|Selector8~0 .lut_mask = 64'h0E0E0E0E0F0F0F0F;
defparam \u6|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N41
dffeas \u6|ST[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[3] .is_wysiwyg = "true";
defparam \u6|ST[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \u6|Add4~21 (
// Equation(s):
// \u6|Add4~21_sumout  = SUM(( \u6|ST [4] ) + ( GND ) + ( \u6|Add4~38  ))
// \u6|Add4~22  = CARRY(( \u6|ST [4] ) + ( GND ) + ( \u6|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~21_sumout ),
	.cout(\u6|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~21 .extended_lut = "off";
defparam \u6|Add4~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N15
cyclonev_lcell_comb \u6|Add4~25 (
// Equation(s):
// \u6|Add4~25_sumout  = SUM(( \u6|ST [5] ) + ( GND ) + ( \u6|Add4~22  ))
// \u6|Add4~26  = CARRY(( \u6|ST [5] ) + ( GND ) + ( \u6|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~25_sumout ),
	.cout(\u6|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~25 .extended_lut = "off";
defparam \u6|Add4~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \u6|Selector6~0 (
// Equation(s):
// \u6|Selector6~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~25_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~25_sumout  & ((!\u6|Equal5~1_combout ) # (!\u6|Equal5~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Equal5~0_combout ),
	.datad(!\u6|Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector6~0 .extended_lut = "off";
defparam \u6|Selector6~0 .lut_mask = 64'h00FC00FC00FF00FF;
defparam \u6|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N44
dffeas \u6|ST[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[5] .is_wysiwyg = "true";
defparam \u6|ST[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N18
cyclonev_lcell_comb \u6|Add4~29 (
// Equation(s):
// \u6|Add4~29_sumout  = SUM(( \u6|ST [6] ) + ( GND ) + ( \u6|Add4~26  ))
// \u6|Add4~30  = CARRY(( \u6|ST [6] ) + ( GND ) + ( \u6|Add4~26  ))

	.dataa(gnd),
	.datab(!\u6|ST [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~29_sumout ),
	.cout(\u6|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~29 .extended_lut = "off";
defparam \u6|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N45
cyclonev_lcell_comb \u6|Selector5~0 (
// Equation(s):
// \u6|Selector5~0_combout  = ( \u6|Add4~29_sumout  & ( (!\u6|Equal5~0_combout ) # ((!\u6|Equal5~1_combout ) # (\u6|ST [1])) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|ST [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector5~0 .extended_lut = "off";
defparam \u6|Selector5~0 .lut_mask = 64'h00000000EFEFEFEF;
defparam \u6|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N47
dffeas \u6|ST[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[6] .is_wysiwyg = "true";
defparam \u6|ST[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \u6|Add4~9 (
// Equation(s):
// \u6|Add4~9_sumout  = SUM(( \u6|ST [7] ) + ( GND ) + ( \u6|Add4~30  ))
// \u6|Add4~10  = CARRY(( \u6|ST [7] ) + ( GND ) + ( \u6|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~9_sumout ),
	.cout(\u6|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~9 .extended_lut = "off";
defparam \u6|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N3
cyclonev_lcell_comb \u6|Selector4~0 (
// Equation(s):
// \u6|Selector4~0_combout  = ( \u6|Add4~9_sumout  & ( ((!\u6|Equal5~0_combout ) # (!\u6|Equal5~1_combout )) # (\u6|ST[1]~DUPLICATE_q ) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(!\u6|Equal5~0_combout ),
	.datac(!\u6|Equal5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector4~0 .extended_lut = "off";
defparam \u6|Selector4~0 .lut_mask = 64'h00000000FDFDFDFD;
defparam \u6|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N4
dffeas \u6|ST[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[7] .is_wysiwyg = "true";
defparam \u6|ST[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N57
cyclonev_lcell_comb \u6|Equal5~1 (
// Equation(s):
// \u6|Equal5~1_combout  = ( !\u6|ST [2] & ( !\u6|ST [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal5~1 .extended_lut = "off";
defparam \u6|Equal5~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \u6|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \u6|Selector7~0 (
// Equation(s):
// \u6|Selector7~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~21_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~21_sumout  & ((!\u6|Equal5~0_combout ) # (!\u6|Equal5~1_combout ))) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Add4~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector7~0 .extended_lut = "off";
defparam \u6|Selector7~0 .lut_mask = 64'h0E0E0E0E0F0F0F0F;
defparam \u6|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N53
dffeas \u6|ST[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[4] .is_wysiwyg = "true";
defparam \u6|ST[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \u6|Add4~17 (
// Equation(s):
// \u6|Add4~17_sumout  = SUM(( \u6|ST [8] ) + ( GND ) + ( \u6|Add4~10  ))
// \u6|Add4~18  = CARRY(( \u6|ST [8] ) + ( GND ) + ( \u6|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|ST [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~17_sumout ),
	.cout(\u6|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~17 .extended_lut = "off";
defparam \u6|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \u6|Selector3~0 (
// Equation(s):
// \u6|Selector3~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~17_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~17_sumout  & ((!\u6|Equal5~0_combout ) # (!\u6|Equal5~1_combout ))) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector3~0 .extended_lut = "off";
defparam \u6|Selector3~0 .lut_mask = 64'h0E0E0E0E0F0F0F0F;
defparam \u6|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N50
dffeas \u6|ST[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[8] .is_wysiwyg = "true";
defparam \u6|ST[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \u6|Add4~33 (
// Equation(s):
// \u6|Add4~33_sumout  = SUM(( \u6|ST [9] ) + ( GND ) + ( \u6|Add4~18  ))

	.dataa(!\u6|ST [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Add4~33 .extended_lut = "off";
defparam \u6|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \u6|Selector2~0 (
// Equation(s):
// \u6|Selector2~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~33_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (\u6|Add4~33_sumout  & ((!\u6|Equal5~1_combout ) # (!\u6|Equal5~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Equal5~0_combout ),
	.datad(!\u6|Add4~33_sumout ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector2~0 .extended_lut = "off";
defparam \u6|Selector2~0 .lut_mask = 64'h00FC00FC00FF00FF;
defparam \u6|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \u6|ST[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[9] .is_wysiwyg = "true";
defparam \u6|ST[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \u6|Equal5~0 (
// Equation(s):
// \u6|Equal5~0_combout  = ( !\u6|ST [6] & ( !\u6|ST [8] & ( (!\u6|ST [4] & (!\u6|ST [5] & (!\u6|ST [9] & !\u6|ST [3]))) ) ) )

	.dataa(!\u6|ST [4]),
	.datab(!\u6|ST [5]),
	.datac(!\u6|ST [9]),
	.datad(!\u6|ST [3]),
	.datae(!\u6|ST [6]),
	.dataf(!\u6|ST [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal5~0 .extended_lut = "off";
defparam \u6|Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \u6|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \u6|Selector11~0 (
// Equation(s):
// \u6|Selector11~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Add4~1_sumout  ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( (!\u6|Equal5~0_combout  & (((\u6|Add4~1_sumout )))) # (\u6|Equal5~0_combout  & ((!\u6|Equal5~1_combout  & (\u6|Add4~1_sumout )) # 
// (\u6|Equal5~1_combout  & ((!\u6|ST [0]))))) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|Equal5~1_combout ),
	.datac(!\u6|Add4~1_sumout ),
	.datad(!\u6|ST [0]),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Selector11~0 .extended_lut = "off";
defparam \u6|Selector11~0 .lut_mask = 64'h1F0E1F0E0F0F0F0F;
defparam \u6|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N35
dffeas \u6|ST[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|ST[8]~0_combout ),
	.sload(gnd),
	.ena(\u6|ST[8]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|ST [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|ST[0] .is_wysiwyg = "true";
defparam \u6|ST[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N7
dffeas \u6|Write~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Write~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|Write~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|Write~DUPLICATE .is_wysiwyg = "true";
defparam \u6|Write~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N45
cyclonev_lcell_comb \u6|IN_REQ~0 (
// Equation(s):
// \u6|IN_REQ~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( \u6|Write~DUPLICATE_q  & ( (\u6|Equal5~0_combout  & (!\u6|ST [0] & \u6|Equal5~1_combout )) ) ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST [0]),
	.datac(!\u6|Equal5~1_combout ),
	.datad(gnd),
	.datae(!\u6|ST[1]~DUPLICATE_q ),
	.dataf(!\u6|Write~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|IN_REQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|IN_REQ~0 .extended_lut = "off";
defparam \u6|IN_REQ~0 .lut_mask = 64'h0000000000000404;
defparam \u6|IN_REQ~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N51
cyclonev_lcell_comb \u6|Equal0~2 (
// Equation(s):
// \u6|Equal0~2_combout  = ( \u6|Equal5~0_combout  & ( (\u6|ST[1]~DUPLICATE_q  & (!\u6|ST [2] & (!\u6|mLENGTH [7] $ (\u6|ST [7])))) ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(!\u6|ST [7]),
	.datac(!\u6|ST[1]~DUPLICATE_q ),
	.datad(!\u6|ST [2]),
	.datae(gnd),
	.dataf(!\u6|Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal0~2 .extended_lut = "off";
defparam \u6|Equal0~2 .lut_mask = 64'h0000000009000900;
defparam \u6|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N54
cyclonev_lcell_comb \u6|IN_REQ~1 (
// Equation(s):
// \u6|IN_REQ~1_combout  = ( \u6|Equal0~2_combout  & ( ((\u6|IN_REQ~q  & ((!\u6|Write~DUPLICATE_q ) # (\u6|ST [0])))) # (\u6|IN_REQ~0_combout ) ) ) # ( !\u6|Equal0~2_combout  & ( (\u6|IN_REQ~q ) # (\u6|IN_REQ~0_combout ) ) )

	.dataa(!\u6|ST [0]),
	.datab(!\u6|IN_REQ~0_combout ),
	.datac(!\u6|Write~DUPLICATE_q ),
	.datad(!\u6|IN_REQ~q ),
	.datae(gnd),
	.dataf(!\u6|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|IN_REQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|IN_REQ~1 .extended_lut = "off";
defparam \u6|IN_REQ~1 .lut_mask = 64'h33FF33FF33F733F7;
defparam \u6|IN_REQ~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N55
dffeas \u6|IN_REQ (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|IN_REQ~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|IN_REQ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|IN_REQ .is_wysiwyg = "true";
defparam \u6|IN_REQ .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N51
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  = (\u6|IN_REQ~q  & \u6|WR_MASK [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|IN_REQ~q ),
	.datad(!\u6|WR_MASK [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .lut_mask = 64'h000F000F000F000F;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N27
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q  & ((!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout )))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout  & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout  & !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2_combout ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1_combout ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|data_wire[2]~0_combout ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .lut_mask = 64'h5050505050405050;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ) # 
// (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ) # (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q )) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q )) ) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q  & ( (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout  & 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q  & (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~DUPLICATE_q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .lut_mask = 64'h0004FFFB0000FFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N14
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q  & \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ) ) ) ) # ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q  ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .lut_mask = 64'h0000FFFF0C0CF3F3;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y3_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N33
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  $ 
// (((!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ) # ((\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ) # (\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q )))) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout  & ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q  ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .lut_mask = 64'h00FF00FF40BF40BF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N34
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N13
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [7]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N37
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N26
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [4]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N52
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N44
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [5]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [7]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [4]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [5]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .lut_mask = 64'h9000009009000009;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N46
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N55
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [1]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N47
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N23
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N21
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N22
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N59
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] .x_on_violation = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N19
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [6]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a 
// [6] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] 
// & ( (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] 
// & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6] 
// & ( (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6] & (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] & (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q  $ 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [9]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [8]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .lut_mask = 64'h0408408001021020;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N49
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N35
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [3]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N5
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N28
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [2]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N28
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a [0]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .is_wysiwyg = "true";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .power_up = "low";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] .x_on_violation = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2] & ( 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0] & (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3] $ 
// (\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3])))) ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [3]),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [2]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [0]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .lut_mask = 64'h8400008421000021;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( (\u4|Data_Valid~q  & ((!\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ) # 
// (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1])))) ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & 
// ( \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \u4|Data_Valid~q  ) ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \u4|Data_Valid~q  ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout  & ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout  & ( \u4|Data_Valid~q  ) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1]),
	.datab(!\u4|Data_Valid~q ),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2_combout ),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a [1]),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1_combout ),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .lut_mask = 64'h3333333333333132;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \u4|Equal1~3 (
// Equation(s):
// \u4|Equal1~3_combout  = (!\u4|Cont [1] & !\u4|Cont [0])

	.dataa(gnd),
	.datab(!\u4|Cont [1]),
	.datac(!\u4|Cont [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Equal1~3 .extended_lut = "off";
defparam \u4|Equal1~3 .lut_mask = 64'hC0C0C0C0C0C0C0C0;
defparam \u4|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N46
dffeas \u4|Cb[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[0]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[0] .is_wysiwyg = "true";
defparam \u4|Cb[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \u4|Decoder0~0 (
// Equation(s):
// \u4|Decoder0~0_combout  = ( !\u4|Cont [0] & ( \u4|Cont [1] ) )

	.dataa(gnd),
	.datab(!\u4|Cont [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u4|Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Decoder0~0 .extended_lut = "off";
defparam \u4|Decoder0~0 .lut_mask = 64'h3333333300000000;
defparam \u4|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N32
dffeas \u4|Cr[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[0]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[0] .is_wysiwyg = "true";
defparam \u4|Cr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \u4|YCbCr~0 (
// Equation(s):
// \u4|YCbCr~0_combout  = ( \u4|Cr [0] & ( (!\u4|Cont [1] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )))) # (\u4|Cb [0]) ) ) # ( !\u4|Cr [0] & ( 
// (\u4|Cb [0] & (!\u4|Cont [1] $ (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u4|Cb [0]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datae(gnd),
	.dataf(!\u4|Cr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~0 .extended_lut = "off";
defparam \u4|YCbCr~0 .lut_mask = 64'h090309036FCF6FCF;
defparam \u4|YCbCr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N40
dffeas \u4|YCbCr[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[0] .is_wysiwyg = "true";
defparam \u4|YCbCr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8] = !\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8] $ (!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [8]),
	.datab(gnd),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N3
cyclonev_lcell_comb \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \u4|Cr[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[1]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[1] .is_wysiwyg = "true";
defparam \u4|Cr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N16
dffeas \u4|Cb[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[1]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[1] .is_wysiwyg = "true";
defparam \u4|Cb[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \u4|YCbCr~1 (
// Equation(s):
// \u4|YCbCr~1_combout  = ( \u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & ( (!\u4|Cont [1] & (\u4|Cr [1])) # (\u4|Cont [1] & ((\u4|Cb [1]))) ) ) # ( !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & ((!\u4|Cont [1] & ((\u4|Cb [1]))) # (\u4|Cont [1] & (\u4|Cr [1])))) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & ((!\u4|Cont [1] & (\u4|Cr [1])) 
// # (\u4|Cont [1] & ((\u4|Cb [1]))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u4|Cr [1]),
	.datad(!\u4|Cb [1]),
	.datae(gnd),
	.dataf(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~1 .extended_lut = "off";
defparam \u4|YCbCr~1 .lut_mask = 64'h069F069F0C3F0C3F;
defparam \u4|YCbCr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N37
dffeas \u4|YCbCr[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[1] .is_wysiwyg = "true";
defparam \u4|YCbCr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N37
dffeas \u4|Cb[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[2] .is_wysiwyg = "true";
defparam \u4|Cb[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \u4|Cr[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[2] .is_wysiwyg = "true";
defparam \u4|Cr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \u4|YCbCr~2 (
// Equation(s):
// \u4|YCbCr~2_combout  = ( \u4|Cr [2] & ( (!\u4|Cont [1] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )))) # (\u4|Cb [2]) ) ) # ( !\u4|Cr [2] & ( 
// (\u4|Cb [2] & (!\u4|Cont [1] $ (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datad(!\u4|Cb [2]),
	.datae(gnd),
	.dataf(!\u4|Cr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~2 .extended_lut = "off";
defparam \u4|YCbCr~2 .lut_mask = 64'h009300936CFF6CFF;
defparam \u4|YCbCr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \u4|YCbCr[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[2] .is_wysiwyg = "true";
defparam \u4|YCbCr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N47
dffeas \u4|Cr[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[3] .is_wysiwyg = "true";
defparam \u4|Cr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \u4|Cb[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[3] .is_wysiwyg = "true";
defparam \u4|Cb[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \u4|YCbCr~3 (
// Equation(s):
// \u4|YCbCr~3_combout  = ( \u4|Cb [3] & ( (!\u4|Cont [1] $ (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )))) # (\u4|Cr [3]) ) ) # ( !\u4|Cb [3] & ( 
// (\u4|Cr [3] & (!\u4|Cont [1] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u4|Cr [3]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datae(gnd),
	.dataf(!\u4|Cb [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~3 .extended_lut = "off";
defparam \u4|YCbCr~3 .lut_mask = 64'h060C060C9F3F9F3F;
defparam \u4|YCbCr~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \u4|YCbCr[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[3] .is_wysiwyg = "true";
defparam \u4|YCbCr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \u4|Cb[4]~feeder (
// Equation(s):
// \u4|Cb[4]~feeder_combout  = ( \TD_DATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cb[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cb[4]~feeder .extended_lut = "off";
defparam \u4|Cb[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cb[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N44
dffeas \u4|Cb[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[4] .is_wysiwyg = "true";
defparam \u4|Cb[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \u4|Cr[4]~feeder (
// Equation(s):
// \u4|Cr[4]~feeder_combout  = ( \TD_DATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cr[4]~feeder .extended_lut = "off";
defparam \u4|Cr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N43
dffeas \u4|Cr[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[4] .is_wysiwyg = "true";
defparam \u4|Cr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \u4|YCbCr~4 (
// Equation(s):
// \u4|YCbCr~4_combout  = ( \u4|Cont [1] & ( \u4|Cr [4] & ( ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )) # (\u4|Cb [4]) ) ) ) # ( !\u4|Cont [1] & ( 
// \u4|Cr [4] & ( ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u4|Cb [4])) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ) ) ) ) # ( \u4|Cont [1] & ( !\u4|Cr [4] & ( (\u4|Cb [4] & 
// ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))) ) ) ) # ( !\u4|Cont [1] & ( !\u4|Cr [4] & ( 
// (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & (\u4|Cb [4] & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )) ) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datab(!\u4|Cb [4]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datad(gnd),
	.datae(!\u4|Cont [1]),
	.dataf(!\u4|Cr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~4 .extended_lut = "off";
defparam \u4|YCbCr~4 .lut_mask = 64'h202013137F7FB3B3;
defparam \u4|YCbCr~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \u4|YCbCr[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[4] .is_wysiwyg = "true";
defparam \u4|YCbCr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \u4|Cr[5]~feeder (
// Equation(s):
// \u4|Cr[5]~feeder_combout  = ( \TD_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cr[5]~feeder .extended_lut = "off";
defparam \u4|Cr[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \u4|Cr[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[5] .is_wysiwyg = "true";
defparam \u4|Cr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \u4|Cb[5]~feeder (
// Equation(s):
// \u4|Cb[5]~feeder_combout  = ( \TD_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cb[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cb[5]~feeder .extended_lut = "off";
defparam \u4|Cb[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cb[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N40
dffeas \u4|Cb[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cb[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[5] .is_wysiwyg = "true";
defparam \u4|Cb[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \u4|YCbCr~5 (
// Equation(s):
// \u4|YCbCr~5_combout  = ( \u4|Cb [5] & ( \u4|Cont [1] & ( ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout )) # (\u4|Cr [5]) ) ) ) # ( !\u4|Cb [5] & ( 
// \u4|Cont [1] & ( (\u4|Cr [5] & (!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )) ) ) ) # ( \u4|Cb [5] & ( !\u4|Cont [1] & ( 
// ((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )) # (\u4|Cr [5]) ) ) ) # ( !\u4|Cb [5] & ( !\u4|Cont [1] & ( (\u4|Cr [5] & 
// ((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))) ) ) )

	.dataa(!\u4|Cr [5]),
	.datab(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datad(gnd),
	.datae(!\u4|Cb [5]),
	.dataf(!\u4|Cont [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~5 .extended_lut = "off";
defparam \u4|YCbCr~5 .lut_mask = 64'h1515D5D540407F7F;
defparam \u4|YCbCr~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \u4|YCbCr[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[5] .is_wysiwyg = "true";
defparam \u4|YCbCr[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \u4|Cr[6]~feeder (
// Equation(s):
// \u4|Cr[6]~feeder_combout  = ( \TD_DATA[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cr[6]~feeder .extended_lut = "off";
defparam \u4|Cr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N35
dffeas \u4|Cr[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[6] .is_wysiwyg = "true";
defparam \u4|Cr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \u4|Cb[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[6] .is_wysiwyg = "true";
defparam \u4|Cb[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \u4|YCbCr~6 (
// Equation(s):
// \u4|YCbCr~6_combout  = ( \u4|Cb [6] & ( (!\u4|Cont [1] $ (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout )))) # (\u4|Cr [6]) ) ) # ( !\u4|Cb [6] & ( 
// (\u4|Cr [6] & (!\u4|Cont [1] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u4|Cr [6]),
	.datad(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datae(gnd),
	.dataf(!\u4|Cb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~6 .extended_lut = "off";
defparam \u4|YCbCr~6 .lut_mask = 64'h060C060C9F3F9F3F;
defparam \u4|YCbCr~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \u4|YCbCr[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~6_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[6] .is_wysiwyg = "true";
defparam \u4|YCbCr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \u4|Cb[7]~feeder (
// Equation(s):
// \u4|Cb[7]~feeder_combout  = ( \TD_DATA[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cb[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cb[7]~feeder .extended_lut = "off";
defparam \u4|Cb[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|Cb[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N28
dffeas \u4|Cb[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cb[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Equal1~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cb[7] .is_wysiwyg = "true";
defparam \u4|Cb[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \u4|Cr[7]~feeder (
// Equation(s):
// \u4|Cr[7]~feeder_combout  = \TD_DATA[7]~input_o 

	.dataa(!\TD_DATA[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|Cr[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|Cr[7]~feeder .extended_lut = "off";
defparam \u4|Cr[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u4|Cr[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N46
dffeas \u4|Cr[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|Cr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|Cr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|Cr[7] .is_wysiwyg = "true";
defparam \u4|Cr[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \u4|YCbCr~7 (
// Equation(s):
// \u4|YCbCr~7_combout  = ( \u4|Cr [7] & ( (!\u4|Cont [1] $ (((!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout  & !\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout )))) # (\u4|Cb [7]) ) ) # ( !\u4|Cr [7] & ( 
// (\u4|Cb [7] & (!\u4|Cont [1] $ (((\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ) # (\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ))))) ) )

	.dataa(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~1_combout ),
	.datab(!\u4|Cont [1]),
	.datac(!\u5|LPM_DIVIDE_component|auto_generated|divider|divider|op_10~0_combout ),
	.datad(!\u4|Cb [7]),
	.datae(gnd),
	.dataf(!\u4|Cr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr~7 .extended_lut = "off";
defparam \u4|YCbCr~7 .lut_mask = 64'h009300936CFF6CFF;
defparam \u4|YCbCr~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N52
dffeas \u4|YCbCr[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[7] .is_wysiwyg = "true";
defparam \u4|YCbCr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N58
dffeas \u4|YCbCr[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[0]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[8] .is_wysiwyg = "true";
defparam \u4|YCbCr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N22
dffeas \u4|YCbCr[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[1]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[9] .is_wysiwyg = "true";
defparam \u4|YCbCr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \u4|YCbCr[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[2]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[10] .is_wysiwyg = "true";
defparam \u4|YCbCr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \u4|YCbCr[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[3]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[11] .is_wysiwyg = "true";
defparam \u4|YCbCr[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \u4|YCbCr[12]~feeder (
// Equation(s):
// \u4|YCbCr[12]~feeder_combout  = ( \TD_DATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr[12]~feeder .extended_lut = "off";
defparam \u4|YCbCr[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|YCbCr[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \u4|YCbCr[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[12] .is_wysiwyg = "true";
defparam \u4|YCbCr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \u4|YCbCr[13]~feeder (
// Equation(s):
// \u4|YCbCr[13]~feeder_combout  = ( \TD_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TD_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u4|YCbCr[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u4|YCbCr[13]~feeder .extended_lut = "off";
defparam \u4|YCbCr[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u4|YCbCr[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y8_N49
dffeas \u4|YCbCr[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u4|YCbCr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[13] .is_wysiwyg = "true";
defparam \u4|YCbCr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N22
dffeas \u4|YCbCr[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[6]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[14] .is_wysiwyg = "true";
defparam \u4|YCbCr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N10
dffeas \u4|YCbCr[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\TD_DATA[7]~input_o ),
	.clrn(\u3|oRST_1~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u4|Cont [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|YCbCr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|YCbCr[15] .is_wysiwyg = "true";
defparam \u4|YCbCr[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\u6|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0_combout ),
	.ena1(\u6|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u3|oRST_0~q ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\u4|YCbCr [15],\u4|YCbCr [14],\u4|YCbCr [13],\u4|YCbCr [12],\u4|YCbCr [11],\u4|YCbCr [10],\u4|YCbCr [9],\u4|YCbCr [8],\u4|YCbCr [7],\u4|YCbCr [6],\u4|YCbCr [5],\u4|YCbCr [4],\u4|YCbCr [3],\u4|YCbCr [2],\u4|YCbCr [1],\u4|YCbCr [0]}),
	.portaaddr({\u6|write_fifo1|dcfifo_component|auto_generated|ram_address_a [8],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [1],
\u6|write_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~DUPLICATE_q ,
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\u6|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\~GND~combout ),
	.clk0(gnd),
	.clk1(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 40;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 40;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 1;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \u6|mDATAIN[0]~0 (
// Equation(s):
// \u6|mDATAIN[0]~0_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] & \u6|WR_MASK [0]) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[0]~0 .extended_lut = "off";
defparam \u6|mDATAIN[0]~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u6|mDATAIN[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \u6|command1|do_initial (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|control1|INIT_REQ~q ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_initial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_initial .is_wysiwyg = "true";
defparam \u6|command1|do_initial .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N6
cyclonev_lcell_comb \u6|command1|oe4~0 (
// Equation(s):
// \u6|command1|oe4~0_combout  = ( !\u6|command1|do_initial~q  & ( !\u6|PM_STOP~q  & ( (!\u6|command1|do_precharge~q  & \u6|command1|oe4~q ) ) ) )

	.dataa(!\u6|command1|do_precharge~q ),
	.datab(gnd),
	.datac(!\u6|command1|oe4~q ),
	.datad(gnd),
	.datae(!\u6|command1|do_initial~q ),
	.dataf(!\u6|PM_STOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|oe4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|oe4~0 .extended_lut = "off";
defparam \u6|command1|oe4~0 .lut_mask = 64'h0A0A000000000000;
defparam \u6|command1|oe4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \u6|command1|oe4~1 (
// Equation(s):
// \u6|command1|oe4~1_combout  = ( \u6|command1|oe4~0_combout  & ( \u6|command1|do_refresh~DUPLICATE_q  & ( \u6|command1|do_writea~q  ) ) ) # ( !\u6|command1|oe4~0_combout  & ( \u6|command1|do_refresh~DUPLICATE_q  & ( \u6|command1|do_writea~q  ) ) ) # ( 
// \u6|command1|oe4~0_combout  & ( !\u6|command1|do_refresh~DUPLICATE_q  & ( (!\u6|command1|do_reada~q ) # (\u6|command1|do_writea~q ) ) ) ) # ( !\u6|command1|oe4~0_combout  & ( !\u6|command1|do_refresh~DUPLICATE_q  & ( \u6|command1|do_writea~q  ) ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_reada~q ),
	.datac(!\u6|command1|do_writea~q ),
	.datad(gnd),
	.datae(!\u6|command1|oe4~0_combout ),
	.dataf(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|oe4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|oe4~1 .extended_lut = "off";
defparam \u6|command1|oe4~1 .lut_mask = 64'h0F0FCFCF0F0F0F0F;
defparam \u6|command1|oe4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \u6|command1|oe4 (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|oe4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|oRST_0~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|oe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|oe4 .is_wysiwyg = "true";
defparam \u6|command1|oe4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N24
cyclonev_lcell_comb \u6|command1|OE~feeder (
// Equation(s):
// \u6|command1|OE~feeder_combout  = ( \u6|command1|oe4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|oe4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|OE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|OE~feeder .extended_lut = "off";
defparam \u6|command1|OE~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|command1|OE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N25
dffeas \u6|command1|OE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|OE~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|OE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|OE .is_wysiwyg = "true";
defparam \u6|command1|OE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \u6|mDATAIN[1]~1 (
// Equation(s):
// \u6|mDATAIN[1]~1_combout  = ( \u6|WR_MASK [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] ) ) # ( !\u6|WR_MASK [0] & ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] ) )

	.dataa(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datae(gnd),
	.dataf(!\u6|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[1]~1 .extended_lut = "off";
defparam \u6|mDATAIN[1]~1 .lut_mask = 64'h5555555500FF00FF;
defparam \u6|mDATAIN[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \u6|mDATAIN[2]~2 (
// Equation(s):
// \u6|mDATAIN[2]~2_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2] & \u6|WR_MASK [0]) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(gnd),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[2]~2 .extended_lut = "off";
defparam \u6|mDATAIN[2]~2 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u6|mDATAIN[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N51
cyclonev_lcell_comb \u6|mDATAIN[3]~3 (
// Equation(s):
// \u6|mDATAIN[3]~3_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( \u6|WR_MASK [0] ) ) # ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( !\u6|WR_MASK [0] & ( 
// \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] ) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] & ( !\u6|WR_MASK [0] & ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3] ) ) )

	.dataa(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.dataf(!\u6|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[3]~3 .extended_lut = "off";
defparam \u6|mDATAIN[3]~3 .lut_mask = 64'h555555550000FFFF;
defparam \u6|mDATAIN[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \u6|mDATAIN[4]~4 (
// Equation(s):
// \u6|mDATAIN[4]~4_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]) ) )

	.dataa(!\u6|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datae(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[4]~4 .extended_lut = "off";
defparam \u6|mDATAIN[4]~4 .lut_mask = 64'h0055AAFF0055AAFF;
defparam \u6|mDATAIN[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \u6|mDATAIN[5]~5 (
// Equation(s):
// \u6|mDATAIN[5]~5_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] & \u6|WR_MASK [0]) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datab(gnd),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[5]~5 .extended_lut = "off";
defparam \u6|mDATAIN[5]~5 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u6|mDATAIN[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \u6|mDATAIN[6]~6 (
// Equation(s):
// \u6|mDATAIN[6]~6_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & \u6|WR_MASK [0]) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datab(gnd),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[6]~6 .extended_lut = "off";
defparam \u6|mDATAIN[6]~6 .lut_mask = 64'h05050505F5F5F5F5;
defparam \u6|mDATAIN[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \u6|mDATAIN[7]~7 (
// Equation(s):
// \u6|mDATAIN[7]~7_combout  = ( \u6|WR_MASK [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7] ) ) # ( !\u6|WR_MASK [0] & ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7] ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datab(gnd),
	.datac(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[7]~7 .extended_lut = "off";
defparam \u6|mDATAIN[7]~7 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u6|mDATAIN[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \u6|mDATAIN[8]~8 (
// Equation(s):
// \u6|mDATAIN[8]~8_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] & ( (\u6|WR_MASK [0]) # (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]) ) ) # ( !\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b 
// [8] & ( (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] & !\u6|WR_MASK [0]) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[8]~8 .extended_lut = "off";
defparam \u6|mDATAIN[8]~8 .lut_mask = 64'h303030303F3F3F3F;
defparam \u6|mDATAIN[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N15
cyclonev_lcell_comb \u6|mDATAIN[9]~9 (
// Equation(s):
// \u6|mDATAIN[9]~9_combout  = ( \u6|WR_MASK [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] ) ) # ( !\u6|WR_MASK [0] & ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9] ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[9]~9 .extended_lut = "off";
defparam \u6|mDATAIN[9]~9 .lut_mask = 64'h333333330F0F0F0F;
defparam \u6|mDATAIN[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \u6|mDATAIN[10]~10 (
// Equation(s):
// \u6|mDATAIN[10]~10_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] ) ) # ( !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( 
// \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( \u6|WR_MASK [0] ) ) ) # ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( !\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10] & ( !\u6|WR_MASK [0] ) 
// ) )

	.dataa(!\u6|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[10]~10 .extended_lut = "off";
defparam \u6|mDATAIN[10]~10 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \u6|mDATAIN[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N51
cyclonev_lcell_comb \u6|mDATAIN[11]~11 (
// Equation(s):
// \u6|mDATAIN[11]~11_combout  = ( \u6|WR_MASK [0] & ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] ) ) # ( !\u6|WR_MASK [0] & ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datab(gnd),
	.datac(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|WR_MASK [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[11]~11 .extended_lut = "off";
defparam \u6|mDATAIN[11]~11 .lut_mask = 64'h0F0F0F0F55555555;
defparam \u6|mDATAIN[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \u6|mDATAIN[12]~12 (
// Equation(s):
// \u6|mDATAIN[12]~12_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12] & \u6|WR_MASK [0]) ) )

	.dataa(gnd),
	.datab(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datac(gnd),
	.datad(!\u6|WR_MASK [0]),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[12]~12 .extended_lut = "off";
defparam \u6|mDATAIN[12]~12 .lut_mask = 64'h00330033FF33FF33;
defparam \u6|mDATAIN[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \u6|mDATAIN[13]~13 (
// Equation(s):
// \u6|mDATAIN[13]~13_combout  = ( \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( (\u6|WR_MASK [0]) # (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]) ) ) # ( 
// !\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13] & ( (\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13] & !\u6|WR_MASK [0]) ) )

	.dataa(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datab(gnd),
	.datac(!\u6|WR_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[13]~13 .extended_lut = "off";
defparam \u6|mDATAIN[13]~13 .lut_mask = 64'h505050505F5F5F5F;
defparam \u6|mDATAIN[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N21
cyclonev_lcell_comb \u6|mDATAIN[14]~14 (
// Equation(s):
// \u6|mDATAIN[14]~14_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] & \u6|WR_MASK [0]) ) )

	.dataa(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|WR_MASK [0]),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[14]~14 .extended_lut = "off";
defparam \u6|mDATAIN[14]~14 .lut_mask = 64'h00550055FF55FF55;
defparam \u6|mDATAIN[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \u6|mDATAIN[15]~15 (
// Equation(s):
// \u6|mDATAIN[15]~15_combout  = ( \u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (!\u6|WR_MASK [0]) # (\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]) ) ) # ( 
// !\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (\u6|WR_MASK [0] & \u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|WR_MASK [0]),
	.datad(!\u6|write_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datae(gnd),
	.dataf(!\u6|write_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAIN[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAIN[15]~15 .extended_lut = "off";
defparam \u6|mDATAIN[15]~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \u6|mDATAIN[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N0
cyclonev_lcell_comb \u1|Add0~61 (
// Equation(s):
// \u1|Add0~61_sumout  = SUM(( \u1|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))
// \u1|Add0~62  = CARRY(( \u1|mI2C_CLK_DIV [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~61_sumout ),
	.cout(\u1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~61 .extended_lut = "off";
defparam \u1|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \u1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N1
dffeas \u1|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[0] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N3
cyclonev_lcell_comb \u1|Add0~57 (
// Equation(s):
// \u1|Add0~57_sumout  = SUM(( \u1|mI2C_CLK_DIV [1] ) + ( GND ) + ( \u1|Add0~62  ))
// \u1|Add0~58  = CARRY(( \u1|mI2C_CLK_DIV [1] ) + ( GND ) + ( \u1|Add0~62  ))

	.dataa(!\u1|mI2C_CLK_DIV [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~57_sumout ),
	.cout(\u1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~57 .extended_lut = "off";
defparam \u1|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N5
dffeas \u1|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[1] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N6
cyclonev_lcell_comb \u1|Add0~5 (
// Equation(s):
// \u1|Add0~5_sumout  = SUM(( \u1|mI2C_CLK_DIV [2] ) + ( GND ) + ( \u1|Add0~58  ))
// \u1|Add0~6  = CARRY(( \u1|mI2C_CLK_DIV [2] ) + ( GND ) + ( \u1|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~5_sumout ),
	.cout(\u1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~5 .extended_lut = "off";
defparam \u1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N7
dffeas \u1|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[2] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N9
cyclonev_lcell_comb \u1|Add0~9 (
// Equation(s):
// \u1|Add0~9_sumout  = SUM(( \u1|mI2C_CLK_DIV[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~6  ))
// \u1|Add0~10  = CARRY(( \u1|mI2C_CLK_DIV[3]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~6  ))

	.dataa(!\u1|mI2C_CLK_DIV[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~9_sumout ),
	.cout(\u1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~9 .extended_lut = "off";
defparam \u1|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N11
dffeas \u1|mI2C_CLK_DIV[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N12
cyclonev_lcell_comb \u1|Add0~13 (
// Equation(s):
// \u1|Add0~13_sumout  = SUM(( \u1|mI2C_CLK_DIV [4] ) + ( GND ) + ( \u1|Add0~10  ))
// \u1|Add0~14  = CARRY(( \u1|mI2C_CLK_DIV [4] ) + ( GND ) + ( \u1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~13_sumout ),
	.cout(\u1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~13 .extended_lut = "off";
defparam \u1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N13
dffeas \u1|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[4] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N15
cyclonev_lcell_comb \u1|Add0~17 (
// Equation(s):
// \u1|Add0~17_sumout  = SUM(( \u1|mI2C_CLK_DIV [5] ) + ( GND ) + ( \u1|Add0~14  ))
// \u1|Add0~18  = CARRY(( \u1|mI2C_CLK_DIV [5] ) + ( GND ) + ( \u1|Add0~14  ))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~17_sumout ),
	.cout(\u1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~17 .extended_lut = "off";
defparam \u1|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N16
dffeas \u1|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[5] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N18
cyclonev_lcell_comb \u1|Add0~21 (
// Equation(s):
// \u1|Add0~21_sumout  = SUM(( \u1|mI2C_CLK_DIV [6] ) + ( GND ) + ( \u1|Add0~18  ))
// \u1|Add0~22  = CARRY(( \u1|mI2C_CLK_DIV [6] ) + ( GND ) + ( \u1|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~21_sumout ),
	.cout(\u1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~21 .extended_lut = "off";
defparam \u1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N19
dffeas \u1|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[6] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N21
cyclonev_lcell_comb \u1|Add0~25 (
// Equation(s):
// \u1|Add0~25_sumout  = SUM(( \u1|mI2C_CLK_DIV [7] ) + ( GND ) + ( \u1|Add0~22  ))
// \u1|Add0~26  = CARRY(( \u1|mI2C_CLK_DIV [7] ) + ( GND ) + ( \u1|Add0~22  ))

	.dataa(!\u1|mI2C_CLK_DIV [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~25_sumout ),
	.cout(\u1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~25 .extended_lut = "off";
defparam \u1|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N22
dffeas \u1|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[7] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N24
cyclonev_lcell_comb \u1|Add0~29 (
// Equation(s):
// \u1|Add0~29_sumout  = SUM(( \u1|mI2C_CLK_DIV [8] ) + ( GND ) + ( \u1|Add0~26  ))
// \u1|Add0~30  = CARRY(( \u1|mI2C_CLK_DIV [8] ) + ( GND ) + ( \u1|Add0~26  ))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~29_sumout ),
	.cout(\u1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~29 .extended_lut = "off";
defparam \u1|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N25
dffeas \u1|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[8] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N54
cyclonev_lcell_comb \u1|LessThan0~1 (
// Equation(s):
// \u1|LessThan0~1_combout  = (\u1|mI2C_CLK_DIV [8] & (\u1|mI2C_CLK_DIV [6] & \u1|mI2C_CLK_DIV [7]))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [8]),
	.datac(!\u1|mI2C_CLK_DIV [6]),
	.datad(!\u1|mI2C_CLK_DIV [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~1 .extended_lut = "off";
defparam \u1|LessThan0~1 .lut_mask = 64'h0003000300030003;
defparam \u1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N27
cyclonev_lcell_comb \u1|Add0~33 (
// Equation(s):
// \u1|Add0~33_sumout  = SUM(( \u1|mI2C_CLK_DIV [9] ) + ( GND ) + ( \u1|Add0~30  ))
// \u1|Add0~34  = CARRY(( \u1|mI2C_CLK_DIV [9] ) + ( GND ) + ( \u1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~33_sumout ),
	.cout(\u1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~33 .extended_lut = "off";
defparam \u1|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N28
dffeas \u1|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[9] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N30
cyclonev_lcell_comb \u1|Add0~37 (
// Equation(s):
// \u1|Add0~37_sumout  = SUM(( \u1|mI2C_CLK_DIV [10] ) + ( GND ) + ( \u1|Add0~34  ))
// \u1|Add0~38  = CARRY(( \u1|mI2C_CLK_DIV [10] ) + ( GND ) + ( \u1|Add0~34  ))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~37_sumout ),
	.cout(\u1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~37 .extended_lut = "off";
defparam \u1|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N31
dffeas \u1|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[10] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N57
cyclonev_lcell_comb \u1|LessThan0~2 (
// Equation(s):
// \u1|LessThan0~2_combout  = (!\u1|mI2C_CLK_DIV [10] & !\u1|mI2C_CLK_DIV [9])

	.dataa(!\u1|mI2C_CLK_DIV [10]),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~2 .extended_lut = "off";
defparam \u1|LessThan0~2 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \u1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N10
dffeas \u1|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[3] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N48
cyclonev_lcell_comb \u1|LessThan0~0 (
// Equation(s):
// \u1|LessThan0~0_combout  = ( !\u1|mI2C_CLK_DIV [3] & ( (!\u1|mI2C_CLK_DIV [2] & (!\u1|mI2C_CLK_DIV [4] & !\u1|mI2C_CLK_DIV [5])) ) )

	.dataa(!\u1|mI2C_CLK_DIV [2]),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [4]),
	.datad(!\u1|mI2C_CLK_DIV [5]),
	.datae(gnd),
	.dataf(!\u1|mI2C_CLK_DIV [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~0 .extended_lut = "off";
defparam \u1|LessThan0~0 .lut_mask = 64'hA000A00000000000;
defparam \u1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N33
cyclonev_lcell_comb \u1|Add0~1 (
// Equation(s):
// \u1|Add0~1_sumout  = SUM(( \u1|mI2C_CLK_DIV [11] ) + ( GND ) + ( \u1|Add0~38  ))
// \u1|Add0~2  = CARRY(( \u1|mI2C_CLK_DIV [11] ) + ( GND ) + ( \u1|Add0~38  ))

	.dataa(!\u1|mI2C_CLK_DIV [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~1_sumout ),
	.cout(\u1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~1 .extended_lut = "off";
defparam \u1|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N36
cyclonev_lcell_comb \u1|Add0~41 (
// Equation(s):
// \u1|Add0~41_sumout  = SUM(( \u1|mI2C_CLK_DIV [12] ) + ( GND ) + ( \u1|Add0~2  ))
// \u1|Add0~42  = CARRY(( \u1|mI2C_CLK_DIV [12] ) + ( GND ) + ( \u1|Add0~2  ))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~41_sumout ),
	.cout(\u1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~41 .extended_lut = "off";
defparam \u1|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N37
dffeas \u1|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[12] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N39
cyclonev_lcell_comb \u1|Add0~53 (
// Equation(s):
// \u1|Add0~53_sumout  = SUM(( \u1|mI2C_CLK_DIV [13] ) + ( GND ) + ( \u1|Add0~42  ))
// \u1|Add0~54  = CARRY(( \u1|mI2C_CLK_DIV [13] ) + ( GND ) + ( \u1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mI2C_CLK_DIV [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~53_sumout ),
	.cout(\u1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~53 .extended_lut = "off";
defparam \u1|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N41
dffeas \u1|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[13] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N42
cyclonev_lcell_comb \u1|Add0~45 (
// Equation(s):
// \u1|Add0~45_sumout  = SUM(( \u1|mI2C_CLK_DIV [14] ) + ( GND ) + ( \u1|Add0~54  ))
// \u1|Add0~46  = CARRY(( \u1|mI2C_CLK_DIV [14] ) + ( GND ) + ( \u1|Add0~54  ))

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~45_sumout ),
	.cout(\u1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~45 .extended_lut = "off";
defparam \u1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \u1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N43
dffeas \u1|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[14] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N46
dffeas \u1|mI2C_CLK_DIV[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[15]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N45
cyclonev_lcell_comb \u1|Add0~49 (
// Equation(s):
// \u1|Add0~49_sumout  = SUM(( \u1|mI2C_CLK_DIV[15]~DUPLICATE_q  ) + ( GND ) + ( \u1|Add0~46  ))

	.dataa(!\u1|mI2C_CLK_DIV[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add0~49 .extended_lut = "off";
defparam \u1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \u1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N47
dffeas \u1|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[15] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N51
cyclonev_lcell_comb \u1|LessThan0~3 (
// Equation(s):
// \u1|LessThan0~3_combout  = ( !\u1|mI2C_CLK_DIV [13] & ( (!\u1|mI2C_CLK_DIV [14] & (!\u1|mI2C_CLK_DIV [12] & !\u1|mI2C_CLK_DIV [15])) ) )

	.dataa(gnd),
	.datab(!\u1|mI2C_CLK_DIV [14]),
	.datac(!\u1|mI2C_CLK_DIV [12]),
	.datad(!\u1|mI2C_CLK_DIV [15]),
	.datae(gnd),
	.dataf(!\u1|mI2C_CLK_DIV [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~3 .extended_lut = "off";
defparam \u1|LessThan0~3 .lut_mask = 64'hC000C00000000000;
defparam \u1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N45
cyclonev_lcell_comb \u1|LessThan0~4 (
// Equation(s):
// \u1|LessThan0~4_combout  = ( \u1|LessThan0~3_combout  & ( (\u1|mI2C_CLK_DIV[11]~DUPLICATE_q  & ((!\u1|LessThan0~2_combout ) # ((\u1|LessThan0~1_combout  & !\u1|LessThan0~0_combout )))) ) ) # ( !\u1|LessThan0~3_combout  )

	.dataa(!\u1|LessThan0~1_combout ),
	.datab(!\u1|LessThan0~2_combout ),
	.datac(!\u1|LessThan0~0_combout ),
	.datad(!\u1|mI2C_CLK_DIV[11]~DUPLICATE_q ),
	.datae(!\u1|LessThan0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan0~4 .extended_lut = "off";
defparam \u1|LessThan0~4 .lut_mask = 64'hFFFF00DCFFFF00DC;
defparam \u1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y72_N35
dffeas \u1|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[11] .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y72_N34
dffeas \u1|mI2C_CLK_DIV[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u1|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CLK_DIV[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CLK_DIV[11]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mI2C_CLK_DIV[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N24
cyclonev_lcell_comb \u1|mI2C_CTRL_CLK~0 (
// Equation(s):
// \u1|mI2C_CTRL_CLK~0_combout  = ( \u1|LessThan0~3_combout  & ( \u1|mI2C_CTRL_CLK~q  & ( (!\u1|mI2C_CLK_DIV[11]~DUPLICATE_q ) # ((\u1|LessThan0~2_combout  & ((!\u1|LessThan0~1_combout ) # (\u1|LessThan0~0_combout )))) ) ) ) # ( \u1|LessThan0~3_combout  & ( 
// !\u1|mI2C_CTRL_CLK~q  & ( (\u1|mI2C_CLK_DIV[11]~DUPLICATE_q  & ((!\u1|LessThan0~2_combout ) # ((!\u1|LessThan0~0_combout  & \u1|LessThan0~1_combout )))) ) ) ) # ( !\u1|LessThan0~3_combout  & ( !\u1|mI2C_CTRL_CLK~q  ) )

	.dataa(!\u1|mI2C_CLK_DIV[11]~DUPLICATE_q ),
	.datab(!\u1|LessThan0~0_combout ),
	.datac(!\u1|LessThan0~2_combout ),
	.datad(!\u1|LessThan0~1_combout ),
	.datae(!\u1|LessThan0~3_combout ),
	.dataf(!\u1|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mI2C_CTRL_CLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mI2C_CTRL_CLK~0 .extended_lut = "off";
defparam \u1|mI2C_CTRL_CLK~0 .lut_mask = 64'hFFFF50540000AFAB;
defparam \u1|mI2C_CTRL_CLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N11
dffeas \u1|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\u1|mI2C_CTRL_CLK~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_CTRL_CLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_CTRL_CLK .is_wysiwyg = "true";
defparam \u1|mI2C_CTRL_CLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N45
cyclonev_lcell_comb \u1|u0|Add0~3 (
// Equation(s):
// \u1|u0|Add0~3_combout  = ( \u1|u0|SD_COUNTER [0] & ( !\u1|u0|SD_COUNTER [2] ) ) # ( !\u1|u0|SD_COUNTER [0] & ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  $ (!\u1|u0|SD_COUNTER [2]) ) )

	.dataa(gnd),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Add0~3 .extended_lut = "off";
defparam \u1|u0|Add0~3 .lut_mask = 64'h33CC33CCFF00FF00;
defparam \u1|u0|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N48
cyclonev_lcell_comb \u1|LUT_INDEX[0]~6 (
// Equation(s):
// \u1|LUT_INDEX[0]~6_combout  = !\u1|LUT_INDEX [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[0]~6 .extended_lut = "off";
defparam \u1|LUT_INDEX[0]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u1|LUT_INDEX[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N33
cyclonev_lcell_comb \u1|u0|SD[22]~0 (
// Equation(s):
// \u1|u0|SD[22]~0_combout  = ( \u1|u0|SD_COUNTER [2] & ( (!\u1|u0|SD_COUNTER [0] & \u1|u0|SD_COUNTER [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD[22]~0 .extended_lut = "off";
defparam \u1|u0|SD[22]~0 .lut_mask = 64'h0000000000F000F0;
defparam \u1|u0|SD[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N58
dffeas \u1|u0|SD_COUNTER[5] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[5] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y73_N23
dffeas \u1|u0|SD_COUNTER[1] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[1] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N51
cyclonev_lcell_comb \u1|u0|Selector2~0 (
// Equation(s):
// \u1|u0|Selector2~0_combout  = ( \u1|u0|SD_COUNTER [2] & ( (\u1|u0|SD_COUNTER [5] & (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD_COUNTER [4] & \u1|u0|SD_COUNTER [1]))) ) ) # ( !\u1|u0|SD_COUNTER [2] & ( (\u1|u0|SD_COUNTER [5] & (!\u1|u0|SD_COUNTER [3] & 
// (!\u1|u0|SD_COUNTER [4] & !\u1|u0|SD_COUNTER [1]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [5]),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER [4]),
	.datad(!\u1|u0|SD_COUNTER [1]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector2~0 .extended_lut = "off";
defparam \u1|u0|Selector2~0 .lut_mask = 64'h4000400000010001;
defparam \u1|u0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N42
cyclonev_lcell_comb \u1|u0|ACK3~1 (
// Equation(s):
// \u1|u0|ACK3~1_combout  = ( \u1|u0|SD_COUNTER[2]~0_combout  & ( (!\u1|u0|SD_COUNTER [0] & (((\u1|u0|ACK3~q )))) # (\u1|u0|SD_COUNTER [0] & (\u1|u0|Selector2~0_combout  & ((\FPGA_I2C_SDAT~input_o )))) ) )

	.dataa(!\u1|u0|Selector2~0_combout ),
	.datab(!\u1|u0|ACK3~q ),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\FPGA_I2C_SDAT~input_o ),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK3~1 .extended_lut = "off";
defparam \u1|u0|ACK3~1 .lut_mask = 64'h0000000030353035;
defparam \u1|u0|ACK3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N45
cyclonev_lcell_comb \u1|u0|ACK3~0 (
// Equation(s):
// \u1|u0|ACK3~0_combout  = ( \u1|u0|SD_COUNTER [5] & ( !\u1|u0|SD_COUNTER [4] $ (\u1|u0|SD_COUNTER [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER [4]),
	.datad(!\u1|u0|SD_COUNTER [3]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK3~0 .extended_lut = "off";
defparam \u1|u0|ACK3~0 .lut_mask = 64'h00000000F00FF00F;
defparam \u1|u0|ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N0
cyclonev_lcell_comb \u1|u0|ACK3~2 (
// Equation(s):
// \u1|u0|ACK3~2_combout  = ( \u1|u0|ACK3~0_combout  & ( \u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( ((\u1|u0|ACK3~q  & ((!\u1|u0|Selector2~0_combout ) # (\u1|u0|SD[22]~0_combout )))) # (\u1|u0|ACK3~1_combout ) ) ) ) # ( !\u1|u0|ACK3~0_combout  & ( 
// \u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\u1|u0|ACK3~q  & !\u1|u0|Selector2~0_combout ) ) ) ) # ( \u1|u0|ACK3~0_combout  & ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( ((\u1|u0|ACK3~q  & !\u1|u0|Selector2~0_combout )) # (\u1|u0|ACK3~1_combout ) ) ) ) # ( 
// !\u1|u0|ACK3~0_combout  & ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\u1|u0|ACK3~q  & !\u1|u0|Selector2~0_combout ) ) ) )

	.dataa(!\u1|u0|SD[22]~0_combout ),
	.datab(!\u1|u0|ACK3~q ),
	.datac(!\u1|u0|Selector2~0_combout ),
	.datad(!\u1|u0|ACK3~1_combout ),
	.datae(!\u1|u0|ACK3~0_combout ),
	.dataf(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK3~2 .extended_lut = "off";
defparam \u1|u0|ACK3~2 .lut_mask = 64'h303030FF303031FF;
defparam \u1|u0|ACK3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N50
dffeas \u1|u0|ACK3 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|ACK3~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|ACK3 .is_wysiwyg = "true";
defparam \u1|u0|ACK3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N51
cyclonev_lcell_comb \u1|u0|Selector4~0 (
// Equation(s):
// \u1|u0|Selector4~0_combout  = ( \u1|u0|SD_COUNTER [2] & ( (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (\u1|u0|SD_COUNTER [3] & \u1|u0|SD_COUNTER [4]))) ) ) # ( !\u1|u0|SD_COUNTER [2] & ( (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & 
// (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|SD_COUNTER [3] & \u1|u0|SD_COUNTER [4]))) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER [3]),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector4~0 .extended_lut = "off";
defparam \u1|u0|Selector4~0 .lut_mask = 64'h0010001000010001;
defparam \u1|u0|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N18
cyclonev_lcell_comb \u1|u0|ACK1~0 (
// Equation(s):
// \u1|u0|ACK1~0_combout  = ( \u1|u0|SD_COUNTER [3] & ( (\u1|u0|SD_COUNTER [5] & (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (\u1|u0|SD_COUNTER [2] & \u1|u0|SD_COUNTER [4]))) ) ) # ( !\u1|u0|SD_COUNTER [3] & ( (\u1|u0|SD_COUNTER [5] & 
// (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|SD_COUNTER [2] & \u1|u0|SD_COUNTER [4]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [5]),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER [2]),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK1~0 .extended_lut = "off";
defparam \u1|u0|ACK1~0 .lut_mask = 64'h0010001000010001;
defparam \u1|u0|ACK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N0
cyclonev_lcell_comb \u1|u0|ACK1~1 (
// Equation(s):
// \u1|u0|ACK1~1_combout  = ( \FPGA_I2C_SDAT~input_o  & ( \u1|u0|ACK1~0_combout  & ( (!\u1|u0|SD_COUNTER [0] & (\u1|u0|ACK1~q )) # (\u1|u0|SD_COUNTER [0] & ((!\u1|u0|Selector4~0_combout  & (\u1|u0|ACK1~q )) # (\u1|u0|Selector4~0_combout  & 
// ((!\u1|u0|SD_COUNTER [2]))))) ) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( \u1|u0|ACK1~0_combout  & ( (\u1|u0|ACK1~q  & ((!\u1|u0|SD_COUNTER [0]) # (!\u1|u0|Selector4~0_combout ))) ) ) ) # ( \FPGA_I2C_SDAT~input_o  & ( !\u1|u0|ACK1~0_combout  & ( (\u1|u0|ACK1~q 
//  & !\u1|u0|Selector4~0_combout ) ) ) ) # ( !\FPGA_I2C_SDAT~input_o  & ( !\u1|u0|ACK1~0_combout  & ( (\u1|u0|ACK1~q  & !\u1|u0|Selector4~0_combout ) ) ) )

	.dataa(!\u1|u0|ACK1~q ),
	.datab(!\u1|u0|SD_COUNTER [0]),
	.datac(!\u1|u0|Selector4~0_combout ),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(!\FPGA_I2C_SDAT~input_o ),
	.dataf(!\u1|u0|ACK1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK1~1 .extended_lut = "off";
defparam \u1|u0|ACK1~1 .lut_mask = 64'h5050505054545754;
defparam \u1|u0|ACK1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N35
dffeas \u1|u0|ACK1 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|ACK1~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|ACK1 .is_wysiwyg = "true";
defparam \u1|u0|ACK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N41
dffeas \u1|mSetup_ST.0010 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mSetup_ST.0010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mSetup_ST.0010 .is_wysiwyg = "true";
defparam \u1|mSetup_ST.0010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N12
cyclonev_lcell_comb \u1|u0|Selector3~0 (
// Equation(s):
// \u1|u0|Selector3~0_combout  = ( \u1|u0|SD_COUNTER [4] & ( (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & \u1|u0|SD_COUNTER [2]))) ) ) # ( !\u1|u0|SD_COUNTER [4] & ( (\u1|u0|SD_COUNTER [3] & 
// (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & !\u1|u0|SD_COUNTER [2]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(!\u1|u0|SD_COUNTER [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector3~0 .extended_lut = "off";
defparam \u1|u0|Selector3~0 .lut_mask = 64'h0100000101000001;
defparam \u1|u0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N6
cyclonev_lcell_comb \u1|u0|ACK2~0 (
// Equation(s):
// \u1|u0|ACK2~0_combout  = ( \u1|u0|ACK2~q  & ( (!\u1|u0|SD_COUNTER [4] & (!\u1|u0|SD_COUNTER [2] & ((\FPGA_I2C_SDAT~input_o ) # (\u1|u0|SD_COUNTER [0])))) # (\u1|u0|SD_COUNTER [4] & (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD_COUNTER [2])))) ) ) # ( 
// !\u1|u0|ACK2~q  & ( (!\u1|u0|SD_COUNTER [4] & (!\u1|u0|SD_COUNTER [0] & (\FPGA_I2C_SDAT~input_o  & !\u1|u0|SD_COUNTER [2]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [4]),
	.datab(!\u1|u0|SD_COUNTER [0]),
	.datac(!\FPGA_I2C_SDAT~input_o ),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\u1|u0|ACK2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK2~0 .extended_lut = "off";
defparam \u1|u0|ACK2~0 .lut_mask = 64'h080008002A442A44;
defparam \u1|u0|ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N12
cyclonev_lcell_comb \u1|u0|ACK2~1 (
// Equation(s):
// \u1|u0|ACK2~1_combout  = ( \u1|u0|ACK2~0_combout  & ( \u1|u0|ACK2~q  & ( (!\u1|u0|Selector3~0_combout ) # ((\u1|u0|SD_COUNTER [1] & (\u1|u0|SD_COUNTER [5] & \u1|u0|SD_COUNTER [3]))) ) ) ) # ( !\u1|u0|ACK2~0_combout  & ( \u1|u0|ACK2~q  & ( 
// !\u1|u0|Selector3~0_combout  ) ) ) # ( \u1|u0|ACK2~0_combout  & ( !\u1|u0|ACK2~q  & ( (\u1|u0|SD_COUNTER [1] & (\u1|u0|Selector3~0_combout  & (\u1|u0|SD_COUNTER [5] & \u1|u0|SD_COUNTER [3]))) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [1]),
	.datab(!\u1|u0|Selector3~0_combout ),
	.datac(!\u1|u0|SD_COUNTER [5]),
	.datad(!\u1|u0|SD_COUNTER [3]),
	.datae(!\u1|u0|ACK2~0_combout ),
	.dataf(!\u1|u0|ACK2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|ACK2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|ACK2~1 .extended_lut = "off";
defparam \u1|u0|ACK2~1 .lut_mask = 64'h00000001CCCCCCCD;
defparam \u1|u0|ACK2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N53
dffeas \u1|u0|ACK2 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|ACK2~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|ACK2 .is_wysiwyg = "true";
defparam \u1|u0|ACK2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N24
cyclonev_lcell_comb \u1|Selector1~0 (
// Equation(s):
// \u1|Selector1~0_combout  = ( \u1|mSetup_ST.0001~q  & ( \u1|u0|ACK2~q  & ( (\u1|u0|END~q  & !\u1|mSetup_ST.0010~q ) ) ) ) # ( !\u1|mSetup_ST.0001~q  & ( \u1|u0|ACK2~q  & ( !\u1|mSetup_ST.0010~q  ) ) ) # ( \u1|mSetup_ST.0001~q  & ( !\u1|u0|ACK2~q  & ( 
// (!\u1|mSetup_ST.0010~q  & (((!\u1|u0|ACK3~q  & !\u1|u0|ACK1~q )) # (\u1|u0|END~q ))) ) ) ) # ( !\u1|mSetup_ST.0001~q  & ( !\u1|u0|ACK2~q  & ( !\u1|mSetup_ST.0010~q  ) ) )

	.dataa(!\u1|u0|END~q ),
	.datab(!\u1|u0|ACK3~q ),
	.datac(!\u1|u0|ACK1~q ),
	.datad(!\u1|mSetup_ST.0010~q ),
	.datae(!\u1|mSetup_ST.0001~q ),
	.dataf(!\u1|u0|ACK2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Selector1~0 .extended_lut = "off";
defparam \u1|Selector1~0 .lut_mask = 64'hFF00D500FF005500;
defparam \u1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N25
dffeas \u1|mSetup_ST.0000 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mSetup_ST.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mSetup_ST.0000 .is_wysiwyg = "true";
defparam \u1|mSetup_ST.0000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N21
cyclonev_lcell_comb \u1|Selector2~0 (
// Equation(s):
// \u1|Selector2~0_combout  = ( \u1|mSetup_ST.0000~q  & ( (\u1|mSetup_ST.0001~q  & \u1|u0|END~q ) ) ) # ( !\u1|mSetup_ST.0000~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|mSetup_ST.0001~q ),
	.datad(!\u1|u0|END~q ),
	.datae(gnd),
	.dataf(!\u1|mSetup_ST.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Selector2~0 .extended_lut = "off";
defparam \u1|Selector2~0 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \u1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N38
dffeas \u1|mSetup_ST.0001 (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|Selector2~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mSetup_ST.0001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mSetup_ST.0001 .is_wysiwyg = "true";
defparam \u1|mSetup_ST.0001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N39
cyclonev_lcell_comb \u1|mSetup_ST~12 (
// Equation(s):
// \u1|mSetup_ST~12_combout  = ( !\u1|u0|ACK1~q  & ( (!\u1|u0|END~q  & (!\u1|u0|ACK3~q  & (\u1|mSetup_ST.0001~q  & !\u1|u0|ACK2~q ))) ) )

	.dataa(!\u1|u0|END~q ),
	.datab(!\u1|u0|ACK3~q ),
	.datac(!\u1|mSetup_ST.0001~q ),
	.datad(!\u1|u0|ACK2~q ),
	.datae(gnd),
	.dataf(!\u1|u0|ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mSetup_ST~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mSetup_ST~12 .extended_lut = "off";
defparam \u1|mSetup_ST~12 .lut_mask = 64'h0800080000000000;
defparam \u1|mSetup_ST~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N40
dffeas \u1|mSetup_ST.0010~DUPLICATE (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|mSetup_ST~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mSetup_ST.0010~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mSetup_ST.0010~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mSetup_ST.0010~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N27
cyclonev_lcell_comb \u1|LUT_INDEX[5]~5 (
// Equation(s):
// \u1|LUT_INDEX[5]~5_combout  = ( \u1|mSetup_ST.0010~DUPLICATE_q  & ( \u1|LessThan1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[5]~5 .extended_lut = "off";
defparam \u1|LUT_INDEX[5]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \u1|LUT_INDEX[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N41
dffeas \u1|LUT_INDEX[0] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N36
cyclonev_lcell_comb \u1|Add1~0 (
// Equation(s):
// \u1|Add1~0_combout  = !\u1|LUT_INDEX [0] $ (!\u1|LUT_INDEX [1])

	.dataa(gnd),
	.datab(!\u1|LUT_INDEX [0]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Add1~0 .extended_lut = "off";
defparam \u1|Add1~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \u1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N38
dffeas \u1|LUT_INDEX[1] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|Add1~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|LUT_INDEX[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N36
cyclonev_lcell_comb \u1|LUT_INDEX[2]~4 (
// Equation(s):
// \u1|LUT_INDEX[2]~4_combout  = ( \u1|mSetup_ST.0010~DUPLICATE_q  & ( !\u1|LUT_INDEX [2] $ (((!\u1|LUT_INDEX [0]) # ((!\u1|LessThan1~0_combout ) # (!\u1|LUT_INDEX [1])))) ) ) # ( !\u1|mSetup_ST.0010~DUPLICATE_q  & ( \u1|LUT_INDEX [2] ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LessThan1~0_combout ),
	.datac(!\u1|LUT_INDEX [2]),
	.datad(!\u1|LUT_INDEX [1]),
	.datae(gnd),
	.dataf(!\u1|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[2]~4 .extended_lut = "off";
defparam \u1|LUT_INDEX[2]~4 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \u1|LUT_INDEX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N26
dffeas \u1|LUT_INDEX[2] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[2]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N24
cyclonev_lcell_comb \u1|LUT_INDEX[3]~0 (
// Equation(s):
// \u1|LUT_INDEX[3]~0_combout  = (\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [1] & \u1|LUT_INDEX [2]))

	.dataa(gnd),
	.datab(!\u1|LUT_INDEX [0]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(!\u1|LUT_INDEX [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[3]~0 .extended_lut = "off";
defparam \u1|LUT_INDEX[3]~0 .lut_mask = 64'h0003000300030003;
defparam \u1|LUT_INDEX[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N45
cyclonev_lcell_comb \u1|LUT_INDEX[3]~3 (
// Equation(s):
// \u1|LUT_INDEX[3]~3_combout  = ( \u1|LUT_INDEX [3] & ( (!\u1|mSetup_ST.0010~DUPLICATE_q ) # ((!\u1|LessThan1~0_combout ) # (!\u1|LUT_INDEX[3]~0_combout )) ) ) # ( !\u1|LUT_INDEX [3] & ( (\u1|mSetup_ST.0010~DUPLICATE_q  & (\u1|LessThan1~0_combout  & 
// \u1|LUT_INDEX[3]~0_combout )) ) )

	.dataa(!\u1|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\u1|LessThan1~0_combout ),
	.datac(!\u1|LUT_INDEX[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[3]~3 .extended_lut = "off";
defparam \u1|LUT_INDEX[3]~3 .lut_mask = 64'h01010101FEFEFEFE;
defparam \u1|LUT_INDEX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N44
dffeas \u1|LUT_INDEX[3] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N42
cyclonev_lcell_comb \u1|LUT_INDEX[4]~2 (
// Equation(s):
// \u1|LUT_INDEX[4]~2_combout  = ( \u1|LUT_INDEX[3]~0_combout  & ( !\u1|LUT_INDEX [4] $ (((!\u1|mSetup_ST.0010~DUPLICATE_q ) # ((!\u1|LessThan1~0_combout ) # (!\u1|LUT_INDEX [3])))) ) ) # ( !\u1|LUT_INDEX[3]~0_combout  & ( \u1|LUT_INDEX [4] ) )

	.dataa(!\u1|mSetup_ST.0010~DUPLICATE_q ),
	.datab(!\u1|LessThan1~0_combout ),
	.datac(!\u1|LUT_INDEX [4]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[4]~2 .extended_lut = "off";
defparam \u1|LUT_INDEX[4]~2 .lut_mask = 64'h0F0F0F0F0F1E0F1E;
defparam \u1|LUT_INDEX[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N5
dffeas \u1|LUT_INDEX[4] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[4]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N54
cyclonev_lcell_comb \u1|LUT_INDEX[5]~1 (
// Equation(s):
// \u1|LUT_INDEX[5]~1_combout  = ( \u1|LessThan1~0_combout  & ( \u1|mSetup_ST.0010~DUPLICATE_q  & ( !\u1|LUT_INDEX [5] $ (((!\u1|LUT_INDEX [3]) # ((!\u1|LUT_INDEX[3]~0_combout ) # (!\u1|LUT_INDEX [4])))) ) ) ) # ( !\u1|LessThan1~0_combout  & ( 
// \u1|mSetup_ST.0010~DUPLICATE_q  & ( \u1|LUT_INDEX [5] ) ) ) # ( \u1|LessThan1~0_combout  & ( !\u1|mSetup_ST.0010~DUPLICATE_q  & ( \u1|LUT_INDEX [5] ) ) ) # ( !\u1|LessThan1~0_combout  & ( !\u1|mSetup_ST.0010~DUPLICATE_q  & ( \u1|LUT_INDEX [5] ) ) )

	.dataa(!\u1|LUT_INDEX [3]),
	.datab(!\u1|LUT_INDEX[3]~0_combout ),
	.datac(!\u1|LUT_INDEX [4]),
	.datad(!\u1|LUT_INDEX [5]),
	.datae(!\u1|LessThan1~0_combout ),
	.dataf(!\u1|mSetup_ST.0010~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_INDEX[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_INDEX[5]~1 .extended_lut = "off";
defparam \u1|LUT_INDEX[5]~1 .lut_mask = 64'h00FF00FF00FF01FE;
defparam \u1|LUT_INDEX[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N17
dffeas \u1|LUT_INDEX[5] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N30
cyclonev_lcell_comb \u1|LessThan1~0 (
// Equation(s):
// \u1|LessThan1~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [4]) # (!\u1|LUT_INDEX [5]) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [4]) # (!\u1|LUT_INDEX [5]) ) ) ) # ( \u1|LUT_INDEX [2] & ( 
// !\u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [4]) # (!\u1|LUT_INDEX [5]) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [1]) # ((!\u1|LUT_INDEX [0]) # ((!\u1|LUT_INDEX [4]) # (!\u1|LUT_INDEX [5]))) ) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX [0]),
	.datac(!\u1|LUT_INDEX [4]),
	.datad(!\u1|LUT_INDEX [5]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan1~0 .extended_lut = "off";
defparam \u1|LessThan1~0 .lut_mask = 64'hFFFEFFF0FFF0FFF0;
defparam \u1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N28
dffeas \u1|mI2C_GO~DUPLICATE (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|Selector0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_GO~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_GO~DUPLICATE .is_wysiwyg = "true";
defparam \u1|mI2C_GO~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N12
cyclonev_lcell_comb \u1|u0|Add0~1 (
// Equation(s):
// \u1|u0|Add0~1_combout  = ( \u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( !\u1|u0|SD_COUNTER [4] ) ) # ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( !\u1|u0|SD_COUNTER [4] $ (((!\u1|u0|SD_COUNTER [0] & (!\u1|u0|SD_COUNTER [3] & !\u1|u0|SD_COUNTER [2])))) ) )

	.dataa(!\u1|u0|SD_COUNTER [0]),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER [2]),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Add0~1 .extended_lut = "off";
defparam \u1|u0|Add0~1 .lut_mask = 64'h7F807F80FF00FF00;
defparam \u1|u0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N54
cyclonev_lcell_comb \u1|u0|SD_COUNTER[4]~2 (
// Equation(s):
// \u1|u0|SD_COUNTER[4]~2_combout  = ( \u1|u0|Add0~1_combout  & ( !\u1|mI2C_GO~DUPLICATE_q  ) ) # ( !\u1|u0|Add0~1_combout  & ( ((!\u1|u0|Mux0~0_combout ) # ((!\u1|u0|SD_COUNTER[2]~0_combout ) # (!\u1|mI2C_GO~DUPLICATE_q ))) # 
// (\u1|u0|SD_COUNTER[5]~DUPLICATE_q ) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|Mux0~0_combout ),
	.datac(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datad(!\u1|mI2C_GO~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|u0|Add0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[4]~2 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[4]~2 .lut_mask = 64'hFFFDFFFDFF00FF00;
defparam \u1|u0|SD_COUNTER[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N14
dffeas \u1|u0|SD_COUNTER[4] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[4]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[4] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N9
cyclonev_lcell_comb \u1|u0|SD_COUNTER[2]~0 (
// Equation(s):
// \u1|u0|SD_COUNTER[2]~0_combout  = ( !\u1|u0|SD_COUNTER [2] & ( (!\u1|u0|SD_COUNTER [4] & !\u1|u0|SD_COUNTER[1]~DUPLICATE_q ) ) )

	.dataa(!\u1|u0|SD_COUNTER [4]),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[2]~0 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[2]~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \u1|u0|SD_COUNTER[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N33
cyclonev_lcell_comb \u1|u0|SD_COUNTER[2]~4 (
// Equation(s):
// \u1|u0|SD_COUNTER[2]~4_combout  = ( \u1|mI2C_GO~DUPLICATE_q  & ( (!\u1|u0|Add0~3_combout  & (((!\u1|u0|Mux0~0_combout ) # (!\u1|u0|SD_COUNTER[2]~0_combout )) # (\u1|u0|SD_COUNTER[5]~DUPLICATE_q ))) ) ) # ( !\u1|mI2C_GO~DUPLICATE_q  )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|Mux0~0_combout ),
	.datac(!\u1|u0|Add0~3_combout ),
	.datad(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[2]~4 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[2]~4 .lut_mask = 64'hFFFFFFFFF0D0F0D0;
defparam \u1|u0|SD_COUNTER[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N8
dffeas \u1|u0|SD_COUNTER[2] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[2]~4_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[2] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N57
cyclonev_lcell_comb \u1|u0|Selector0~0 (
// Equation(s):
// \u1|u0|Selector0~0_combout  = ( \u1|u0|SD_COUNTER [0] & ( (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD_COUNTER [2] & (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & \u1|u0|SD_COUNTER [4]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(!\u1|u0|SD_COUNTER [2]),
	.datac(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector0~0 .extended_lut = "off";
defparam \u1|u0|Selector0~0 .lut_mask = 64'h0000000000010001;
defparam \u1|u0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N6
cyclonev_lcell_comb \u1|u0|Selector0~1 (
// Equation(s):
// \u1|u0|Selector0~1_combout  = ( \u1|u0|SD_COUNTER [2] & ( \u1|u0|SD_COUNTER [4] & ( (\u1|u0|SD_COUNTER [1] & (\u1|u0|SD_COUNTER [3] & (!\u1|u0|SD_COUNTER [5] & \u1|u0|SD_COUNTER [0]))) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [1]),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER [5]),
	.datad(!\u1|u0|SD_COUNTER [0]),
	.datae(!\u1|u0|SD_COUNTER [2]),
	.dataf(!\u1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector0~1 .extended_lut = "off";
defparam \u1|u0|Selector0~1 .lut_mask = 64'h0000000000000010;
defparam \u1|u0|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N54
cyclonev_lcell_comb \u1|u0|END~0 (
// Equation(s):
// \u1|u0|END~0_combout  = ( \u1|u0|Selector0~1_combout  & ( (\u1|u0|END~q  & !\u1|u0|Selector0~0_combout ) ) ) # ( !\u1|u0|Selector0~1_combout  & ( (\u1|u0|Selector0~0_combout ) # (\u1|u0|END~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|u0|END~q ),
	.datad(!\u1|u0|Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\u1|u0|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|END~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|END~0 .extended_lut = "off";
defparam \u1|u0|END~0 .lut_mask = 64'h0FFF0FFF0F000F00;
defparam \u1|u0|END~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N29
dffeas \u1|u0|END (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|END~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|END .is_wysiwyg = "true";
defparam \u1|u0|END .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N36
cyclonev_lcell_comb \u1|Selector0~0 (
// Equation(s):
// \u1|Selector0~0_combout  = ( \u1|mSetup_ST.0010~q  & ( (\u1|mI2C_GO~q  & ((!\u1|mSetup_ST.0001~q ) # (\u1|u0|END~q ))) ) ) # ( !\u1|mSetup_ST.0010~q  & ( (!\u1|mSetup_ST.0001~q ) # ((\u1|u0|END~q  & \u1|mI2C_GO~q )) ) )

	.dataa(!\u1|u0|END~q ),
	.datab(gnd),
	.datac(!\u1|mI2C_GO~q ),
	.datad(!\u1|mSetup_ST.0001~q ),
	.datae(gnd),
	.dataf(!\u1|mSetup_ST.0010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|Selector0~0 .extended_lut = "off";
defparam \u1|Selector0~0 .lut_mask = 64'hFF05FF050F050F05;
defparam \u1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N29
dffeas \u1|mI2C_GO (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|Selector0~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|LessThan1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_GO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_GO .is_wysiwyg = "true";
defparam \u1|mI2C_GO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N18
cyclonev_lcell_comb \u1|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \u1|u0|SD_COUNTER[0]~6_combout  = ( \u1|u0|SD_COUNTER[2]~0_combout  & ( (!\u1|mI2C_GO~q ) # ((!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD_COUNTER [3]) # (\u1|u0|SD_COUNTER[5]~DUPLICATE_q )))) ) ) # ( !\u1|u0|SD_COUNTER[2]~0_combout  & ( (!\u1|u0|SD_COUNTER [0]) 
// # (!\u1|mI2C_GO~q ) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|SD_COUNTER [0]),
	.datac(!\u1|u0|SD_COUNTER [3]),
	.datad(!\u1|mI2C_GO~q ),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[0]~6 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[0]~6 .lut_mask = 64'hFFCCFFCCFF4CFF4C;
defparam \u1|u0|SD_COUNTER[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N16
dffeas \u1|u0|SD_COUNTER[0] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[0]~6_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[0] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N3
cyclonev_lcell_comb \u1|u0|SD_COUNTER[1]~5 (
// Equation(s):
// \u1|u0|SD_COUNTER[1]~5_combout  = ( \u1|u0|SD_COUNTER[2]~0_combout  & ( \u1|mI2C_GO~DUPLICATE_q  & ( (!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD_COUNTER [3]) # (\u1|u0|SD_COUNTER[5]~DUPLICATE_q )))) # 
// (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (((\u1|u0|SD_COUNTER [0])))) ) ) ) # ( !\u1|u0|SD_COUNTER[2]~0_combout  & ( \u1|mI2C_GO~DUPLICATE_q  & ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  $ (\u1|u0|SD_COUNTER [0]) ) ) ) # ( \u1|u0|SD_COUNTER[2]~0_combout  & ( 
// !\u1|mI2C_GO~DUPLICATE_q  ) ) # ( !\u1|u0|SD_COUNTER[2]~0_combout  & ( !\u1|mI2C_GO~DUPLICATE_q  ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\u1|u0|SD_COUNTER [0]),
	.datae(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.dataf(!\u1|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[1]~5 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[1]~5 .lut_mask = 64'hFFFFFFFFF00F700F;
defparam \u1|u0|SD_COUNTER[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N22
dffeas \u1|u0|SD_COUNTER[1]~DUPLICATE (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[1]~5_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N48
cyclonev_lcell_comb \u1|u0|Add0~2 (
// Equation(s):
// \u1|u0|Add0~2_combout  = ( !\u1|u0|SD_COUNTER [3] & ( \u1|u0|SD_COUNTER [0] ) ) # ( \u1|u0|SD_COUNTER [3] & ( !\u1|u0|SD_COUNTER [0] & ( (!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & !\u1|u0|SD_COUNTER [2]) ) ) ) # ( !\u1|u0|SD_COUNTER [3] & ( !\u1|u0|SD_COUNTER 
// [0] & ( (\u1|u0|SD_COUNTER [2]) # (\u1|u0|SD_COUNTER[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER [2]),
	.datad(gnd),
	.datae(!\u1|u0|SD_COUNTER [3]),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Add0~2 .extended_lut = "off";
defparam \u1|u0|Add0~2 .lut_mask = 64'h3F3FC0C0FFFF0000;
defparam \u1|u0|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N30
cyclonev_lcell_comb \u1|u0|SD_COUNTER[3]~3 (
// Equation(s):
// \u1|u0|SD_COUNTER[3]~3_combout  = ( \u1|mI2C_GO~DUPLICATE_q  & ( (!\u1|u0|Add0~2_combout  & (((!\u1|u0|Mux0~0_combout ) # (!\u1|u0|SD_COUNTER[2]~0_combout )) # (\u1|u0|SD_COUNTER[5]~DUPLICATE_q ))) ) ) # ( !\u1|mI2C_GO~DUPLICATE_q  )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|Mux0~0_combout ),
	.datac(!\u1|u0|Add0~2_combout ),
	.datad(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[3]~3 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[3]~3 .lut_mask = 64'hFFFFFFFFF0D0F0D0;
defparam \u1|u0|SD_COUNTER[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N32
dffeas \u1|u0|SD_COUNTER[3] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[3]~3_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[3] .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N51
cyclonev_lcell_comb \u1|u0|Mux0~0 (
// Equation(s):
// \u1|u0|Mux0~0_combout  = (!\u1|u0|SD_COUNTER [3] & !\u1|u0|SD_COUNTER [0])

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|u0|SD_COUNTER [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~0 .extended_lut = "off";
defparam \u1|u0|Mux0~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \u1|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N15
cyclonev_lcell_comb \u1|u0|Add0~0 (
// Equation(s):
// \u1|u0|Add0~0_combout  = ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\u1|u0|SD_COUNTER [0] & (!\u1|u0|SD_COUNTER [3] & (!\u1|u0|SD_COUNTER [4] & !\u1|u0|SD_COUNTER [2]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [0]),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER [4]),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Add0~0 .extended_lut = "off";
defparam \u1|u0|Add0~0 .lut_mask = 64'h8000800000000000;
defparam \u1|u0|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N57
cyclonev_lcell_comb \u1|u0|SD_COUNTER[5]~1 (
// Equation(s):
// \u1|u0|SD_COUNTER[5]~1_combout  = ( \u1|mI2C_GO~DUPLICATE_q  & ( (!\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & (\u1|u0|Add0~0_combout  & ((!\u1|u0|Mux0~0_combout ) # (!\u1|u0|SD_COUNTER[2]~0_combout )))) # (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & 
// (((!\u1|u0|Add0~0_combout )))) ) ) # ( !\u1|mI2C_GO~DUPLICATE_q  )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|Mux0~0_combout ),
	.datac(!\u1|u0|Add0~0_combout ),
	.datad(!\u1|u0|SD_COUNTER[2]~0_combout ),
	.datae(gnd),
	.dataf(!\u1|mI2C_GO~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD_COUNTER[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[5]~1 .extended_lut = "off";
defparam \u1|u0|SD_COUNTER[5]~1 .lut_mask = 64'hFFFFFFFF5A585A58;
defparam \u1|u0|SD_COUNTER[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N59
dffeas \u1|u0|SD_COUNTER[5]~DUPLICATE (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SD_COUNTER[5]~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD_COUNTER[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|u0|SD_COUNTER[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y73_N4
dffeas \u1|LUT_INDEX[4]~DUPLICATE (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|LUT_INDEX[4]~2_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|LUT_INDEX[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|LUT_INDEX[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N12
cyclonev_lcell_comb \u1|WideOr3~0 (
// Equation(s):
// \u1|WideOr3~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & ((!\u1|LUT_INDEX [1]) # (!\u1|LUT_INDEX [0]))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & 
// ((!\u1|LUT_INDEX [1] & (\u1|LUT_INDEX [0])) # (\u1|LUT_INDEX [1] & ((!\u1|LUT_INDEX [0]) # (\u1|LUT_INDEX [3]))))) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & (!\u1|LUT_INDEX [3] & ((\u1|LUT_INDEX [0]) # 
// (\u1|LUT_INDEX [1])))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [5] $ (!\u1|LUT_INDEX [3])))) ) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX [5]),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr3~0 .extended_lut = "off";
defparam \u1|WideOr3~0 .lut_mask = 64'h20804C00484CC8C8;
defparam \u1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N39
cyclonev_lcell_comb \u1|mI2C_DATA[22]~0 (
// Equation(s):
// \u1|mI2C_DATA[22]~0_combout  = ( !\u1|mSetup_ST.0000~q  & ( (\u1|LessThan1~0_combout  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u1|LessThan1~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mSetup_ST.0000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mI2C_DATA[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mI2C_DATA[22]~0 .extended_lut = "off";
defparam \u1|mI2C_DATA[22]~0 .lut_mask = 64'h0303030300000000;
defparam \u1|mI2C_DATA[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N13
dffeas \u1|mI2C_DATA[11] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[11] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N30
cyclonev_lcell_comb \u1|u0|SD[22]~1 (
// Equation(s):
// \u1|u0|SD[22]~1_combout  = ( \u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & (\KEY[0]~input_o  & (\u1|u0|SD[22]~0_combout  & \u1|u0|SD_COUNTER [3]))) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u1|u0|SD[22]~0_combout ),
	.datad(!\u1|u0|SD_COUNTER [3]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD[22]~1 .extended_lut = "off";
defparam \u1|u0|SD[22]~1 .lut_mask = 64'h0000000000010001;
defparam \u1|u0|SD[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N23
dffeas \u1|u0|SD[11] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[11] .is_wysiwyg = "true";
defparam \u1|u0|SD[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N42
cyclonev_lcell_comb \u1|WideOr4~0 (
// Equation(s):
// \u1|WideOr4~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & ((!\u1|LUT_INDEX [1]) # ((!\u1|LUT_INDEX [0]) # (!\u1|LUT_INDEX [3])))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( 
// (!\u1|LUT_INDEX [5] & ((!\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0])) # (\u1|LUT_INDEX [1] & ((!\u1|LUT_INDEX [3]) # (\u1|LUT_INDEX [0]))))) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & (!\u1|LUT_INDEX [1] $ 
// (((\u1|LUT_INDEX [3]) # (\u1|LUT_INDEX [0]))))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [5] $ (!\u1|LUT_INDEX [3])))) # (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [5] & 
// (\u1|LUT_INDEX [0] & !\u1|LUT_INDEX [3]))) ) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX [5]),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr4~0 .extended_lut = "off";
defparam \u1|WideOr4~0 .lut_mask = 64'h24808444C484CCC8;
defparam \u1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N43
dffeas \u1|mI2C_DATA[10] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[10] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N17
dffeas \u1|u0|SD[10] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[10] .is_wysiwyg = "true";
defparam \u1|u0|SD[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N48
cyclonev_lcell_comb \u1|WideOr10~0 (
// Equation(s):
// \u1|WideOr10~0_combout  = ( \u1|LUT_INDEX [2] & ( (!\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX[4]~DUPLICATE_q ))) # (\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [0] & ((\u1|LUT_INDEX[4]~DUPLICATE_q ))) # (\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [1])))) 
// ) ) # ( !\u1|LUT_INDEX [2] & ( (!\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX[4]~DUPLICATE_q  $ (\u1|LUT_INDEX [3])))) # (\u1|LUT_INDEX [0] & (((!\u1|LUT_INDEX[4]~DUPLICATE_q  & !\u1|LUT_INDEX [3])))) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [3]),
	.datad(!\u1|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr10~0 .extended_lut = "off";
defparam \u1|WideOr10~0 .lut_mask = 64'h41C041C083858385;
defparam \u1|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N49
dffeas \u1|mI2C_DATA[4] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[4] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N59
dffeas \u1|u0|SD[4] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[4] .is_wysiwyg = "true";
defparam \u1|u0|SD[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N18
cyclonev_lcell_comb \u1|WideOr11~0 (
// Equation(s):
// \u1|WideOr11~0_combout  = ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [1] & ( !\u1|LUT_INDEX [3] $ (\u1|LUT_INDEX[4]~DUPLICATE_q ) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [1] & ( (!\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [0]) # 
// (!\u1|LUT_INDEX[4]~DUPLICATE_q ))) # (\u1|LUT_INDEX [3] & ((\u1|LUT_INDEX[4]~DUPLICATE_q ))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [1] & ( (\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3] & !\u1|LUT_INDEX[4]~DUPLICATE_q )) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [3]),
	.datac(gnd),
	.datad(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr11~0 .extended_lut = "off";
defparam \u1|WideOr11~0 .lut_mask = 64'h4400CCBBCC330000;
defparam \u1|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N19
dffeas \u1|mI2C_DATA[3] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[3] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N56
dffeas \u1|u0|SD[3] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[3] .is_wysiwyg = "true";
defparam \u1|u0|SD[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N54
cyclonev_lcell_comb \u1|u0|Mux0~4 (
// Equation(s):
// \u1|u0|Mux0~4_combout  = ( \u1|u0|SD [3] & ( \u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [10]))) # (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [11])) ) ) ) # ( !\u1|u0|SD [3] & ( \u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD 
// [10]))) # (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [11])) ) ) ) # ( \u1|u0|SD [3] & ( !\u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0]) # (\u1|u0|SD [4]) ) ) ) # ( !\u1|u0|SD [3] & ( !\u1|u0|SD_COUNTER [3] & ( (\u1|u0|SD_COUNTER [0] & \u1|u0|SD [4]) ) ) )

	.dataa(!\u1|u0|SD [11]),
	.datab(!\u1|u0|SD [10]),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\u1|u0|SD [4]),
	.datae(!\u1|u0|SD [3]),
	.dataf(!\u1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~4 .extended_lut = "off";
defparam \u1|u0|Mux0~4 .lut_mask = 64'h000FF0FF35353535;
defparam \u1|u0|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N0
cyclonev_lcell_comb \u1|WideOr14~0 (
// Equation(s):
// \u1|WideOr14~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & (\u1|LUT_INDEX [0] & \u1|LUT_INDEX [1])) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & !\u1|LUT_INDEX [1]) 
// ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [0] & !\u1|LUT_INDEX [1])) # (\u1|LUT_INDEX [3] & (\u1|LUT_INDEX [0])) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( 
// (!\u1|LUT_INDEX [3] & (\u1|LUT_INDEX [0] & \u1|LUT_INDEX [1])) # (\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [0])) ) ) )

	.dataa(gnd),
	.datab(!\u1|LUT_INDEX [3]),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(!\u1|LUT_INDEX [1]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr14~0 .extended_lut = "off";
defparam \u1|WideOr14~0 .lut_mask = 64'h303CC303CC00000C;
defparam \u1|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N1
dffeas \u1|mI2C_DATA[0] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[0] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N14
dffeas \u1|u0|SD[0] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[0] .is_wysiwyg = "true";
defparam \u1|u0|SD[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N54
cyclonev_lcell_comb \u1|WideOr7~0 (
// Equation(s):
// \u1|WideOr7~0_combout  = ( \u1|LUT_INDEX [0] & ( (!\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [1] & (\u1|LUT_INDEX [2])) # (\u1|LUT_INDEX [1] & ((\u1|LUT_INDEX[4]~DUPLICATE_q ))))) # (\u1|LUT_INDEX [3] & (((\u1|LUT_INDEX[4]~DUPLICATE_q )))) ) ) # ( 
// !\u1|LUT_INDEX [0] & ( (!\u1|LUT_INDEX [3] & (((\u1|LUT_INDEX [1] & \u1|LUT_INDEX[4]~DUPLICATE_q )))) # (\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [1] & ((\u1|LUT_INDEX[4]~DUPLICATE_q ))) # (\u1|LUT_INDEX [1] & (\u1|LUT_INDEX [2])))) ) )

	.dataa(!\u1|LUT_INDEX [3]),
	.datab(!\u1|LUT_INDEX [2]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr7~0 .extended_lut = "off";
defparam \u1|WideOr7~0 .lut_mask = 64'h015B015B207F207F;
defparam \u1|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N56
dffeas \u1|mI2C_DATA[7] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[7] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N10
dffeas \u1|u0|SD[7] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[7] .is_wysiwyg = "true";
defparam \u1|u0|SD[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N12
cyclonev_lcell_comb \u1|u0|Mux0~5 (
// Equation(s):
// \u1|u0|Mux0~5_combout  = ( !\u1|u0|SD [0] & ( \u1|u0|SD [7] & ( (\u1|u0|SD_COUNTER [0] & !\u1|u0|SD_COUNTER [3]) ) ) ) # ( \u1|u0|SD [0] & ( !\u1|u0|SD [7] & ( (!\u1|u0|SD_COUNTER [0] & \u1|u0|SD_COUNTER [3]) ) ) ) # ( !\u1|u0|SD [0] & ( !\u1|u0|SD [7] & 
// ( !\u1|u0|SD_COUNTER [0] $ (!\u1|u0|SD_COUNTER [3]) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER [3]),
	.datad(gnd),
	.datae(!\u1|u0|SD [0]),
	.dataf(!\u1|u0|SD [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~5 .extended_lut = "off";
defparam \u1|u0|Mux0~5 .lut_mask = 64'h5A5A0A0A50500000;
defparam \u1|u0|Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N12
cyclonev_lcell_comb \u1|LessThan2~0 (
// Equation(s):
// \u1|LessThan2~0_combout  = ( \u1|LUT_INDEX [0] & ( \u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [5] & (!\u1|LUT_INDEX[4]~DUPLICATE_q  & (!\u1|LUT_INDEX [1] & !\u1|LUT_INDEX [2]))) ) ) ) # ( !\u1|LUT_INDEX [0] & ( \u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [5] & 
// (!\u1|LUT_INDEX[4]~DUPLICATE_q  & !\u1|LUT_INDEX [2])) ) ) ) # ( \u1|LUT_INDEX [0] & ( !\u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [5] & !\u1|LUT_INDEX[4]~DUPLICATE_q ) ) ) ) # ( !\u1|LUT_INDEX [0] & ( !\u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [5] & 
// !\u1|LUT_INDEX[4]~DUPLICATE_q ) ) ) )

	.dataa(!\u1|LUT_INDEX [5]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(!\u1|LUT_INDEX [2]),
	.datae(!\u1|LUT_INDEX [0]),
	.dataf(!\u1|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan2~0 .extended_lut = "off";
defparam \u1|LessThan2~0 .lut_mask = 64'h8888888888008000;
defparam \u1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N13
dffeas \u1|mI2C_DATA[18] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|LessThan2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[18] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N6
cyclonev_lcell_comb \u1|u0|SD[18]~feeder (
// Equation(s):
// \u1|u0|SD[18]~feeder_combout  = ( \u1|mI2C_DATA [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mI2C_DATA [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD[18]~feeder .extended_lut = "off";
defparam \u1|u0|SD[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|u0|SD[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N8
dffeas \u1|u0|SD[18] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|u0|SD[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[18] .is_wysiwyg = "true";
defparam \u1|u0|SD[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N18
cyclonev_lcell_comb \u1|mI2C_DATA[22]~1 (
// Equation(s):
// \u1|mI2C_DATA[22]~1_combout  = ( !\u1|LessThan2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|mI2C_DATA[22]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|mI2C_DATA[22]~1 .extended_lut = "off";
defparam \u1|mI2C_DATA[22]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u1|mI2C_DATA[22]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N19
dffeas \u1|mI2C_DATA[22] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|mI2C_DATA[22]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[22] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y73_N4
dffeas \u1|u0|SD[22] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[22] .is_wysiwyg = "true";
defparam \u1|u0|SD[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N24
cyclonev_lcell_comb \u1|WideOr0~0 (
// Equation(s):
// \u1|WideOr0~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [1] & ( (!\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [3] & !\u1|LUT_INDEX[4]~DUPLICATE_q )) # (\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3] & \u1|LUT_INDEX[4]~DUPLICATE_q )) ) ) ) # ( \u1|LUT_INDEX [2] & ( 
// !\u1|LUT_INDEX [1] & ( (\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [3] & !\u1|LUT_INDEX[4]~DUPLICATE_q )) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [1] & ( (\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3] & \u1|LUT_INDEX[4]~DUPLICATE_q )) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [3]),
	.datac(gnd),
	.datad(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr0~0 .extended_lut = "off";
defparam \u1|WideOr0~0 .lut_mask = 64'h0044110000002244;
defparam \u1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N25
dffeas \u1|mI2C_DATA[14] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[14] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N2
dffeas \u1|u0|SD[14] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[14] .is_wysiwyg = "true";
defparam \u1|u0|SD[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N54
cyclonev_lcell_comb \u1|LUT_DATA~0 (
// Equation(s):
// \u1|LUT_DATA~0_combout  = ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & (\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [0] $ (!\u1|LUT_INDEX [1])))) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [5]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LUT_DATA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LUT_DATA~0 .extended_lut = "off";
defparam \u1|LUT_DATA~0 .lut_mask = 64'h0000004800000000;
defparam \u1|LUT_DATA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N55
dffeas \u1|mI2C_DATA[15] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|LUT_DATA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[15] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N9
cyclonev_lcell_comb \u1|u0|SD[15]~feeder (
// Equation(s):
// \u1|u0|SD[15]~feeder_combout  = ( \u1|mI2C_DATA [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|mI2C_DATA [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SD[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SD[15]~feeder .extended_lut = "off";
defparam \u1|u0|SD[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|u0|SD[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N11
dffeas \u1|u0|SD[15] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|u0|SD[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[15] .is_wysiwyg = "true";
defparam \u1|u0|SD[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N0
cyclonev_lcell_comb \u1|u0|Mux0~3 (
// Equation(s):
// \u1|u0|Mux0~3_combout  = ( \u1|u0|SD [14] & ( \u1|u0|SD [15] & ( (!\u1|u0|SD_COUNTER [3]) # ((!\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [18])) # (\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [22])))) ) ) ) # ( !\u1|u0|SD [14] & ( \u1|u0|SD [15] & ( (!\u1|u0|SD_COUNTER 
// [3] & (((\u1|u0|SD_COUNTER [0])))) # (\u1|u0|SD_COUNTER [3] & ((!\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [18])) # (\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [22]))))) ) ) ) # ( \u1|u0|SD [14] & ( !\u1|u0|SD [15] & ( (!\u1|u0|SD_COUNTER [3] & (((!\u1|u0|SD_COUNTER 
// [0])))) # (\u1|u0|SD_COUNTER [3] & ((!\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [18])) # (\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [22]))))) ) ) ) # ( !\u1|u0|SD [14] & ( !\u1|u0|SD [15] & ( (\u1|u0|SD_COUNTER [3] & ((!\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [18])) # 
// (\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [22]))))) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(!\u1|u0|SD [18]),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\u1|u0|SD [22]),
	.datae(!\u1|u0|SD [14]),
	.dataf(!\u1|u0|SD [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~3 .extended_lut = "off";
defparam \u1|u0|Mux0~3 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \u1|u0|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N48
cyclonev_lcell_comb \u1|u0|Mux0~2 (
// Equation(s):
// \u1|u0|Mux0~2_combout  = ( \u1|u0|SD [18] & ( \u1|u0|SD_COUNTER [0] ) ) # ( !\u1|u0|SD [18] & ( (\u1|u0|SD_COUNTER [3] & \u1|u0|SD_COUNTER [0]) ) )

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|u0|SD [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~2 .extended_lut = "off";
defparam \u1|u0|Mux0~2 .lut_mask = 64'h050505050F0F0F0F;
defparam \u1|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N18
cyclonev_lcell_comb \u1|u0|Mux0~6 (
// Equation(s):
// \u1|u0|Mux0~6_combout  = ( \u1|u0|Mux0~2_combout  & ( \u1|u0|SD_COUNTER [4] & ( (\u1|u0|SD_COUNTER [2]) # (\u1|u0|Mux0~3_combout ) ) ) ) # ( !\u1|u0|Mux0~2_combout  & ( \u1|u0|SD_COUNTER [4] & ( (\u1|u0|Mux0~3_combout  & !\u1|u0|SD_COUNTER [2]) ) ) ) # ( 
// \u1|u0|Mux0~2_combout  & ( !\u1|u0|SD_COUNTER [4] & ( (!\u1|u0|SD_COUNTER [2] & ((!\u1|u0|Mux0~5_combout ))) # (\u1|u0|SD_COUNTER [2] & (\u1|u0|Mux0~4_combout )) ) ) ) # ( !\u1|u0|Mux0~2_combout  & ( !\u1|u0|SD_COUNTER [4] & ( (!\u1|u0|SD_COUNTER [2] & 
// ((!\u1|u0|Mux0~5_combout ))) # (\u1|u0|SD_COUNTER [2] & (\u1|u0|Mux0~4_combout )) ) ) )

	.dataa(!\u1|u0|Mux0~4_combout ),
	.datab(!\u1|u0|Mux0~5_combout ),
	.datac(!\u1|u0|Mux0~3_combout ),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(!\u1|u0|Mux0~2_combout ),
	.dataf(!\u1|u0|SD_COUNTER [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~6 .extended_lut = "off";
defparam \u1|u0|Mux0~6 .lut_mask = 64'hCC55CC550F000FFF;
defparam \u1|u0|Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N21
cyclonev_lcell_comb \u1|u0|Mux0~1 (
// Equation(s):
// \u1|u0|Mux0~1_combout  = ( \u1|u0|SD_COUNTER [4] & ( \u1|u0|SD_COUNTER [0] & ( (!\u1|u0|SD_COUNTER [3] & (!\u1|u0|SD_COUNTER[5]~DUPLICATE_q )) # (\u1|u0|SD_COUNTER [3] & ((!\u1|u0|SD_COUNTER [2] & (!\u1|u0|SD_COUNTER[5]~DUPLICATE_q )) # (\u1|u0|SD_COUNTER 
// [2] & ((!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ))))) ) ) ) # ( !\u1|u0|SD_COUNTER [4] & ( \u1|u0|SD_COUNTER [0] & ( !\u1|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( \u1|u0|SD_COUNTER [4] & ( !\u1|u0|SD_COUNTER [0] & ( !\u1|u0|SD_COUNTER[5]~DUPLICATE_q  ) ) ) # ( 
// !\u1|u0|SD_COUNTER [4] & ( !\u1|u0|SD_COUNTER [0] & ( (!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ) # ((!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|SD_COUNTER [3] & !\u1|u0|SD_COUNTER [2]))) ) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER [3]),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(!\u1|u0|SD_COUNTER [4]),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~1 .extended_lut = "off";
defparam \u1|u0|Mux0~1 .lut_mask = 64'hEAAAAAAAAAAAAAAC;
defparam \u1|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N6
cyclonev_lcell_comb \u1|WideOr5~0 (
// Equation(s):
// \u1|WideOr5~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & ((!\u1|LUT_INDEX [1] & ((!\u1|LUT_INDEX [3]) # (\u1|LUT_INDEX [0]))) # (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0])))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( 
// \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & (!\u1|LUT_INDEX [0] $ (((\u1|LUT_INDEX [1] & !\u1|LUT_INDEX [3]))))) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [5] & ((!\u1|LUT_INDEX [0] & ((!\u1|LUT_INDEX 
// [3]))) # (\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [1] & \u1|LUT_INDEX [3])))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [5] $ (((!\u1|LUT_INDEX [1] & !\u1|LUT_INDEX [3]))))) ) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX [5]),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr5~0 .extended_lut = "off";
defparam \u1|WideOr5~0 .lut_mask = 64'h60C0C00884C0C848;
defparam \u1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N7
dffeas \u1|mI2C_DATA[9] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[9] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N46
dffeas \u1|u0|SD[9] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[9] .is_wysiwyg = "true";
defparam \u1|u0|SD[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N51
cyclonev_lcell_comb \u1|WideOr12~0 (
// Equation(s):
// \u1|WideOr12~0_combout  = ( \u1|LUT_INDEX [2] & ( (!\u1|LUT_INDEX[4]~DUPLICATE_q  & (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0] $ (\u1|LUT_INDEX [3])))) # (\u1|LUT_INDEX[4]~DUPLICATE_q  & (\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [1] $ (!\u1|LUT_INDEX [0])))) ) ) 
// # ( !\u1|LUT_INDEX [2] & ( (\u1|LUT_INDEX [1] & (\u1|LUT_INDEX[4]~DUPLICATE_q  & (\u1|LUT_INDEX [0] & \u1|LUT_INDEX [3]))) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [0]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr12~0 .extended_lut = "off";
defparam \u1|WideOr12~0 .lut_mask = 64'h0001000140164016;
defparam \u1|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N53
dffeas \u1|mI2C_DATA[2] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[2] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N43
dffeas \u1|u0|SD[2] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[2] .is_wysiwyg = "true";
defparam \u1|u0|SD[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N30
cyclonev_lcell_comb \u1|WideOr6~0 (
// Equation(s):
// \u1|WideOr6~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [0] & ( (!\u1|LUT_INDEX [3] & (\u1|LUT_INDEX[4]~DUPLICATE_q )) # (\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX[4]~DUPLICATE_q  & !\u1|LUT_INDEX [1])) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX [0] 
// & ( (!\u1|LUT_INDEX [3] & (\u1|LUT_INDEX[4]~DUPLICATE_q  & \u1|LUT_INDEX [1])) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [0] & ( (\u1|LUT_INDEX [3] & \u1|LUT_INDEX[4]~DUPLICATE_q ) ) ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX [0] & ( 
// (\u1|LUT_INDEX[4]~DUPLICATE_q  & ((!\u1|LUT_INDEX [3]) # (!\u1|LUT_INDEX [1]))) ) ) )

	.dataa(!\u1|LUT_INDEX [3]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(gnd),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr6~0 .extended_lut = "off";
defparam \u1|WideOr6~0 .lut_mask = 64'h3232111102026262;
defparam \u1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N31
dffeas \u1|mI2C_DATA[8] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[8] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N40
dffeas \u1|u0|SD[8] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[8] .is_wysiwyg = "true";
defparam \u1|u0|SD[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N33
cyclonev_lcell_comb \u1|WideOr13~0 (
// Equation(s):
// \u1|WideOr13~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3] & !\u1|LUT_INDEX [1])) # (\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [3])) ) ) ) # ( !\u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  
// & ( (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [0] $ (\u1|LUT_INDEX [3]))) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3])) # (\u1|LUT_INDEX [0] & (\u1|LUT_INDEX [3] & \u1|LUT_INDEX [1])) ) ) ) # ( 
// !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [1] & (\u1|LUT_INDEX [0])) # (\u1|LUT_INDEX [1] & ((!\u1|LUT_INDEX [3]))) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [3]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(gnd),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr13~0 .extended_lut = "off";
defparam \u1|WideOr13~0 .lut_mask = 64'h5C5C898909099191;
defparam \u1|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N34
dffeas \u1|mI2C_DATA[1] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[1] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N26
dffeas \u1|u0|SD[1] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[1] .is_wysiwyg = "true";
defparam \u1|u0|SD[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N24
cyclonev_lcell_comb \u1|u0|Mux0~8 (
// Equation(s):
// \u1|u0|Mux0~8_combout  = ( \u1|u0|SD [1] & ( \u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD [8]))) # (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [9])) ) ) ) # ( !\u1|u0|SD [1] & ( \u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0] & ((\u1|u0|SD 
// [8]))) # (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD [9])) ) ) ) # ( \u1|u0|SD [1] & ( !\u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0]) # (\u1|u0|SD [2]) ) ) ) # ( !\u1|u0|SD [1] & ( !\u1|u0|SD_COUNTER [3] & ( (\u1|u0|SD [2] & \u1|u0|SD_COUNTER [0]) ) ) )

	.dataa(!\u1|u0|SD [9]),
	.datab(!\u1|u0|SD [2]),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\u1|u0|SD [8]),
	.datae(!\u1|u0|SD [1]),
	.dataf(!\u1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~8 .extended_lut = "off";
defparam \u1|u0|Mux0~8 .lut_mask = 64'h0303F3F305F505F5;
defparam \u1|u0|Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \u1|WideOr8~0 (
// Equation(s):
// \u1|WideOr8~0_combout  = ( \u1|LUT_INDEX [3] & ( (\u1|LUT_INDEX [2] & (!\u1|LUT_INDEX[4]~DUPLICATE_q  $ (((!\u1|LUT_INDEX [1]) # (!\u1|LUT_INDEX [0]))))) ) ) # ( !\u1|LUT_INDEX [3] & ( (!\u1|LUT_INDEX [1] & ((!\u1|LUT_INDEX[4]~DUPLICATE_q  & 
// (\u1|LUT_INDEX [2])) # (\u1|LUT_INDEX[4]~DUPLICATE_q  & ((!\u1|LUT_INDEX [0]))))) # (\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX[4]~DUPLICATE_q  & (!\u1|LUT_INDEX [2] & \u1|LUT_INDEX [0]))) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [2]),
	.datad(!\u1|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr8~0 .extended_lut = "off";
defparam \u1|WideOr8~0 .lut_mask = 64'h2A482A4803060306;
defparam \u1|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N5
dffeas \u1|mI2C_DATA[6] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[6] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N7
dffeas \u1|u0|SD[6] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[6] .is_wysiwyg = "true";
defparam \u1|u0|SD[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N39
cyclonev_lcell_comb \u1|WideOr9~0 (
// Equation(s):
// \u1|WideOr9~0_combout  = ( \u1|LUT_INDEX [2] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [1]))) # (\u1|LUT_INDEX [3] & ((!\u1|LUT_INDEX [0]) # (\u1|LUT_INDEX [1]))) ) ) ) # ( !\u1|LUT_INDEX [2] & ( 
// \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & ((\u1|LUT_INDEX [1]))) # (\u1|LUT_INDEX [3] & (!\u1|LUT_INDEX [0] & !\u1|LUT_INDEX [1])) ) ) ) # ( \u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [3] & !\u1|LUT_INDEX [1]) ) 
// ) ) # ( !\u1|LUT_INDEX [2] & ( !\u1|LUT_INDEX[4]~DUPLICATE_q  & ( (\u1|LUT_INDEX [0] & (!\u1|LUT_INDEX [3] & \u1|LUT_INDEX [1])) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [3]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(gnd),
	.datae(!\u1|LUT_INDEX [2]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr9~0 .extended_lut = "off";
defparam \u1|WideOr9~0 .lut_mask = 64'h0404C0C02C2CE3E3;
defparam \u1|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N40
dffeas \u1|mI2C_DATA[5] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[5] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N44
dffeas \u1|u0|SD[5] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[5] .is_wysiwyg = "true";
defparam \u1|u0|SD[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N42
cyclonev_lcell_comb \u1|u0|Mux0~9 (
// Equation(s):
// \u1|u0|Mux0~9_combout  = ( \u1|u0|SD [5] & ( \u1|u0|SD_COUNTER [3] & ( (!\u1|u0|SD_COUNTER [0]) # (\u1|u0|SD [6]) ) ) ) # ( !\u1|u0|SD [5] & ( \u1|u0|SD_COUNTER [3] & ( (\u1|u0|SD_COUNTER [0] & \u1|u0|SD [6]) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [0]),
	.datab(gnd),
	.datac(!\u1|u0|SD [6]),
	.datad(gnd),
	.datae(!\u1|u0|SD [5]),
	.dataf(!\u1|u0|SD_COUNTER [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~9 .extended_lut = "off";
defparam \u1|u0|Mux0~9 .lut_mask = 64'h000000000505AFAF;
defparam \u1|u0|Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N0
cyclonev_lcell_comb \u1|WideOr2~0 (
// Equation(s):
// \u1|WideOr2~0_combout  = ( \u1|LUT_INDEX [2] & ( (\u1|LUT_INDEX[4]~DUPLICATE_q  & ((!\u1|LUT_INDEX [1] & (!\u1|LUT_INDEX [3])) # (\u1|LUT_INDEX [1] & ((\u1|LUT_INDEX [0]))))) ) ) # ( !\u1|LUT_INDEX [2] & ( (!\u1|LUT_INDEX[4]~DUPLICATE_q  & (\u1|LUT_INDEX 
// [3] & (!\u1|LUT_INDEX [1] $ (!\u1|LUT_INDEX [0])))) # (\u1|LUT_INDEX[4]~DUPLICATE_q  & ((!\u1|LUT_INDEX [3]) # ((!\u1|LUT_INDEX [1] & !\u1|LUT_INDEX [0])))) ) )

	.dataa(!\u1|LUT_INDEX [1]),
	.datab(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datac(!\u1|LUT_INDEX [3]),
	.datad(!\u1|LUT_INDEX [0]),
	.datae(gnd),
	.dataf(!\u1|LUT_INDEX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr2~0 .extended_lut = "off";
defparam \u1|WideOr2~0 .lut_mask = 64'h3638363820312031;
defparam \u1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N2
dffeas \u1|mI2C_DATA[12] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|LUT_INDEX [5]),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[12] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N28
dffeas \u1|u0|SD[12] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[12] .is_wysiwyg = "true";
defparam \u1|u0|SD[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N48
cyclonev_lcell_comb \u1|WideOr1~0 (
// Equation(s):
// \u1|WideOr1~0_combout  = ( !\u1|LUT_INDEX [5] & ( \u1|LUT_INDEX[4]~DUPLICATE_q  & ( (!\u1|LUT_INDEX [2] & (!\u1|LUT_INDEX [1] $ (((!\u1|LUT_INDEX [3]) # (\u1|LUT_INDEX [0]))))) # (\u1|LUT_INDEX [2] & (((!\u1|LUT_INDEX [1]) # (\u1|LUT_INDEX [3])))) ) ) )

	.dataa(!\u1|LUT_INDEX [0]),
	.datab(!\u1|LUT_INDEX [2]),
	.datac(!\u1|LUT_INDEX [1]),
	.datad(!\u1|LUT_INDEX [3]),
	.datae(!\u1|LUT_INDEX [5]),
	.dataf(!\u1|LUT_INDEX[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|WideOr1~0 .extended_lut = "off";
defparam \u1|WideOr1~0 .lut_mask = 64'h000000003CB70000;
defparam \u1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N49
dffeas \u1|mI2C_DATA[13] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(\u1|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mI2C_DATA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mI2C_DATA[13] .is_wysiwyg = "true";
defparam \u1|mI2C_DATA[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N38
dffeas \u1|u0|SD[13] (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|mI2C_DATA [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SD [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SD[13] .is_wysiwyg = "true";
defparam \u1|u0|SD[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N36
cyclonev_lcell_comb \u1|u0|Mux0~7 (
// Equation(s):
// \u1|u0|Mux0~7_combout  = ( \u1|u0|SD [13] & ( (!\u1|u0|SD_COUNTER [3] & (((\u1|u0|SD [12]) # (\u1|u0|SD_COUNTER [0])))) # (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD [18] & (\u1|u0|SD_COUNTER [0]))) ) ) # ( !\u1|u0|SD [13] & ( (!\u1|u0|SD_COUNTER [3] & 
// (((!\u1|u0|SD_COUNTER [0] & \u1|u0|SD [12])))) # (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD [18] & (\u1|u0|SD_COUNTER [0]))) ) )

	.dataa(!\u1|u0|SD_COUNTER [3]),
	.datab(!\u1|u0|SD [18]),
	.datac(!\u1|u0|SD_COUNTER [0]),
	.datad(!\u1|u0|SD [12]),
	.datae(!\u1|u0|SD [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~7 .extended_lut = "off";
defparam \u1|u0|Mux0~7 .lut_mask = 64'h01A10BAB01A10BAB;
defparam \u1|u0|Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N30
cyclonev_lcell_comb \u1|u0|Mux0~10 (
// Equation(s):
// \u1|u0|Mux0~10_combout  = ( \u1|u0|Mux0~7_combout  & ( \u1|u0|SD_COUNTER [2] & ( (!\u1|u0|SD_COUNTER [4] & ((\u1|u0|Mux0~8_combout ))) # (\u1|u0|SD_COUNTER [4] & (\u1|u0|Mux0~0_combout )) ) ) ) # ( !\u1|u0|Mux0~7_combout  & ( \u1|u0|SD_COUNTER [2] & ( 
// (!\u1|u0|SD_COUNTER [4] & ((\u1|u0|Mux0~8_combout ))) # (\u1|u0|SD_COUNTER [4] & (\u1|u0|Mux0~0_combout )) ) ) ) # ( \u1|u0|Mux0~7_combout  & ( !\u1|u0|SD_COUNTER [2] & ( (\u1|u0|Mux0~9_combout ) # (\u1|u0|SD_COUNTER [4]) ) ) ) # ( !\u1|u0|Mux0~7_combout  
// & ( !\u1|u0|SD_COUNTER [2] & ( (!\u1|u0|SD_COUNTER [4] & \u1|u0|Mux0~9_combout ) ) ) )

	.dataa(!\u1|u0|Mux0~0_combout ),
	.datab(!\u1|u0|SD_COUNTER [4]),
	.datac(!\u1|u0|Mux0~8_combout ),
	.datad(!\u1|u0|Mux0~9_combout ),
	.datae(!\u1|u0|Mux0~7_combout ),
	.dataf(!\u1|u0|SD_COUNTER [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Mux0~10 .extended_lut = "off";
defparam \u1|u0|Mux0~10 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \u1|u0|Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N36
cyclonev_lcell_comb \u1|u0|SDO~0 (
// Equation(s):
// \u1|u0|SDO~0_combout  = ( !\u1|u0|Mux0~1_combout  & ( (!\u1|u0|Selector0~1_combout  & ((!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ) # ((!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|Mux0~10_combout )) # (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & 
// ((!\u1|u0|Mux0~6_combout )))))) ) ) # ( \u1|u0|Mux0~1_combout  & ( (((\u1|u0|SDO~q ))) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SDO~q ),
	.datad(!\u1|u0|Mux0~6_combout ),
	.datae(!\u1|u0|Mux0~1_combout ),
	.dataf(!\u1|u0|Selector0~1_combout ),
	.datag(!\u1|u0|Mux0~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SDO~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SDO~0 .extended_lut = "on";
defparam \u1|u0|SDO~0 .lut_mask = 64'hFBEA0F0F00000F0F;
defparam \u1|u0|SDO~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N47
dffeas \u1|u0|SDO (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SDO~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SDO~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SDO .is_wysiwyg = "true";
defparam \u1|u0|SDO .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \u6|LessThan6~0 (
// Equation(s):
// \u6|LessThan6~0_combout  = ( !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout  & ( !\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo2|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan6~0 .extended_lut = "off";
defparam \u6|LessThan6~0 .lut_mask = 64'hFF00FF0000000000;
defparam \u6|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \u6|LessThan5~0 (
// Equation(s):
// \u6|LessThan5~0_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout  & ( !\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|op_2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan5~0 .extended_lut = "off";
defparam \u6|LessThan5~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \u6|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \u6|Add7~33 (
// Equation(s):
// \u6|Add7~33_sumout  = SUM(( \u6|rWR1_ADDR [7] ) + ( VCC ) + ( !VCC ))
// \u6|Add7~34  = CARRY(( \u6|rWR1_ADDR [7] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~33_sumout ),
	.cout(\u6|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~33 .extended_lut = "off";
defparam \u6|Add7~33 .lut_mask = 64'h0000000000000F0F;
defparam \u6|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N3
cyclonev_lcell_comb \u6|Add7~1 (
// Equation(s):
// \u6|Add7~1_sumout  = SUM(( \u6|rWR1_ADDR [8] ) + ( GND ) + ( \u6|Add7~34  ))
// \u6|Add7~2  = CARRY(( \u6|rWR1_ADDR [8] ) + ( GND ) + ( \u6|Add7~34  ))

	.dataa(!\u6|rWR1_ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~1_sumout ),
	.cout(\u6|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~1 .extended_lut = "off";
defparam \u6|Add7~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \u6|Add7~5 (
// Equation(s):
// \u6|Add7~5_sumout  = SUM(( \u6|rWR1_ADDR [9] ) + ( GND ) + ( \u6|Add7~2  ))
// \u6|Add7~6  = CARRY(( \u6|rWR1_ADDR [9] ) + ( GND ) + ( \u6|Add7~2  ))

	.dataa(gnd),
	.datab(!\u6|rWR1_ADDR [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~5_sumout ),
	.cout(\u6|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~5 .extended_lut = "off";
defparam \u6|Add7~5 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N33
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~6 (
// Equation(s):
// \u6|rWR1_ADDR[13]~6_combout  = ( \u3|oRST_0~q  & ( (\u6|WR_MASK [0] & \u6|mWR_DONE~q ) ) ) # ( !\u3|oRST_0~q  )

	.dataa(!\u6|WR_MASK [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|mWR_DONE~q ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~6 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~6 .lut_mask = 64'hFFFFFFFF00550055;
defparam \u6|rWR1_ADDR[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \u6|rWR1_ADDR[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \u6|Add7~9 (
// Equation(s):
// \u6|Add7~9_sumout  = SUM(( \u6|rWR1_ADDR [10] ) + ( GND ) + ( \u6|Add7~6  ))
// \u6|Add7~10  = CARRY(( \u6|rWR1_ADDR [10] ) + ( GND ) + ( \u6|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~9_sumout ),
	.cout(\u6|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~9 .extended_lut = "off";
defparam \u6|Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N11
dffeas \u6|rWR1_ADDR[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[10] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \u6|Add7~13 (
// Equation(s):
// \u6|Add7~13_sumout  = SUM(( \u6|rWR1_ADDR [11] ) + ( GND ) + ( \u6|Add7~10  ))
// \u6|Add7~14  = CARRY(( \u6|rWR1_ADDR [11] ) + ( GND ) + ( \u6|Add7~10  ))

	.dataa(gnd),
	.datab(!\u6|rWR1_ADDR [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~13_sumout ),
	.cout(\u6|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~13 .extended_lut = "off";
defparam \u6|Add7~13 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \u6|rWR1_ADDR[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N15
cyclonev_lcell_comb \u6|Add7~17 (
// Equation(s):
// \u6|Add7~17_sumout  = SUM(( \u6|rWR1_ADDR [12] ) + ( GND ) + ( \u6|Add7~14  ))
// \u6|Add7~18  = CARRY(( \u6|rWR1_ADDR [12] ) + ( GND ) + ( \u6|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~17_sumout ),
	.cout(\u6|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~17 .extended_lut = "off";
defparam \u6|Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \u6|rWR1_ADDR[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[12] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N18
cyclonev_lcell_comb \u6|Add7~21 (
// Equation(s):
// \u6|Add7~21_sumout  = SUM(( \u6|rWR1_ADDR [13] ) + ( GND ) + ( \u6|Add7~18  ))
// \u6|Add7~22  = CARRY(( \u6|rWR1_ADDR [13] ) + ( GND ) + ( \u6|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~21_sumout ),
	.cout(\u6|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~21 .extended_lut = "off";
defparam \u6|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \u6|rWR1_ADDR[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \u6|Add7~25 (
// Equation(s):
// \u6|Add7~25_sumout  = SUM(( \u6|rWR1_ADDR [14] ) + ( GND ) + ( \u6|Add7~22  ))
// \u6|Add7~26  = CARRY(( \u6|rWR1_ADDR [14] ) + ( GND ) + ( \u6|Add7~22  ))

	.dataa(!\u6|rWR1_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~25_sumout ),
	.cout(\u6|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~25 .extended_lut = "off";
defparam \u6|Add7~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N23
dffeas \u6|rWR1_ADDR[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N24
cyclonev_lcell_comb \u6|Add7~29 (
// Equation(s):
// \u6|Add7~29_sumout  = SUM(( \u6|rWR1_ADDR [15] ) + ( GND ) + ( \u6|Add7~26  ))
// \u6|Add7~30  = CARRY(( \u6|rWR1_ADDR [15] ) + ( GND ) + ( \u6|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~29_sumout ),
	.cout(\u6|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~29 .extended_lut = "off";
defparam \u6|Add7~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \u6|rWR1_ADDR[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \u6|Add7~37 (
// Equation(s):
// \u6|Add7~37_sumout  = SUM(( \u6|rWR1_ADDR [16] ) + ( GND ) + ( \u6|Add7~30  ))
// \u6|Add7~38  = CARRY(( \u6|rWR1_ADDR [16] ) + ( GND ) + ( \u6|Add7~30  ))

	.dataa(!\u6|rWR1_ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~37_sumout ),
	.cout(\u6|Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~37 .extended_lut = "off";
defparam \u6|Add7~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \u6|rWR1_ADDR[16] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \u6|Add7~41 (
// Equation(s):
// \u6|Add7~41_sumout  = SUM(( \u6|rWR1_ADDR [17] ) + ( GND ) + ( \u6|Add7~38  ))
// \u6|Add7~42  = CARRY(( \u6|rWR1_ADDR [17] ) + ( GND ) + ( \u6|Add7~38  ))

	.dataa(gnd),
	.datab(!\u6|rWR1_ADDR [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~41_sumout ),
	.cout(\u6|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~41 .extended_lut = "off";
defparam \u6|Add7~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N32
dffeas \u6|rWR1_ADDR[17] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N33
cyclonev_lcell_comb \u6|Add7~45 (
// Equation(s):
// \u6|Add7~45_sumout  = SUM(( \u6|rWR1_ADDR [18] ) + ( GND ) + ( \u6|Add7~42  ))
// \u6|Add7~46  = CARRY(( \u6|rWR1_ADDR [18] ) + ( GND ) + ( \u6|Add7~42  ))

	.dataa(!\u6|rWR1_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~45_sumout ),
	.cout(\u6|Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~45 .extended_lut = "off";
defparam \u6|Add7~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N35
dffeas \u6|rWR1_ADDR[18] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \u6|Add7~49 (
// Equation(s):
// \u6|Add7~49_sumout  = SUM(( \u6|rWR1_ADDR [19] ) + ( GND ) + ( \u6|Add7~46  ))
// \u6|Add7~50  = CARRY(( \u6|rWR1_ADDR [19] ) + ( GND ) + ( \u6|Add7~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~49_sumout ),
	.cout(\u6|Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~49 .extended_lut = "off";
defparam \u6|Add7~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N38
dffeas \u6|rWR1_ADDR[19] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~49_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N39
cyclonev_lcell_comb \u6|Add7~53 (
// Equation(s):
// \u6|Add7~53_sumout  = SUM(( \u6|rWR1_ADDR [20] ) + ( GND ) + ( \u6|Add7~50  ))
// \u6|Add7~54  = CARRY(( \u6|rWR1_ADDR [20] ) + ( GND ) + ( \u6|Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~53_sumout ),
	.cout(\u6|Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~53 .extended_lut = "off";
defparam \u6|Add7~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N41
dffeas \u6|rWR1_ADDR[20] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \u6|Add7~57 (
// Equation(s):
// \u6|Add7~57_sumout  = SUM(( \u6|rWR1_ADDR [21] ) + ( GND ) + ( \u6|Add7~54  ))
// \u6|Add7~58  = CARRY(( \u6|rWR1_ADDR [21] ) + ( GND ) + ( \u6|Add7~54  ))

	.dataa(gnd),
	.datab(!\u6|rWR1_ADDR [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~57_sumout ),
	.cout(\u6|Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~57 .extended_lut = "off";
defparam \u6|Add7~57 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N44
dffeas \u6|rWR1_ADDR[21] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~57_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N45
cyclonev_lcell_comb \u6|Add7~61 (
// Equation(s):
// \u6|Add7~61_sumout  = SUM(( \u6|rWR1_ADDR [22] ) + ( GND ) + ( \u6|Add7~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rWR1_ADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add7~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Add7~61 .extended_lut = "off";
defparam \u6|Add7~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N47
dffeas \u6|rWR1_ADDR[22] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~61_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N51
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~4 (
// Equation(s):
// \u6|rWR1_ADDR[13]~4_combout  = ( !\u6|rWR1_ADDR [20] & ( (!\u6|rWR1_ADDR [19] & (\u3|oRST_0~q  & (!\u6|rWR1_ADDR [21] & !\u6|rWR1_ADDR [22]))) ) )

	.dataa(!\u6|rWR1_ADDR [19]),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u6|rWR1_ADDR [21]),
	.datad(!\u6|rWR1_ADDR [22]),
	.datae(gnd),
	.dataf(!\u6|rWR1_ADDR [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~4 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~4 .lut_mask = 64'h2000200000000000;
defparam \u6|rWR1_ADDR[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~2 (
// Equation(s):
// \u6|rWR1_ADDR[13]~2_combout  = ( \u6|rWR1_ADDR [8] & ( \u6|rWR1_ADDR [9] & ( (\u6|rWR1_ADDR [7] & (\u6|rWR1_ADDR [12] & (\u6|rWR1_ADDR [11] & \u6|rWR1_ADDR [10]))) ) ) )

	.dataa(!\u6|rWR1_ADDR [7]),
	.datab(!\u6|rWR1_ADDR [12]),
	.datac(!\u6|rWR1_ADDR [11]),
	.datad(!\u6|rWR1_ADDR [10]),
	.datae(!\u6|rWR1_ADDR [8]),
	.dataf(!\u6|rWR1_ADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~2 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~2 .lut_mask = 64'h0000000000000001;
defparam \u6|rWR1_ADDR[13]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~3 (
// Equation(s):
// \u6|rWR1_ADDR[13]~3_combout  = ( \u6|rWR1_ADDR [14] & ( (\u6|rWR1_ADDR [15] & \u6|rWR1_ADDR [16]) ) ) # ( !\u6|rWR1_ADDR [14] & ( (\u6|rWR1_ADDR [15] & (\u6|rWR1_ADDR [16] & ((\u6|rWR1_ADDR[13]~2_combout ) # (\u6|rWR1_ADDR [13])))) ) )

	.dataa(!\u6|rWR1_ADDR [15]),
	.datab(!\u6|rWR1_ADDR [13]),
	.datac(!\u6|rWR1_ADDR [16]),
	.datad(!\u6|rWR1_ADDR[13]~2_combout ),
	.datae(!\u6|rWR1_ADDR [14]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~3 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~3 .lut_mask = 64'h0105050501050505;
defparam \u6|rWR1_ADDR[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~0 (
// Equation(s):
// \u6|rWR1_ADDR[13]~0_combout  = ( \u6|rWR1_ADDR [9] & ( (!\u6|rWR1_ADDR [10] & (!\u6|rWR1_ADDR [11] & !\u6|rWR1_ADDR [8])) ) ) # ( !\u6|rWR1_ADDR [9] & ( (!\u6|rWR1_ADDR [10] & !\u6|rWR1_ADDR [11]) ) )

	.dataa(gnd),
	.datab(!\u6|rWR1_ADDR [10]),
	.datac(!\u6|rWR1_ADDR [11]),
	.datad(!\u6|rWR1_ADDR [8]),
	.datae(gnd),
	.dataf(!\u6|rWR1_ADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~0 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~0 .lut_mask = 64'hC0C0C0C0C000C000;
defparam \u6|rWR1_ADDR[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~1 (
// Equation(s):
// \u6|rWR1_ADDR[13]~1_combout  = ( \u6|rWR1_ADDR [13] & ( \u6|rWR1_ADDR [12] & ( (!\u6|rWR1_ADDR [16] & ((!\u6|rWR1_ADDR [15]) # ((!\u6|rWR1_ADDR [14]) # (\u6|rWR1_ADDR[13]~0_combout )))) ) ) ) # ( !\u6|rWR1_ADDR [13] & ( \u6|rWR1_ADDR [12] & ( 
// !\u6|rWR1_ADDR [16] ) ) ) # ( \u6|rWR1_ADDR [13] & ( !\u6|rWR1_ADDR [12] & ( !\u6|rWR1_ADDR [16] ) ) ) # ( !\u6|rWR1_ADDR [13] & ( !\u6|rWR1_ADDR [12] & ( !\u6|rWR1_ADDR [16] ) ) )

	.dataa(!\u6|rWR1_ADDR [15]),
	.datab(!\u6|rWR1_ADDR [16]),
	.datac(!\u6|rWR1_ADDR [14]),
	.datad(!\u6|rWR1_ADDR[13]~0_combout ),
	.datae(!\u6|rWR1_ADDR [13]),
	.dataf(!\u6|rWR1_ADDR [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~1 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~1 .lut_mask = 64'hCCCCCCCCCCCCC8CC;
defparam \u6|rWR1_ADDR[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \u6|rWR1_ADDR[13]~5 (
// Equation(s):
// \u6|rWR1_ADDR[13]~5_combout  = ( \u6|rWR1_ADDR[13]~3_combout  & ( \u6|rWR1_ADDR[13]~1_combout  & ( (!\u6|rWR1_ADDR[13]~4_combout ) # (\u6|rWR1_ADDR [18]) ) ) ) # ( !\u6|rWR1_ADDR[13]~3_combout  & ( \u6|rWR1_ADDR[13]~1_combout  & ( 
// (!\u6|rWR1_ADDR[13]~4_combout ) # ((\u6|rWR1_ADDR [17] & \u6|rWR1_ADDR [18])) ) ) ) # ( \u6|rWR1_ADDR[13]~3_combout  & ( !\u6|rWR1_ADDR[13]~1_combout  & ( (!\u6|rWR1_ADDR[13]~4_combout ) # (\u6|rWR1_ADDR [18]) ) ) ) # ( !\u6|rWR1_ADDR[13]~3_combout  & ( 
// !\u6|rWR1_ADDR[13]~1_combout  & ( (!\u6|rWR1_ADDR[13]~4_combout ) # ((\u6|rWR1_ADDR [18] & ((\u2|NTSC~q ) # (\u6|rWR1_ADDR [17])))) ) ) )

	.dataa(!\u6|rWR1_ADDR[13]~4_combout ),
	.datab(!\u6|rWR1_ADDR [17]),
	.datac(!\u6|rWR1_ADDR [18]),
	.datad(!\u2|NTSC~q ),
	.datae(!\u6|rWR1_ADDR[13]~3_combout ),
	.dataf(!\u6|rWR1_ADDR[13]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rWR1_ADDR[13]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rWR1_ADDR[13]~5 .extended_lut = "off";
defparam \u6|rWR1_ADDR[13]~5 .lut_mask = 64'hABAFAFAFABABAFAF;
defparam \u6|rWR1_ADDR[13]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \u6|rWR1_ADDR[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[7] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N5
dffeas \u6|rWR1_ADDR[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rWR1_ADDR[13]~5_combout ),
	.sload(gnd),
	.ena(\u6|rWR1_ADDR[13]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rWR1_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rWR1_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rWR1_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \u6|rRD2_ADDR[11]~3 (
// Equation(s):
// \u6|rRD2_ADDR[11]~3_combout  = ( \u6|rRD2_ADDR[11]~3_combout  & ( (\u2|NTSC~q ) # (\u3|oRST_0~q ) ) ) # ( !\u6|rRD2_ADDR[11]~3_combout  & ( (!\u3|oRST_0~q  & \u2|NTSC~q ) ) )

	.dataa(gnd),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u2|NTSC~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[11]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[11]~3 .extended_lut = "off";
defparam \u6|rRD2_ADDR[11]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \u6|rRD2_ADDR[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \u6|rRD1_ADDR[8]~1 (
// Equation(s):
// \u6|rRD1_ADDR[8]~1_combout  = ( \u6|rRD1_ADDR[8]~1_combout  & ( (!\u2|NTSC~q ) # (\u3|oRST_0~q ) ) ) # ( !\u6|rRD1_ADDR[8]~1_combout  & ( (!\u2|NTSC~q  & !\u3|oRST_0~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u2|NTSC~q ),
	.datad(!\u3|oRST_0~q ),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[8]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[8]~1 .extended_lut = "off";
defparam \u6|rRD1_ADDR[8]~1 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \u6|rRD1_ADDR[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \u6|Add13~53 (
// Equation(s):
// \u6|Add13~53_sumout  = SUM(( \u6|rRD2_ADDR[12]~6_combout  ) + ( GND ) + ( \u6|Add13~50  ))
// \u6|Add13~54  = CARRY(( \u6|rRD2_ADDR[12]~6_combout  ) + ( GND ) + ( \u6|Add13~50  ))

	.dataa(!\u6|rRD2_ADDR[12]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~53_sumout ),
	.cout(\u6|Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~53 .extended_lut = "off";
defparam \u6|Add13~53 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \u6|Add13~9 (
// Equation(s):
// \u6|Add13~9_sumout  = SUM(( \u6|rRD2_ADDR [13] ) + ( GND ) + ( \u6|Add13~54  ))
// \u6|Add13~10  = CARRY(( \u6|rRD2_ADDR [13] ) + ( GND ) + ( \u6|Add13~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~9_sumout ),
	.cout(\u6|Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~9 .extended_lut = "off";
defparam \u6|Add13~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \u6|rRD2_ADDR~29 (
// Equation(s):
// \u6|rRD2_ADDR~29_combout  = ( \u6|rRD2_ADDR [18] & ( \u6|Add13~9_sumout  & ( (\u6|rRD2_ADDR[9]~24_combout  & (\u6|rRD2_ADDR[9]~25_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) ) # ( !\u6|rRD2_ADDR [18] & ( 
// \u6|Add13~9_sumout  & ( \u6|rRD2_ADDR[9]~25_combout  ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~24_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR[9]~25_combout ),
	.datad(!\u6|rRD2_ADDR[9]~21_combout ),
	.datae(!\u6|rRD2_ADDR [18]),
	.dataf(!\u6|Add13~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~29 .extended_lut = "off";
defparam \u6|rRD2_ADDR~29 .lut_mask = 64'h000000000F0F0405;
defparam \u6|rRD2_ADDR~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~27 (
// Equation(s):
// \u6|rRD2_ADDR[9]~27_combout  = ( \u3|oRST_0~q  & ( (\u6|mRD_DONE~q  & \u6|RD_MASK [1]) ) ) # ( !\u3|oRST_0~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|mRD_DONE~q ),
	.datad(!\u6|RD_MASK [1]),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~27 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~27 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \u6|rRD2_ADDR[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \u6|rRD2_ADDR[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~29_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N21
cyclonev_lcell_comb \u6|Add13~13 (
// Equation(s):
// \u6|Add13~13_sumout  = SUM(( \u6|rRD2_ADDR [14] ) + ( GND ) + ( \u6|Add13~10  ))
// \u6|Add13~14  = CARRY(( \u6|rRD2_ADDR [14] ) + ( GND ) + ( \u6|Add13~10  ))

	.dataa(!\u6|rRD2_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~13_sumout ),
	.cout(\u6|Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~13 .extended_lut = "off";
defparam \u6|Add13~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N45
cyclonev_lcell_comb \u6|rRD2_ADDR~30 (
// Equation(s):
// \u6|rRD2_ADDR~30_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( \u6|Add13~13_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR [18]),
	.datad(!\u6|rRD2_ADDR[9]~24_combout ),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~30 .extended_lut = "off";
defparam \u6|rRD2_ADDR~30 .lut_mask = 64'h000000000000F0FD;
defparam \u6|rRD2_ADDR~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N47
dffeas \u6|rRD2_ADDR[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~30_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \u6|Add13~57 (
// Equation(s):
// \u6|Add13~57_sumout  = SUM(( \u6|rRD2_ADDR[15]~10_combout  ) + ( GND ) + ( \u6|Add13~14  ))
// \u6|Add13~58  = CARRY(( \u6|rRD2_ADDR[15]~10_combout  ) + ( GND ) + ( \u6|Add13~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[15]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~57_sumout ),
	.cout(\u6|Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~57 .extended_lut = "off";
defparam \u6|Add13~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \u6|rRD2_ADDR[15]~11 (
// Equation(s):
// \u6|rRD2_ADDR[15]~11_combout  = ( \u6|Add13~57_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u6|rRD2_ADDR[9]~37_combout  & !\u2|NTSC~q ))) ) ) # ( !\u6|Add13~57_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q ) # (\u6|rRD2_ADDR[9]~37_combout 
// ))) ) )

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR[9]~37_combout ),
	.datac(!\u6|rRD2_ADDR[11]~3_combout ),
	.datad(!\u2|NTSC~q ),
	.datae(gnd),
	.dataf(!\u6|Add13~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[15]~11 .extended_lut = "off";
defparam \u6|rRD2_ADDR[15]~11 .lut_mask = 64'h0FC30FC33CF03CF0;
defparam \u6|rRD2_ADDR[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \u6|rRD2_ADDR[15]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[15]~11_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[15]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[15]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[15]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \u6|rRD2_ADDR[15]~10 (
// Equation(s):
// \u6|rRD2_ADDR[15]~10_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[15]~_emulated_q  $ (!\u6|rRD2_ADDR[11]~3_combout ) ) ) # ( !\u3|oRST_0~q  & ( \u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u6|rRD2_ADDR[15]~_emulated_q ),
	.datac(!\u6|rRD2_ADDR[11]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[15]~10 .extended_lut = "off";
defparam \u6|rRD2_ADDR[15]~10 .lut_mask = 64'h555555553C3C3C3C;
defparam \u6|rRD2_ADDR[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \u6|Add13~61 (
// Equation(s):
// \u6|Add13~61_sumout  = SUM(( \u6|rRD2_ADDR[16]~12_combout  ) + ( GND ) + ( \u6|Add13~58  ))
// \u6|Add13~62  = CARRY(( \u6|rRD2_ADDR[16]~12_combout  ) + ( GND ) + ( \u6|Add13~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~61_sumout ),
	.cout(\u6|Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~61 .extended_lut = "off";
defparam \u6|Add13~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \u6|rRD2_ADDR[16]~13 (
// Equation(s):
// \u6|rRD2_ADDR[16]~13_combout  = ( \u6|Add13~61_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u2|NTSC~q  & !\u6|rRD2_ADDR[9]~37_combout ))) ) ) # ( !\u6|Add13~61_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u6|rRD2_ADDR[9]~37_combout ) # (\u2|NTSC~q ))) 
// ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[9]~37_combout ),
	.datad(!\u6|rRD1_ADDR[8]~1_combout ),
	.datae(gnd),
	.dataf(!\u6|Add13~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[16]~13 .extended_lut = "off";
defparam \u6|rRD2_ADDR[16]~13 .lut_mask = 64'hA05FA05FAF50AF50;
defparam \u6|rRD2_ADDR[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N59
dffeas \u6|rRD2_ADDR[16]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[16]~13_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[16]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[16]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[16]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N57
cyclonev_lcell_comb \u6|rRD2_ADDR[16]~12 (
// Equation(s):
// \u6|rRD2_ADDR[16]~12_combout  = ( \u6|rRD2_ADDR[16]~_emulated_q  & ( (!\u3|oRST_0~q  & (!\u2|NTSC~q )) # (\u3|oRST_0~q  & ((!\u6|rRD1_ADDR[8]~1_combout ))) ) ) # ( !\u6|rRD2_ADDR[16]~_emulated_q  & ( (!\u3|oRST_0~q  & (!\u2|NTSC~q )) # (\u3|oRST_0~q  & 
// ((\u6|rRD1_ADDR[8]~1_combout ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u3|oRST_0~q ),
	.datad(!\u6|rRD1_ADDR[8]~1_combout ),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[16]~_emulated_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[16]~12 .extended_lut = "off";
defparam \u6|rRD2_ADDR[16]~12 .lut_mask = 64'hA0AFA0AFAFA0AFA0;
defparam \u6|rRD2_ADDR[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \u6|Add13~41 (
// Equation(s):
// \u6|Add13~41_sumout  = SUM(( \u6|rRD2_ADDR[7]~8_combout  ) + ( VCC ) + ( !VCC ))
// \u6|Add13~42  = CARRY(( \u6|rRD2_ADDR[7]~8_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(!\u6|rRD2_ADDR[7]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~41_sumout ),
	.cout(\u6|Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~41 .extended_lut = "off";
defparam \u6|Add13~41 .lut_mask = 64'h0000000000005555;
defparam \u6|Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \u6|rRD2_ADDR[7]~9 (
// Equation(s):
// \u6|rRD2_ADDR[7]~9_combout  = ( \u6|Add13~41_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q  & !\u6|rRD2_ADDR[9]~37_combout ))) ) ) # ( !\u6|Add13~41_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q ) # (\u6|rRD2_ADDR[9]~37_combout 
// ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u6|rRD2_ADDR[9]~37_combout ),
	.datac(!\u6|rRD2_ADDR[11]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|Add13~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[7]~9 .extended_lut = "off";
defparam \u6|rRD2_ADDR[7]~9 .lut_mask = 64'h4B4B4B4B78787878;
defparam \u6|rRD2_ADDR[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N53
dffeas \u6|rRD2_ADDR[7]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[7]~9_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[7]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \u6|rRD2_ADDR[7]~8 (
// Equation(s):
// \u6|rRD2_ADDR[7]~8_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[7]~_emulated_q  $ (!\u6|rRD2_ADDR[11]~3_combout ) ) ) # ( !\u3|oRST_0~q  & ( \u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[7]~_emulated_q ),
	.datad(!\u6|rRD2_ADDR[11]~3_combout ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[7]~8 .extended_lut = "off";
defparam \u6|rRD2_ADDR[7]~8 .lut_mask = 64'h555555550FF00FF0;
defparam \u6|rRD2_ADDR[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \u6|Add13~1 (
// Equation(s):
// \u6|Add13~1_sumout  = SUM(( !\u6|rRD2_ADDR [8] ) + ( GND ) + ( \u6|Add13~42  ))
// \u6|Add13~2  = CARRY(( !\u6|rRD2_ADDR [8] ) + ( GND ) + ( \u6|Add13~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~1_sumout ),
	.cout(\u6|Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~1 .extended_lut = "off";
defparam \u6|Add13~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u6|Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \u6|Add13~5 (
// Equation(s):
// \u6|Add13~5_sumout  = SUM(( !\u6|rRD2_ADDR [9] ) + ( GND ) + ( \u6|Add13~2  ))
// \u6|Add13~6  = CARRY(( !\u6|rRD2_ADDR [9] ) + ( GND ) + ( \u6|Add13~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~5_sumout ),
	.cout(\u6|Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~5 .extended_lut = "off";
defparam \u6|Add13~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u6|Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \u6|rRD2_ADDR~28 (
// Equation(s):
// \u6|rRD2_ADDR~28_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( !\u6|Add13~5_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR[9]~24_combout ),
	.datad(!\u6|rRD2_ADDR [18]),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~28 .extended_lut = "off";
defparam \u6|rRD2_ADDR~28 .lut_mask = 64'h0000FF0D00000000;
defparam \u6|rRD2_ADDR~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \u6|rRD2_ADDR[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~28_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[9] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \u6|Add13~45 (
// Equation(s):
// \u6|Add13~45_sumout  = SUM(( \u6|rRD2_ADDR[10]~0_combout  ) + ( GND ) + ( \u6|Add13~6  ))
// \u6|Add13~46  = CARRY(( \u6|rRD2_ADDR[10]~0_combout  ) + ( GND ) + ( \u6|Add13~6  ))

	.dataa(!\u6|rRD2_ADDR[10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~45_sumout ),
	.cout(\u6|Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~45 .extended_lut = "off";
defparam \u6|Add13~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \u6|Add13~49 (
// Equation(s):
// \u6|Add13~49_sumout  = SUM(( \u6|rRD2_ADDR[11]~4_combout  ) + ( GND ) + ( \u6|Add13~46  ))
// \u6|Add13~50  = CARRY(( \u6|rRD2_ADDR[11]~4_combout  ) + ( GND ) + ( \u6|Add13~46  ))

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR[11]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~49_sumout ),
	.cout(\u6|Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~49 .extended_lut = "off";
defparam \u6|Add13~49 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \u6|rRD2_ADDR[11]~5 (
// Equation(s):
// \u6|rRD2_ADDR[11]~5_combout  = ( \u6|Add13~49_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q  & !\u6|rRD2_ADDR[9]~37_combout ))) ) ) # ( !\u6|Add13~49_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q ) # (\u6|rRD2_ADDR[9]~37_combout 
// ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u6|rRD2_ADDR[9]~37_combout ),
	.datac(!\u6|rRD2_ADDR[11]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|Add13~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[11]~5 .extended_lut = "off";
defparam \u6|rRD2_ADDR[11]~5 .lut_mask = 64'h4B4B4B4B78787878;
defparam \u6|rRD2_ADDR[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \u6|rRD2_ADDR[11]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[11]~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[11]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[11]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[11]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \u6|rRD2_ADDR[11]~4 (
// Equation(s):
// \u6|rRD2_ADDR[11]~4_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[11]~_emulated_q  $ (!\u6|rRD2_ADDR[11]~3_combout ) ) ) # ( !\u3|oRST_0~q  & ( \u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[11]~_emulated_q ),
	.datad(!\u6|rRD2_ADDR[11]~3_combout ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[11]~4 .extended_lut = "off";
defparam \u6|rRD2_ADDR[11]~4 .lut_mask = 64'h555555550FF00FF0;
defparam \u6|rRD2_ADDR[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \u6|rRD2_ADDR[12]~7 (
// Equation(s):
// \u6|rRD2_ADDR[12]~7_combout  = ( \u6|Add13~53_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q  & !\u6|rRD2_ADDR[9]~37_combout ))) ) ) # ( !\u6|Add13~53_sumout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u2|NTSC~q ) # (\u6|rRD2_ADDR[9]~37_combout 
// ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[9]~37_combout ),
	.datad(!\u6|rRD2_ADDR[11]~3_combout ),
	.datae(gnd),
	.dataf(!\u6|Add13~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[12]~7 .extended_lut = "off";
defparam \u6|rRD2_ADDR[12]~7 .lut_mask = 64'h50AF50AF5FA05FA0;
defparam \u6|rRD2_ADDR[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N55
dffeas \u6|rRD2_ADDR[12]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[12]~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[12]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[12]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[12]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \u6|rRD2_ADDR[12]~6 (
// Equation(s):
// \u6|rRD2_ADDR[12]~6_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[12]~_emulated_q  $ (!\u6|rRD2_ADDR[11]~3_combout ) ) ) # ( !\u3|oRST_0~q  & ( \u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[12]~_emulated_q ),
	.datad(!\u6|rRD2_ADDR[11]~3_combout ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[12]~6 .extended_lut = "off";
defparam \u6|rRD2_ADDR[12]~6 .lut_mask = 64'h555555550FF00FF0;
defparam \u6|rRD2_ADDR[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~23 (
// Equation(s):
// \u6|rRD2_ADDR[9]~23_combout  = ( \u2|NTSC~q  & ( (\u6|rRD2_ADDR[12]~6_combout  & (\u6|rRD2_ADDR [14] & \u6|rRD2_ADDR [13])) ) )

	.dataa(!\u6|rRD2_ADDR[12]~6_combout ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [14]),
	.datad(!\u6|rRD2_ADDR [13]),
	.datae(gnd),
	.dataf(!\u2|NTSC~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~23 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~23 .lut_mask = 64'h0000000000050005;
defparam \u6|rRD2_ADDR[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~22 (
// Equation(s):
// \u6|rRD2_ADDR[9]~22_combout  = ( !\u6|rRD2_ADDR[10]~0_combout  & ( (!\u6|rRD2_ADDR[11]~4_combout  & ((\u6|rRD2_ADDR [8]) # (\u6|rRD2_ADDR [9]))) ) )

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR[11]~4_combout ),
	.datac(!\u6|rRD2_ADDR [9]),
	.datad(!\u6|rRD2_ADDR [8]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~22 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~22 .lut_mask = 64'h0CCC0CCC00000000;
defparam \u6|rRD2_ADDR[9]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \u6|Add13~17 (
// Equation(s):
// \u6|Add13~17_sumout  = SUM(( !\u6|rRD2_ADDR [17] ) + ( GND ) + ( \u6|Add13~62  ))
// \u6|Add13~18  = CARRY(( !\u6|rRD2_ADDR [17] ) + ( GND ) + ( \u6|Add13~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~17_sumout ),
	.cout(\u6|Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~17 .extended_lut = "off";
defparam \u6|Add13~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u6|Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N9
cyclonev_lcell_comb \u6|rRD2_ADDR~31 (
// Equation(s):
// \u6|rRD2_ADDR~31_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( !\u6|Add13~17_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR [18]),
	.datad(!\u6|rRD2_ADDR[9]~24_combout ),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~31 .extended_lut = "off";
defparam \u6|rRD2_ADDR~31 .lut_mask = 64'h0000F0FD00000000;
defparam \u6|rRD2_ADDR~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N11
dffeas \u6|rRD2_ADDR[17] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~31_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~24 (
// Equation(s):
// \u6|rRD2_ADDR[9]~24_combout  = ( \u6|rRD2_ADDR[15]~10_combout  & ( (\u6|rRD2_ADDR [17] & ((!\u6|rRD2_ADDR[9]~23_combout ) # (\u6|rRD2_ADDR[9]~22_combout ))) ) ) # ( !\u6|rRD2_ADDR[15]~10_combout  & ( \u6|rRD2_ADDR [17] ) )

	.dataa(!\u6|rRD2_ADDR[9]~23_combout ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[9]~22_combout ),
	.datad(!\u6|rRD2_ADDR [17]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~24 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~24 .lut_mask = 64'h00FF00FF00AF00AF;
defparam \u6|rRD2_ADDR[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \u6|Add13~21 (
// Equation(s):
// \u6|Add13~21_sumout  = SUM(( \u6|rRD2_ADDR [18] ) + ( GND ) + ( \u6|Add13~18  ))
// \u6|Add13~22  = CARRY(( \u6|rRD2_ADDR [18] ) + ( GND ) + ( \u6|Add13~18  ))

	.dataa(!\u6|rRD2_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~21_sumout ),
	.cout(\u6|Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~21 .extended_lut = "off";
defparam \u6|Add13~21 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \u6|rRD2_ADDR~32 (
// Equation(s):
// \u6|rRD2_ADDR~32_combout  = ( \u6|rRD2_ADDR [18] & ( \u6|Add13~21_sumout  & ( (\u6|rRD2_ADDR[9]~24_combout  & (\u6|rRD2_ADDR[9]~25_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) ) # ( !\u6|rRD2_ADDR [18] & ( 
// \u6|Add13~21_sumout  & ( \u6|rRD2_ADDR[9]~25_combout  ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~24_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR[9]~21_combout ),
	.datad(!\u6|rRD2_ADDR[9]~25_combout ),
	.datae(!\u6|rRD2_ADDR [18]),
	.dataf(!\u6|Add13~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~32 .extended_lut = "off";
defparam \u6|rRD2_ADDR~32 .lut_mask = 64'h0000000000FF0045;
defparam \u6|rRD2_ADDR~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N5
dffeas \u6|rRD2_ADDR[18] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~32_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \u6|Add13~25 (
// Equation(s):
// \u6|Add13~25_sumout  = SUM(( \u6|rRD2_ADDR [19] ) + ( GND ) + ( \u6|Add13~22  ))
// \u6|Add13~26  = CARRY(( \u6|rRD2_ADDR [19] ) + ( GND ) + ( \u6|Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~25_sumout ),
	.cout(\u6|Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~25 .extended_lut = "off";
defparam \u6|Add13~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \u6|rRD2_ADDR~33 (
// Equation(s):
// \u6|rRD2_ADDR~33_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( \u6|Add13~25_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR[9]~24_combout ),
	.datad(!\u6|rRD2_ADDR [18]),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~33 .extended_lut = "off";
defparam \u6|rRD2_ADDR~33 .lut_mask = 64'h000000000000FF0D;
defparam \u6|rRD2_ADDR~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \u6|rRD2_ADDR[19] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~33_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \u6|Add13~29 (
// Equation(s):
// \u6|Add13~29_sumout  = SUM(( \u6|rRD2_ADDR [20] ) + ( GND ) + ( \u6|Add13~26  ))
// \u6|Add13~30  = CARRY(( \u6|rRD2_ADDR [20] ) + ( GND ) + ( \u6|Add13~26  ))

	.dataa(!\u6|rRD2_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~29_sumout ),
	.cout(\u6|Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~29 .extended_lut = "off";
defparam \u6|Add13~29 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \u6|rRD2_ADDR~34 (
// Equation(s):
// \u6|rRD2_ADDR~34_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( \u6|Add13~29_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR [18]),
	.datab(!\u6|rRD2_ADDR[9]~21_combout ),
	.datac(!\u6|rRD2_ADDR[9]~24_combout ),
	.datad(!\u6|rRD2_ADDR[16]~12_combout ),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~34 .extended_lut = "off";
defparam \u6|rRD2_ADDR~34 .lut_mask = 64'h000000000000AFAB;
defparam \u6|rRD2_ADDR~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \u6|rRD2_ADDR[20] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~34_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \u6|Add13~33 (
// Equation(s):
// \u6|Add13~33_sumout  = SUM(( \u6|rRD2_ADDR [21] ) + ( GND ) + ( \u6|Add13~30  ))
// \u6|Add13~34  = CARRY(( \u6|rRD2_ADDR [21] ) + ( GND ) + ( \u6|Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~33_sumout ),
	.cout(\u6|Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~33 .extended_lut = "off";
defparam \u6|Add13~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \u6|rRD2_ADDR~35 (
// Equation(s):
// \u6|rRD2_ADDR~35_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( \u6|Add13~33_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|rRD2_ADDR[16]~12_combout ),
	.datac(!\u6|rRD2_ADDR[9]~24_combout ),
	.datad(!\u6|rRD2_ADDR [18]),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~35 .extended_lut = "off";
defparam \u6|rRD2_ADDR~35 .lut_mask = 64'h000000000000FF0D;
defparam \u6|rRD2_ADDR~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \u6|rRD2_ADDR[21] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~35_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \u6|Add13~37 (
// Equation(s):
// \u6|Add13~37_sumout  = SUM(( \u6|rRD2_ADDR [22] ) + ( GND ) + ( \u6|Add13~34  ))

	.dataa(!\u6|rRD2_ADDR [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add13~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Add13~37 .extended_lut = "off";
defparam \u6|Add13~37 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \u6|rRD2_ADDR~36 (
// Equation(s):
// \u6|rRD2_ADDR~36_combout  = ( \u6|rRD2_ADDR[9]~25_combout  & ( \u6|Add13~37_sumout  & ( (!\u6|rRD2_ADDR [18]) # ((\u6|rRD2_ADDR[9]~24_combout  & ((!\u6|rRD2_ADDR[16]~12_combout ) # (\u6|rRD2_ADDR[9]~21_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR [18]),
	.datab(!\u6|rRD2_ADDR[9]~21_combout ),
	.datac(!\u6|rRD2_ADDR[16]~12_combout ),
	.datad(!\u6|rRD2_ADDR[9]~24_combout ),
	.datae(!\u6|rRD2_ADDR[9]~25_combout ),
	.dataf(!\u6|Add13~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~36 .extended_lut = "off";
defparam \u6|rRD2_ADDR~36 .lut_mask = 64'h000000000000AAFB;
defparam \u6|rRD2_ADDR~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \u6|rRD2_ADDR[22] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~36_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N27
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~25 (
// Equation(s):
// \u6|rRD2_ADDR[9]~25_combout  = ( \u3|oRST_0~q  & ( (!\u6|rRD2_ADDR [22] & (!\u6|rRD2_ADDR [20] & (!\u6|rRD2_ADDR [19] & !\u6|rRD2_ADDR [21]))) ) )

	.dataa(!\u6|rRD2_ADDR [22]),
	.datab(!\u6|rRD2_ADDR [20]),
	.datac(!\u6|rRD2_ADDR [19]),
	.datad(!\u6|rRD2_ADDR [21]),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~25 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~25 .lut_mask = 64'h0000000080008000;
defparam \u6|rRD2_ADDR[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~37 (
// Equation(s):
// \u6|rRD2_ADDR[9]~37_combout  = ( \u6|rRD2_ADDR[9]~24_combout  & ( (\u6|rRD2_ADDR[9]~25_combout  & (((!\u6|rRD2_ADDR[16]~12_combout ) # (!\u6|rRD2_ADDR [18])) # (\u6|rRD2_ADDR[9]~21_combout ))) ) ) # ( !\u6|rRD2_ADDR[9]~24_combout  & ( 
// (\u6|rRD2_ADDR[9]~25_combout  & !\u6|rRD2_ADDR [18]) ) )

	.dataa(!\u6|rRD2_ADDR[9]~25_combout ),
	.datab(!\u6|rRD2_ADDR[9]~21_combout ),
	.datac(!\u6|rRD2_ADDR[16]~12_combout ),
	.datad(!\u6|rRD2_ADDR [18]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~37 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~37 .lut_mask = 64'h5500550055515551;
defparam \u6|rRD2_ADDR[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \u6|rRD2_ADDR[10]~1 (
// Equation(s):
// \u6|rRD2_ADDR[10]~1_combout  = ( \u6|Add13~45_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((!\u6|rRD2_ADDR[9]~37_combout  & \u2|NTSC~q ))) ) ) # ( !\u6|Add13~45_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u2|NTSC~q ) # (\u6|rRD2_ADDR[9]~37_combout ))) 
// ) )

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR[9]~37_combout ),
	.datac(!\u2|NTSC~q ),
	.datad(!\u6|rRD1_ADDR[8]~1_combout ),
	.datae(gnd),
	.dataf(!\u6|Add13~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[10]~1 .extended_lut = "off";
defparam \u6|rRD2_ADDR[10]~1 .lut_mask = 64'hC03FC03FF30CF30C;
defparam \u6|rRD2_ADDR[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \u6|rRD2_ADDR[10]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR[10]~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[10]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \u6|rRD2_ADDR[10]~0 (
// Equation(s):
// \u6|rRD2_ADDR[10]~0_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[10]~_emulated_q  $ (!\u6|rRD1_ADDR[8]~1_combout ) ) ) # ( !\u3|oRST_0~q  & ( !\u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[10]~_emulated_q ),
	.datad(!\u6|rRD1_ADDR[8]~1_combout ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[10]~0 .extended_lut = "off";
defparam \u6|rRD2_ADDR[10]~0 .lut_mask = 64'hAAAAAAAA0FF00FF0;
defparam \u6|rRD2_ADDR[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~20 (
// Equation(s):
// \u6|rRD2_ADDR[9]~20_combout  = ( \u6|rRD2_ADDR[12]~6_combout  & ( \u6|rRD2_ADDR[11]~4_combout  & ( (\u6|rRD2_ADDR[10]~0_combout  & (!\u6|rRD2_ADDR [9] & ((!\u6|rRD2_ADDR [8]) # (\u6|rRD2_ADDR[7]~8_combout )))) ) ) )

	.dataa(!\u6|rRD2_ADDR[10]~0_combout ),
	.datab(!\u6|rRD2_ADDR[7]~8_combout ),
	.datac(!\u6|rRD2_ADDR [8]),
	.datad(!\u6|rRD2_ADDR [9]),
	.datae(!\u6|rRD2_ADDR[12]~6_combout ),
	.dataf(!\u6|rRD2_ADDR[11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~20 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~20 .lut_mask = 64'h0000000000005100;
defparam \u6|rRD2_ADDR[9]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \u6|rRD2_ADDR[9]~21 (
// Equation(s):
// \u6|rRD2_ADDR[9]~21_combout  = ( !\u6|rRD2_ADDR[15]~10_combout  & ( (!\u2|NTSC~q  & ((!\u6|rRD2_ADDR [14]) # ((!\u6|rRD2_ADDR[9]~20_combout  & !\u6|rRD2_ADDR [13])))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u6|rRD2_ADDR[9]~20_combout ),
	.datac(!\u6|rRD2_ADDR [14]),
	.datad(!\u6|rRD2_ADDR [13]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR[9]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR[9]~21 .extended_lut = "off";
defparam \u6|rRD2_ADDR[9]~21 .lut_mask = 64'hA8A0A8A000000000;
defparam \u6|rRD2_ADDR[9]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \u6|rRD2_ADDR~26 (
// Equation(s):
// \u6|rRD2_ADDR~26_combout  = ( \u6|rRD2_ADDR [18] & ( \u6|rRD2_ADDR[16]~12_combout  & ( (\u6|rRD2_ADDR[9]~21_combout  & (!\u6|Add13~1_sumout  & (\u6|rRD2_ADDR[9]~24_combout  & \u6|rRD2_ADDR[9]~25_combout ))) ) ) ) # ( !\u6|rRD2_ADDR [18] & ( 
// \u6|rRD2_ADDR[16]~12_combout  & ( (!\u6|Add13~1_sumout  & \u6|rRD2_ADDR[9]~25_combout ) ) ) ) # ( \u6|rRD2_ADDR [18] & ( !\u6|rRD2_ADDR[16]~12_combout  & ( (!\u6|Add13~1_sumout  & (\u6|rRD2_ADDR[9]~24_combout  & \u6|rRD2_ADDR[9]~25_combout )) ) ) ) # ( 
// !\u6|rRD2_ADDR [18] & ( !\u6|rRD2_ADDR[16]~12_combout  & ( (!\u6|Add13~1_sumout  & \u6|rRD2_ADDR[9]~25_combout ) ) ) )

	.dataa(!\u6|rRD2_ADDR[9]~21_combout ),
	.datab(!\u6|Add13~1_sumout ),
	.datac(!\u6|rRD2_ADDR[9]~24_combout ),
	.datad(!\u6|rRD2_ADDR[9]~25_combout ),
	.datae(!\u6|rRD2_ADDR [18]),
	.dataf(!\u6|rRD2_ADDR[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD2_ADDR~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD2_ADDR~26 .extended_lut = "off";
defparam \u6|rRD2_ADDR~26 .lut_mask = 64'h00CC000C00CC0004;
defparam \u6|rRD2_ADDR~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \u6|rRD2_ADDR[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD2_ADDR~26_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD2_ADDR[9]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD2_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD2_ADDR[8] .is_wysiwyg = "true";
defparam \u6|rRD2_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \u6|Add11~61 (
// Equation(s):
// \u6|Add11~61_sumout  = SUM(( \u6|rRD1_ADDR[7]~10_combout  ) + ( VCC ) + ( !VCC ))
// \u6|Add11~62  = CARRY(( \u6|rRD1_ADDR[7]~10_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|rRD1_ADDR[7]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~61_sumout ),
	.cout(\u6|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~61 .extended_lut = "off";
defparam \u6|Add11~61 .lut_mask = 64'h00000000000000FF;
defparam \u6|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \u6|Add11~45 (
// Equation(s):
// \u6|Add11~45_sumout  = SUM(( \u6|rRD1_ADDR[8]~2_combout  ) + ( GND ) + ( \u6|Add11~62  ))
// \u6|Add11~46  = CARRY(( \u6|rRD1_ADDR[8]~2_combout  ) + ( GND ) + ( \u6|Add11~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|rRD1_ADDR[8]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~45_sumout ),
	.cout(\u6|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~45 .extended_lut = "off";
defparam \u6|Add11~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \u6|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \u6|Add11~49 (
// Equation(s):
// \u6|Add11~49_sumout  = SUM(( \u6|rRD1_ADDR[9]~4_combout  ) + ( GND ) + ( \u6|Add11~46  ))
// \u6|Add11~50  = CARRY(( \u6|rRD1_ADDR[9]~4_combout  ) + ( GND ) + ( \u6|Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|rRD1_ADDR[9]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~49_sumout ),
	.cout(\u6|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~49 .extended_lut = "off";
defparam \u6|Add11~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \u6|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \u6|rRD1_ADDR[9]~5 (
// Equation(s):
// \u6|rRD1_ADDR[9]~5_combout  = ( \u6|Add11~49_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u2|NTSC~q  & ((!\u3|oRST_0~q ) # (!\u6|LessThan3~4_combout ))))) ) ) # ( !\u6|Add11~49_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ ((((\u3|oRST_0~q  & 
// \u6|LessThan3~4_combout )) # (\u2|NTSC~q ))) ) )

	.dataa(!\u3|oRST_0~q ),
	.datab(!\u2|NTSC~q ),
	.datac(!\u6|rRD1_ADDR[8]~1_combout ),
	.datad(!\u6|LessThan3~4_combout ),
	.datae(gnd),
	.dataf(!\u6|Add11~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[9]~5 .extended_lut = "off";
defparam \u6|rRD1_ADDR[9]~5 .lut_mask = 64'hC387C387C3D2C3D2;
defparam \u6|rRD1_ADDR[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N51
cyclonev_lcell_comb \u6|rRD1_ADDR[12]~18 (
// Equation(s):
// \u6|rRD1_ADDR[12]~18_combout  = ( \u3|oRST_0~q  & ( (\u6|mRD_DONE~q  & \u6|RD_MASK [0]) ) ) # ( !\u3|oRST_0~q  )

	.dataa(!\u6|mRD_DONE~q ),
	.datab(gnd),
	.datac(!\u6|RD_MASK [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~18 .extended_lut = "off";
defparam \u6|rRD1_ADDR[12]~18 .lut_mask = 64'hFFFFFFFF05050505;
defparam \u6|rRD1_ADDR[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \u6|rRD1_ADDR[9]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[9]~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR[9]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[9]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[9]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \u6|rRD1_ADDR[9]~4 (
// Equation(s):
// \u6|rRD1_ADDR[9]~4_combout  = ( \u2|NTSC~q  & ( (\u3|oRST_0~q  & (!\u6|rRD1_ADDR[8]~1_combout  $ (!\u6|rRD1_ADDR[9]~_emulated_q ))) ) ) # ( !\u2|NTSC~q  & ( (!\u3|oRST_0~q ) # (!\u6|rRD1_ADDR[8]~1_combout  $ (!\u6|rRD1_ADDR[9]~_emulated_q )) ) )

	.dataa(gnd),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u6|rRD1_ADDR[8]~1_combout ),
	.datad(!\u6|rRD1_ADDR[9]~_emulated_q ),
	.datae(!\u2|NTSC~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[9]~4 .extended_lut = "off";
defparam \u6|rRD1_ADDR[9]~4 .lut_mask = 64'hCFFC0330CFFC0330;
defparam \u6|rRD1_ADDR[9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N9
cyclonev_lcell_comb \u6|Add11~53 (
// Equation(s):
// \u6|Add11~53_sumout  = SUM(( \u6|rRD1_ADDR[10]~6_combout  ) + ( GND ) + ( \u6|Add11~50  ))
// \u6|Add11~54  = CARRY(( \u6|rRD1_ADDR[10]~6_combout  ) + ( GND ) + ( \u6|Add11~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|rRD1_ADDR[10]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~53_sumout ),
	.cout(\u6|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~53 .extended_lut = "off";
defparam \u6|Add11~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \u6|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \u6|rRD1_ADDR[10]~7 (
// Equation(s):
// \u6|rRD1_ADDR[10]~7_combout  = ( \u6|Add11~53_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u2|NTSC~q  & ((!\u3|oRST_0~q ) # (!\u6|LessThan3~4_combout ))))) ) ) # ( !\u6|Add11~53_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ ((((\u3|oRST_0~q  & 
// \u6|LessThan3~4_combout )) # (\u2|NTSC~q ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u6|rRD1_ADDR[8]~1_combout ),
	.datac(!\u3|oRST_0~q ),
	.datad(!\u6|LessThan3~4_combout ),
	.datae(gnd),
	.dataf(!\u6|Add11~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[10]~7 .extended_lut = "off";
defparam \u6|rRD1_ADDR[10]~7 .lut_mask = 64'h99939993999C999C;
defparam \u6|rRD1_ADDR[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N49
dffeas \u6|rRD1_ADDR[10]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[10]~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR[10]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[10]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[10]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N51
cyclonev_lcell_comb \u6|rRD1_ADDR[10]~6 (
// Equation(s):
// \u6|rRD1_ADDR[10]~6_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (!\u6|rRD1_ADDR[10]~_emulated_q ) ) ) # ( !\u3|oRST_0~q  & ( !\u2|NTSC~q  ) )

	.dataa(gnd),
	.datab(!\u6|rRD1_ADDR[8]~1_combout ),
	.datac(!\u6|rRD1_ADDR[10]~_emulated_q ),
	.datad(!\u2|NTSC~q ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[10]~6 .extended_lut = "off";
defparam \u6|rRD1_ADDR[10]~6 .lut_mask = 64'hFF00FF003C3C3C3C;
defparam \u6|rRD1_ADDR[10]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \u6|Add11~1 (
// Equation(s):
// \u6|Add11~1_sumout  = SUM(( \u6|rRD1_ADDR [11] ) + ( GND ) + ( \u6|Add11~54  ))
// \u6|Add11~2  = CARRY(( \u6|rRD1_ADDR [11] ) + ( GND ) + ( \u6|Add11~54  ))

	.dataa(gnd),
	.datab(!\u6|rRD1_ADDR [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~1_sumout ),
	.cout(\u6|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~1 .extended_lut = "off";
defparam \u6|Add11~1 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N15
cyclonev_lcell_comb \u6|rRD1_ADDR[12]~20 (
// Equation(s):
// \u6|rRD1_ADDR[12]~20_combout  = ( \u6|LessThan3~3_combout  & ( \u3|oRST_0~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|oRST_0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|LessThan3~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~20 .extended_lut = "off";
defparam \u6|rRD1_ADDR[12]~20 .lut_mask = 64'h000000000F0F0F0F;
defparam \u6|rRD1_ADDR[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N9
cyclonev_lcell_comb \u6|LessThan3~1 (
// Equation(s):
// \u6|LessThan3~1_combout  = ( !\u6|rRD1_ADDR[12]~8_combout  & ( (!\u2|NTSC~q  & (!\u6|rRD1_ADDR [14] & \u6|rRD1_ADDR [13])) ) )

	.dataa(gnd),
	.datab(!\u2|NTSC~q ),
	.datac(!\u6|rRD1_ADDR [14]),
	.datad(!\u6|rRD1_ADDR [13]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan3~1 .extended_lut = "off";
defparam \u6|LessThan3~1 .lut_mask = 64'h00C000C000000000;
defparam \u6|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \u6|LessThan3~2 (
// Equation(s):
// \u6|LessThan3~2_combout  = ( !\u6|rRD1_ADDR [16] & ( \u6|rRD1_ADDR[12]~8_combout  & ( ((!\u6|rRD1_ADDR [14]) # ((!\u6|rRD1_ADDR [11]) # (!\u2|NTSC~q ))) # (\u6|rRD1_ADDR [13]) ) ) ) # ( !\u6|rRD1_ADDR [16] & ( !\u6|rRD1_ADDR[12]~8_combout  ) )

	.dataa(!\u6|rRD1_ADDR [13]),
	.datab(!\u6|rRD1_ADDR [14]),
	.datac(!\u6|rRD1_ADDR [11]),
	.datad(!\u2|NTSC~q ),
	.datae(!\u6|rRD1_ADDR [16]),
	.dataf(!\u6|rRD1_ADDR[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan3~2 .extended_lut = "off";
defparam \u6|LessThan3~2 .lut_mask = 64'hFFFF0000FFFD0000;
defparam \u6|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N33
cyclonev_lcell_comb \u6|LessThan3~0 (
// Equation(s):
// \u6|LessThan3~0_combout  = ( \u6|rRD1_ADDR[9]~4_combout  & ( (\u6|rRD1_ADDR [11] & (\u6|rRD1_ADDR[10]~6_combout  & ((\u6|rRD1_ADDR[8]~2_combout ) # (\u6|rRD1_ADDR[7]~10_combout )))) ) )

	.dataa(!\u6|rRD1_ADDR [11]),
	.datab(!\u6|rRD1_ADDR[7]~10_combout ),
	.datac(!\u6|rRD1_ADDR[8]~2_combout ),
	.datad(!\u6|rRD1_ADDR[10]~6_combout ),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[9]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan3~0 .extended_lut = "off";
defparam \u6|LessThan3~0 .lut_mask = 64'h0000000000150015;
defparam \u6|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \u6|rRD1_ADDR[12]~17 (
// Equation(s):
// \u6|rRD1_ADDR[12]~17_combout  = ( \u6|LessThan3~2_combout  & ( \u6|LessThan3~0_combout  & ( (!\u6|rRD1_ADDR[12]~20_combout ) # ((\u6|rRD1_ADDR [17] & \u6|rRD1_ADDR [15])) ) ) ) # ( !\u6|LessThan3~2_combout  & ( \u6|LessThan3~0_combout  & ( 
// (!\u6|rRD1_ADDR[12]~20_combout ) # (\u6|rRD1_ADDR [17]) ) ) ) # ( \u6|LessThan3~2_combout  & ( !\u6|LessThan3~0_combout  & ( (!\u6|rRD1_ADDR[12]~20_combout ) # ((\u6|rRD1_ADDR [17] & (\u6|rRD1_ADDR [15] & !\u6|LessThan3~1_combout ))) ) ) ) # ( 
// !\u6|LessThan3~2_combout  & ( !\u6|LessThan3~0_combout  & ( (!\u6|rRD1_ADDR[12]~20_combout ) # (\u6|rRD1_ADDR [17]) ) ) )

	.dataa(!\u6|rRD1_ADDR [17]),
	.datab(!\u6|rRD1_ADDR[12]~20_combout ),
	.datac(!\u6|rRD1_ADDR [15]),
	.datad(!\u6|LessThan3~1_combout ),
	.datae(!\u6|LessThan3~2_combout ),
	.dataf(!\u6|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~17 .extended_lut = "off";
defparam \u6|rRD1_ADDR[12]~17 .lut_mask = 64'hDDDDCDCCDDDDCDCD;
defparam \u6|rRD1_ADDR[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \u6|rRD1_ADDR[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[11] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N15
cyclonev_lcell_comb \u6|Add11~57 (
// Equation(s):
// \u6|Add11~57_sumout  = SUM(( \u6|rRD1_ADDR[12]~8_combout  ) + ( GND ) + ( \u6|Add11~2  ))
// \u6|Add11~58  = CARRY(( \u6|rRD1_ADDR[12]~8_combout  ) + ( GND ) + ( \u6|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|rRD1_ADDR[12]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~57_sumout ),
	.cout(\u6|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~57 .extended_lut = "off";
defparam \u6|Add11~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \u6|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \u6|rRD1_ADDR[12]~9 (
// Equation(s):
// \u6|rRD1_ADDR[12]~9_combout  = ( \u6|Add11~57_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((\u2|NTSC~q  & ((!\u3|oRST_0~q ) # (!\u6|LessThan3~4_combout ))))) ) ) # ( !\u6|Add11~57_sumout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ ((((\u3|oRST_0~q  & 
// \u6|LessThan3~4_combout )) # (\u2|NTSC~q ))) ) )

	.dataa(!\u2|NTSC~q ),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u6|rRD1_ADDR[8]~1_combout ),
	.datad(!\u6|LessThan3~4_combout ),
	.datae(gnd),
	.dataf(!\u6|Add11~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~9 .extended_lut = "off";
defparam \u6|rRD1_ADDR[12]~9 .lut_mask = 64'hA587A587A5B4A5B4;
defparam \u6|rRD1_ADDR[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N55
dffeas \u6|rRD1_ADDR[12]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[12]~9_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR[12]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[12]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N24
cyclonev_lcell_comb \u6|rRD1_ADDR[12]~8 (
// Equation(s):
// \u6|rRD1_ADDR[12]~8_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (!\u6|rRD1_ADDR[12]~_emulated_q ) ) ) # ( !\u3|oRST_0~q  & ( !\u2|NTSC~q  ) )

	.dataa(gnd),
	.datab(!\u2|NTSC~q ),
	.datac(!\u6|rRD1_ADDR[8]~1_combout ),
	.datad(!\u6|rRD1_ADDR[12]~_emulated_q ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[12]~8 .extended_lut = "off";
defparam \u6|rRD1_ADDR[12]~8 .lut_mask = 64'hCCCCCCCC0FF00FF0;
defparam \u6|rRD1_ADDR[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \u6|Add11~5 (
// Equation(s):
// \u6|Add11~5_sumout  = SUM(( !\u6|rRD1_ADDR [13] ) + ( GND ) + ( \u6|Add11~58  ))
// \u6|Add11~6  = CARRY(( !\u6|rRD1_ADDR [13] ) + ( GND ) + ( \u6|Add11~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~5_sumout ),
	.cout(\u6|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~5 .extended_lut = "off";
defparam \u6|Add11~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u6|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \u6|rRD1_ADDR[13]~19 (
// Equation(s):
// \u6|rRD1_ADDR[13]~19_combout  = ( \u6|Add11~5_sumout  & ( (\u6|rRD1_ADDR [13] & ((!\u6|mRD_DONE~q ) # (!\u6|RD_MASK [0]))) ) ) # ( !\u6|Add11~5_sumout  & ( (!\u6|mRD_DONE~q  & (((\u6|rRD1_ADDR [13])))) # (\u6|mRD_DONE~q  & ((!\u6|RD_MASK [0] & 
// ((\u6|rRD1_ADDR [13]))) # (\u6|RD_MASK [0] & (\u6|LessThan3~4_combout )))) ) )

	.dataa(!\u6|mRD_DONE~q ),
	.datab(!\u6|RD_MASK [0]),
	.datac(!\u6|LessThan3~4_combout ),
	.datad(!\u6|rRD1_ADDR [13]),
	.datae(gnd),
	.dataf(!\u6|Add11~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[13]~19 .extended_lut = "off";
defparam \u6|rRD1_ADDR[13]~19 .lut_mask = 64'h01EF01EF00EE00EE;
defparam \u6|rRD1_ADDR[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \u6|rRD1_ADDR[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[13]~19_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[13] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N21
cyclonev_lcell_comb \u6|Add11~9 (
// Equation(s):
// \u6|Add11~9_sumout  = SUM(( \u6|rRD1_ADDR [14] ) + ( GND ) + ( \u6|Add11~6  ))
// \u6|Add11~10  = CARRY(( \u6|rRD1_ADDR [14] ) + ( GND ) + ( \u6|Add11~6  ))

	.dataa(!\u6|rRD1_ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~9_sumout ),
	.cout(\u6|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~9 .extended_lut = "off";
defparam \u6|Add11~9 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N23
dffeas \u6|rRD1_ADDR[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[14] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \u6|Add11~13 (
// Equation(s):
// \u6|Add11~13_sumout  = SUM(( \u6|rRD1_ADDR [15] ) + ( GND ) + ( \u6|Add11~10  ))
// \u6|Add11~14  = CARRY(( \u6|rRD1_ADDR [15] ) + ( GND ) + ( \u6|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~13_sumout ),
	.cout(\u6|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~13 .extended_lut = "off";
defparam \u6|Add11~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \u6|rRD1_ADDR[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[15] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N27
cyclonev_lcell_comb \u6|Add11~17 (
// Equation(s):
// \u6|Add11~17_sumout  = SUM(( \u6|rRD1_ADDR [16] ) + ( GND ) + ( \u6|Add11~14  ))
// \u6|Add11~18  = CARRY(( \u6|rRD1_ADDR [16] ) + ( GND ) + ( \u6|Add11~14  ))

	.dataa(!\u6|rRD1_ADDR [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~17_sumout ),
	.cout(\u6|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~17 .extended_lut = "off";
defparam \u6|Add11~17 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N29
dffeas \u6|rRD1_ADDR[16] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[16] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \u6|Add11~21 (
// Equation(s):
// \u6|Add11~21_sumout  = SUM(( \u6|rRD1_ADDR [17] ) + ( GND ) + ( \u6|Add11~18  ))
// \u6|Add11~22  = CARRY(( \u6|rRD1_ADDR [17] ) + ( GND ) + ( \u6|Add11~18  ))

	.dataa(gnd),
	.datab(!\u6|rRD1_ADDR [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~21_sumout ),
	.cout(\u6|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~21 .extended_lut = "off";
defparam \u6|Add11~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \u6|rRD1_ADDR[17] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[17] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \u6|Add11~25 (
// Equation(s):
// \u6|Add11~25_sumout  = SUM(( \u6|rRD1_ADDR [18] ) + ( GND ) + ( \u6|Add11~22  ))
// \u6|Add11~26  = CARRY(( \u6|rRD1_ADDR [18] ) + ( GND ) + ( \u6|Add11~22  ))

	.dataa(!\u6|rRD1_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~25_sumout ),
	.cout(\u6|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~25 .extended_lut = "off";
defparam \u6|Add11~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u6|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N35
dffeas \u6|rRD1_ADDR[18] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[18] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \u6|Add11~29 (
// Equation(s):
// \u6|Add11~29_sumout  = SUM(( \u6|rRD1_ADDR [19] ) + ( GND ) + ( \u6|Add11~26  ))
// \u6|Add11~30  = CARRY(( \u6|rRD1_ADDR [19] ) + ( GND ) + ( \u6|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~29_sumout ),
	.cout(\u6|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~29 .extended_lut = "off";
defparam \u6|Add11~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N38
dffeas \u6|rRD1_ADDR[19] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[19] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N39
cyclonev_lcell_comb \u6|Add11~33 (
// Equation(s):
// \u6|Add11~33_sumout  = SUM(( \u6|rRD1_ADDR [20] ) + ( GND ) + ( \u6|Add11~30  ))
// \u6|Add11~34  = CARRY(( \u6|rRD1_ADDR [20] ) + ( GND ) + ( \u6|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~33_sumout ),
	.cout(\u6|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~33 .extended_lut = "off";
defparam \u6|Add11~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N41
dffeas \u6|rRD1_ADDR[20] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[20] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \u6|Add11~37 (
// Equation(s):
// \u6|Add11~37_sumout  = SUM(( \u6|rRD1_ADDR [21] ) + ( GND ) + ( \u6|Add11~34  ))
// \u6|Add11~38  = CARRY(( \u6|rRD1_ADDR [21] ) + ( GND ) + ( \u6|Add11~34  ))

	.dataa(gnd),
	.datab(!\u6|rRD1_ADDR [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~37_sumout ),
	.cout(\u6|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~37 .extended_lut = "off";
defparam \u6|Add11~37 .lut_mask = 64'h0000FFFF00003333;
defparam \u6|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \u6|rRD1_ADDR[21] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[21] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N45
cyclonev_lcell_comb \u6|Add11~41 (
// Equation(s):
// \u6|Add11~41_sumout  = SUM(( \u6|rRD1_ADDR [22] ) + ( GND ) + ( \u6|Add11~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u6|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u6|Add11~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Add11~41 .extended_lut = "off";
defparam \u6|Add11~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u6|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N47
dffeas \u6|rRD1_ADDR[22] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|Add11~41_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|rRD1_ADDR[12]~17_combout ),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[22] .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \u6|LessThan3~3 (
// Equation(s):
// \u6|LessThan3~3_combout  = ( !\u6|rRD1_ADDR [21] & ( (!\u6|rRD1_ADDR [20] & (!\u6|rRD1_ADDR [18] & (!\u6|rRD1_ADDR [19] & !\u6|rRD1_ADDR [22]))) ) )

	.dataa(!\u6|rRD1_ADDR [20]),
	.datab(!\u6|rRD1_ADDR [18]),
	.datac(!\u6|rRD1_ADDR [19]),
	.datad(!\u6|rRD1_ADDR [22]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan3~3 .extended_lut = "off";
defparam \u6|LessThan3~3 .lut_mask = 64'h8000800000000000;
defparam \u6|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \u6|LessThan3~4 (
// Equation(s):
// \u6|LessThan3~4_combout  = ( \u6|LessThan3~2_combout  & ( \u6|LessThan3~0_combout  & ( (\u6|LessThan3~3_combout  & ((!\u6|rRD1_ADDR [17]) # (!\u6|rRD1_ADDR [15]))) ) ) ) # ( !\u6|LessThan3~2_combout  & ( \u6|LessThan3~0_combout  & ( 
// (\u6|LessThan3~3_combout  & !\u6|rRD1_ADDR [17]) ) ) ) # ( \u6|LessThan3~2_combout  & ( !\u6|LessThan3~0_combout  & ( (\u6|LessThan3~3_combout  & (((!\u6|rRD1_ADDR [17]) # (!\u6|rRD1_ADDR [15])) # (\u6|LessThan3~1_combout ))) ) ) ) # ( 
// !\u6|LessThan3~2_combout  & ( !\u6|LessThan3~0_combout  & ( (\u6|LessThan3~3_combout  & !\u6|rRD1_ADDR [17]) ) ) )

	.dataa(!\u6|LessThan3~3_combout ),
	.datab(!\u6|LessThan3~1_combout ),
	.datac(!\u6|rRD1_ADDR [17]),
	.datad(!\u6|rRD1_ADDR [15]),
	.datae(!\u6|LessThan3~2_combout ),
	.dataf(!\u6|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan3~4 .extended_lut = "off";
defparam \u6|LessThan3~4 .lut_mask = 64'h5050555150505550;
defparam \u6|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \u6|rRD1_ADDR[7]~11 (
// Equation(s):
// \u6|rRD1_ADDR[7]~11_combout  = ( \u6|LessThan3~4_combout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (((!\u3|oRST_0~q  & ((!\u2|NTSC~q ))) # (\u3|oRST_0~q  & (!\u6|Add11~61_sumout )))) ) ) # ( !\u6|LessThan3~4_combout  & ( !\u6|rRD2_ADDR[11]~3_combout  $ 
// (!\u2|NTSC~q ) ) )

	.dataa(!\u6|rRD2_ADDR[11]~3_combout ),
	.datab(!\u3|oRST_0~q ),
	.datac(!\u6|Add11~61_sumout ),
	.datad(!\u2|NTSC~q ),
	.datae(gnd),
	.dataf(!\u6|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[7]~11 .extended_lut = "off";
defparam \u6|rRD1_ADDR[7]~11 .lut_mask = 64'h55AA55AA569A569A;
defparam \u6|rRD1_ADDR[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N13
dffeas \u6|rRD1_ADDR[7]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[7]~11_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR[7]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[7]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[7]~_emulated .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N57
cyclonev_lcell_comb \u6|rRD1_ADDR[7]~10 (
// Equation(s):
// \u6|rRD1_ADDR[7]~10_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD2_ADDR[11]~3_combout  $ (!\u6|rRD1_ADDR[7]~_emulated_q ) ) ) # ( !\u3|oRST_0~q  & ( \u2|NTSC~q  ) )

	.dataa(!\u2|NTSC~q ),
	.datab(gnd),
	.datac(!\u6|rRD2_ADDR[11]~3_combout ),
	.datad(!\u6|rRD1_ADDR[7]~_emulated_q ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[7]~10 .extended_lut = "off";
defparam \u6|rRD1_ADDR[7]~10 .lut_mask = 64'h555555550FF00FF0;
defparam \u6|rRD1_ADDR[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N27
cyclonev_lcell_comb \u6|rRD1_ADDR[8]~3 (
// Equation(s):
// \u6|rRD1_ADDR[8]~3_combout  = ( \u6|LessThan3~4_combout  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (((!\u3|oRST_0~q  & (\u2|NTSC~q )) # (\u3|oRST_0~q  & ((!\u6|Add11~45_sumout ))))) ) ) # ( !\u6|LessThan3~4_combout  & ( !\u2|NTSC~q  $ (\u6|rRD1_ADDR[8]~1_combout 
// ) ) )

	.dataa(!\u3|oRST_0~q ),
	.datab(!\u2|NTSC~q ),
	.datac(!\u6|rRD1_ADDR[8]~1_combout ),
	.datad(!\u6|Add11~45_sumout ),
	.datae(gnd),
	.dataf(!\u6|LessThan3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[8]~3 .extended_lut = "off";
defparam \u6|rRD1_ADDR[8]~3 .lut_mask = 64'hC3C3C3C387D287D2;
defparam \u6|rRD1_ADDR[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N29
dffeas \u6|rRD1_ADDR[8]~_emulated (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|rRD1_ADDR[8]~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|rRD1_ADDR[12]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|rRD1_ADDR[8]~_emulated_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|rRD1_ADDR[8]~_emulated .is_wysiwyg = "true";
defparam \u6|rRD1_ADDR[8]~_emulated .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N57
cyclonev_lcell_comb \u6|rRD1_ADDR[8]~2 (
// Equation(s):
// \u6|rRD1_ADDR[8]~2_combout  = ( \u3|oRST_0~q  & ( !\u6|rRD1_ADDR[8]~1_combout  $ (!\u6|rRD1_ADDR[8]~_emulated_q ) ) ) # ( !\u3|oRST_0~q  & ( !\u2|NTSC~q  ) )

	.dataa(gnd),
	.datab(!\u6|rRD1_ADDR[8]~1_combout ),
	.datac(!\u2|NTSC~q ),
	.datad(!\u6|rRD1_ADDR[8]~_emulated_q ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|rRD1_ADDR[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|rRD1_ADDR[8]~2 .extended_lut = "off";
defparam \u6|rRD1_ADDR[8]~2 .lut_mask = 64'hF0F0F0F033CC33CC;
defparam \u6|rRD1_ADDR[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \u6|mADDR~0 (
// Equation(s):
// \u6|mADDR~0_combout  = ( \u6|rRD1_ADDR[8]~2_combout  & ( ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [8])) # (\u6|LessThan6~0_combout  & ((!\u6|rRD2_ADDR [8])))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR[8]~2_combout  & ( 
// (!\u6|LessThan5~0_combout  & ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [8])) # (\u6|LessThan6~0_combout  & ((!\u6|rRD2_ADDR [8]))))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rWR1_ADDR [8]),
	.datad(!\u6|rRD2_ADDR [8]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[8]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~0 .extended_lut = "off";
defparam \u6|mADDR~0 .lut_mask = 64'h4C084C087F3B7F3B;
defparam \u6|mADDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \u6|mLENGTH[7]~3 (
// Equation(s):
// \u6|mLENGTH[7]~3_combout  = ( \u6|Equal5~0_combout  & ( !\u6|mLENGTH[7]~0_combout  & ( (!\u6|ST[1]~DUPLICATE_q  & (\u6|mLENGTH[7]~1_combout  & (!\u6|ST [0] & \u6|Equal5~1_combout ))) ) ) )

	.dataa(!\u6|ST[1]~DUPLICATE_q ),
	.datab(!\u6|mLENGTH[7]~1_combout ),
	.datac(!\u6|ST [0]),
	.datad(!\u6|Equal5~1_combout ),
	.datae(!\u6|Equal5~0_combout ),
	.dataf(!\u6|mLENGTH[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mLENGTH[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mLENGTH[7]~3 .extended_lut = "off";
defparam \u6|mLENGTH[7]~3 .lut_mask = 64'h0000002000000000;
defparam \u6|mLENGTH[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \u6|mADDR[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[8] .is_wysiwyg = "true";
defparam \u6|mADDR[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N22
dffeas \u6|control1|SADDR[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [8]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[8] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \u6|command1|SA~0 (
// Equation(s):
// \u6|command1|SA~0_combout  = ( \u6|control1|SADDR [8] ) # ( !\u6|control1|SADDR [8] & ( \u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~0 .extended_lut = "off";
defparam \u6|command1|SA~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u6|command1|SA~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \u6|command1|always4~0 (
// Equation(s):
// \u6|command1|always4~0_combout  = ( \u6|command1|do_writea~q  ) # ( !\u6|command1|do_writea~q  & ( \u6|command1|do_reada~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|command1|do_reada~q ),
	.datae(gnd),
	.dataf(!\u6|command1|do_writea~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|always4~0 .extended_lut = "off";
defparam \u6|command1|always4~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u6|command1|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N51
cyclonev_lcell_comb \u6|command1|SA[9]~1 (
// Equation(s):
// \u6|command1|SA[9]~1_combout  = ( !\u6|command1|always4~0_combout  & ( \u3|oRST_0~q  & ( !\u6|command1|do_load_mode~q  ) ) ) # ( \u6|command1|always4~0_combout  & ( !\u3|oRST_0~q  ) ) # ( !\u6|command1|always4~0_combout  & ( !\u3|oRST_0~q  ) )

	.dataa(!\u6|command1|do_load_mode~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u6|command1|always4~0_combout ),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA[9]~1 .extended_lut = "off";
defparam \u6|command1|SA[9]~1 .lut_mask = 64'hFFFFFFFFAAAA0000;
defparam \u6|command1|SA[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N40
dffeas \u6|command1|SA[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[0] .is_wysiwyg = "true";
defparam \u6|command1|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N27
cyclonev_lcell_comb \u6|SA[0]~feeder (
// Equation(s):
// \u6|SA[0]~feeder_combout  = ( \u6|command1|SA [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[0]~feeder .extended_lut = "off";
defparam \u6|SA[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N28
dffeas \u6|SA[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[0] .is_wysiwyg = "true";
defparam \u6|SA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \u6|mADDR~1 (
// Equation(s):
// \u6|mADDR~1_combout  = ( \u6|rRD1_ADDR[9]~4_combout  & ( ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [9])) # (\u6|LessThan6~0_combout  & ((!\u6|rRD2_ADDR [9])))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR[9]~4_combout  & ( 
// (!\u6|LessThan5~0_combout  & ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [9])) # (\u6|LessThan6~0_combout  & ((!\u6|rRD2_ADDR [9]))))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rWR1_ADDR [9]),
	.datad(!\u6|rRD2_ADDR [9]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[9]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~1 .extended_lut = "off";
defparam \u6|mADDR~1 .lut_mask = 64'h4C084C087F3B7F3B;
defparam \u6|mADDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \u6|mADDR[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[9] .is_wysiwyg = "true";
defparam \u6|mADDR[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N37
dffeas \u6|control1|SADDR[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [9]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[9] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \u6|command1|SA~2 (
// Equation(s):
// \u6|command1|SA~2_combout  = ( \u6|control1|SADDR [9] ) # ( !\u6|control1|SADDR [9] & ( \u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~2 .extended_lut = "off";
defparam \u6|command1|SA~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u6|command1|SA~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N58
dffeas \u6|command1|SA[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[1] .is_wysiwyg = "true";
defparam \u6|command1|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N45
cyclonev_lcell_comb \u6|SA[1]~feeder (
// Equation(s):
// \u6|SA[1]~feeder_combout  = ( \u6|command1|SA [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[1]~feeder .extended_lut = "off";
defparam \u6|SA[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N46
dffeas \u6|SA[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[1] .is_wysiwyg = "true";
defparam \u6|SA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \u6|mADDR~2 (
// Equation(s):
// \u6|mADDR~2_combout  = ( \u6|rRD1_ADDR[10]~6_combout  & ( ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [10])) # (\u6|LessThan6~0_combout  & ((\u6|rRD2_ADDR[10]~0_combout )))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR[10]~6_combout  & ( 
// (!\u6|LessThan5~0_combout  & ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [10])) # (\u6|LessThan6~0_combout  & ((\u6|rRD2_ADDR[10]~0_combout ))))) ) )

	.dataa(!\u6|LessThan5~0_combout ),
	.datab(!\u6|rWR1_ADDR [10]),
	.datac(!\u6|rRD2_ADDR[10]~0_combout ),
	.datad(!\u6|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[10]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~2 .extended_lut = "off";
defparam \u6|mADDR~2 .lut_mask = 64'h220A220A775F775F;
defparam \u6|mADDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N34
dffeas \u6|mADDR[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~2_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[10] .is_wysiwyg = "true";
defparam \u6|mADDR[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N27
cyclonev_lcell_comb \u6|control1|SADDR[10]~feeder (
// Equation(s):
// \u6|control1|SADDR[10]~feeder_combout  = ( \u6|mADDR [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|mADDR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|SADDR[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|SADDR[10]~feeder .extended_lut = "off";
defparam \u6|control1|SADDR[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|control1|SADDR[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N28
dffeas \u6|control1|SADDR[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|SADDR[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[10] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \u6|command1|SA~3 (
// Equation(s):
// \u6|command1|SA~3_combout  = ( \u6|control1|SADDR [10] ) # ( !\u6|control1|SADDR [10] & ( \u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~3 .extended_lut = "off";
defparam \u6|command1|SA~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \u6|command1|SA~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N4
dffeas \u6|command1|SA[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[2] .is_wysiwyg = "true";
defparam \u6|command1|SA[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \u6|SA[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|SA [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[2] .is_wysiwyg = "true";
defparam \u6|SA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \u6|mADDR~3 (
// Equation(s):
// \u6|mADDR~3_combout  = ( \u6|rRD2_ADDR[11]~4_combout  & ( (!\u6|LessThan5~0_combout  & (((\u6|rWR1_ADDR [11])) # (\u6|LessThan6~0_combout ))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [11])))) ) ) # ( !\u6|rRD2_ADDR[11]~4_combout  & ( 
// (!\u6|LessThan5~0_combout  & (!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [11])))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [11])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD1_ADDR [11]),
	.datad(!\u6|rWR1_ADDR [11]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~3 .extended_lut = "off";
defparam \u6|mADDR~3 .lut_mask = 64'h038B038B47CF47CF;
defparam \u6|mADDR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N13
dffeas \u6|mADDR[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~3_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[11] .is_wysiwyg = "true";
defparam \u6|mADDR[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N52
dffeas \u6|control1|SADDR[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [11]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[11] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \u6|command1|SA~4 (
// Equation(s):
// \u6|command1|SA~4_combout  = ( \u6|control1|SADDR [11] & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~4 .extended_lut = "off";
defparam \u6|command1|SA~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|SA~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N19
dffeas \u6|command1|SA[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[3] .is_wysiwyg = "true";
defparam \u6|command1|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \u6|SA[3]~feeder (
// Equation(s):
// \u6|SA[3]~feeder_combout  = ( \u6|command1|SA [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[3]~feeder .extended_lut = "off";
defparam \u6|SA[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N58
dffeas \u6|SA[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[3] .is_wysiwyg = "true";
defparam \u6|SA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N27
cyclonev_lcell_comb \u6|mADDR~4 (
// Equation(s):
// \u6|mADDR~4_combout  = ( \u6|rRD1_ADDR[12]~8_combout  & ( ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [12])) # (\u6|LessThan6~0_combout  & ((\u6|rRD2_ADDR[12]~6_combout )))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR[12]~8_combout  & ( 
// (!\u6|LessThan5~0_combout  & ((!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [12])) # (\u6|LessThan6~0_combout  & ((\u6|rRD2_ADDR[12]~6_combout ))))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rWR1_ADDR [12]),
	.datad(!\u6|rRD2_ADDR[12]~6_combout ),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~4 .extended_lut = "off";
defparam \u6|mADDR~4 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \u6|mADDR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N28
dffeas \u6|mADDR[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~4_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[12] .is_wysiwyg = "true";
defparam \u6|mADDR[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N43
dffeas \u6|control1|SADDR[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [12]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[12] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \u6|command1|SA~5 (
// Equation(s):
// \u6|command1|SA~5_combout  = ( \u6|control1|SADDR [12] ) # ( !\u6|control1|SADDR [12] & ( \u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~5 .extended_lut = "off";
defparam \u6|command1|SA~5 .lut_mask = 64'h33333333FFFFFFFF;
defparam \u6|command1|SA~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N25
dffeas \u6|command1|SA[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[4] .is_wysiwyg = "true";
defparam \u6|command1|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \u6|SA[4]~feeder (
// Equation(s):
// \u6|SA[4]~feeder_combout  = ( \u6|command1|SA [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[4]~feeder .extended_lut = "off";
defparam \u6|SA[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N2
dffeas \u6|SA[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[4] .is_wysiwyg = "true";
defparam \u6|SA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \u6|mADDR~5 (
// Equation(s):
// \u6|mADDR~5_combout  = ( \u6|rRD2_ADDR [13] & ( (!\u6|LessThan5~0_combout  & (((\u6|rWR1_ADDR [13])) # (\u6|LessThan6~0_combout ))) # (\u6|LessThan5~0_combout  & (((!\u6|rRD1_ADDR [13])))) ) ) # ( !\u6|rRD2_ADDR [13] & ( (!\u6|LessThan5~0_combout  & 
// (!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [13])))) # (\u6|LessThan5~0_combout  & (((!\u6|rRD1_ADDR [13])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD1_ADDR [13]),
	.datad(!\u6|rWR1_ADDR [13]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~5 .extended_lut = "off";
defparam \u6|mADDR~5 .lut_mask = 64'h30B830B874FC74FC;
defparam \u6|mADDR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \u6|mADDR[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~5_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[13] .is_wysiwyg = "true";
defparam \u6|mADDR[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N58
dffeas \u6|control1|SADDR[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [13]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[13] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \u6|command1|SA~6 (
// Equation(s):
// \u6|command1|SA~6_combout  = ( \u6|control1|SADDR [13] ) # ( !\u6|control1|SADDR [13] & ( \u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(!\u6|control1|SADDR [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~6 .extended_lut = "off";
defparam \u6|command1|SA~6 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \u6|command1|SA~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N46
dffeas \u6|command1|SA[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[5] .is_wysiwyg = "true";
defparam \u6|command1|SA[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N11
dffeas \u6|SA[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|SA [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[5] .is_wysiwyg = "true";
defparam \u6|SA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N9
cyclonev_lcell_comb \u6|mADDR~6 (
// Equation(s):
// \u6|mADDR~6_combout  = ( \u6|rRD2_ADDR [14] & ( (!\u6|LessThan5~0_combout  & (((\u6|rWR1_ADDR [14])) # (\u6|LessThan6~0_combout ))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [14])))) ) ) # ( !\u6|rRD2_ADDR [14] & ( (!\u6|LessThan5~0_combout  & 
// (!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [14])))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [14])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD1_ADDR [14]),
	.datad(!\u6|rWR1_ADDR [14]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~6 .extended_lut = "off";
defparam \u6|mADDR~6 .lut_mask = 64'h038B038B47CF47CF;
defparam \u6|mADDR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N10
dffeas \u6|mADDR[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~6_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[14] .is_wysiwyg = "true";
defparam \u6|mADDR[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N10
dffeas \u6|control1|SADDR[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [14]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[14] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \u6|command1|SA~7 (
// Equation(s):
// \u6|command1|SA~7_combout  = ( \u6|control1|SADDR [14] & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~7 .extended_lut = "off";
defparam \u6|command1|SA~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|SA~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N13
dffeas \u6|command1|SA[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[6] .is_wysiwyg = "true";
defparam \u6|command1|SA[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N37
dffeas \u6|SA[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|SA [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[6] .is_wysiwyg = "true";
defparam \u6|SA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \u6|mADDR~8 (
// Equation(s):
// \u6|mADDR~8_combout  = ( \u6|rRD1_ADDR[7]~10_combout  & ( ((!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [7]))) # (\u6|LessThan6~0_combout  & (\u6|rRD2_ADDR[7]~8_combout ))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR[7]~10_combout  & ( 
// (!\u6|LessThan5~0_combout  & ((!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [7]))) # (\u6|LessThan6~0_combout  & (\u6|rRD2_ADDR[7]~8_combout )))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD2_ADDR[7]~8_combout ),
	.datad(!\u6|rWR1_ADDR [7]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR[7]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~8 .extended_lut = "off";
defparam \u6|mADDR~8 .lut_mask = 64'h048C048C37BF37BF;
defparam \u6|mADDR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N37
dffeas \u6|mADDR[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~8_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[7] .is_wysiwyg = "true";
defparam \u6|mADDR[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \u6|control1|SADDR[7]~feeder (
// Equation(s):
// \u6|control1|SADDR[7]~feeder_combout  = ( \u6|mADDR [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|mADDR [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|control1|SADDR[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|control1|SADDR[7]~feeder .extended_lut = "off";
defparam \u6|control1|SADDR[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|control1|SADDR[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N4
dffeas \u6|control1|SADDR[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|control1|SADDR[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[7] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \u6|mADDR~7 (
// Equation(s):
// \u6|mADDR~7_combout  = ( \u6|rRD2_ADDR[15]~10_combout  & ( (!\u6|LessThan5~0_combout  & (((\u6|LessThan6~0_combout )) # (\u6|rWR1_ADDR [15]))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [15])))) ) ) # ( !\u6|rRD2_ADDR[15]~10_combout  & ( 
// (!\u6|LessThan5~0_combout  & (\u6|rWR1_ADDR [15] & ((!\u6|LessThan6~0_combout )))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [15])))) ) )

	.dataa(!\u6|rWR1_ADDR [15]),
	.datab(!\u6|rRD1_ADDR [15]),
	.datac(!\u6|LessThan5~0_combout ),
	.datad(!\u6|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[15]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~7 .extended_lut = "off";
defparam \u6|mADDR~7 .lut_mask = 64'h5303530353F353F3;
defparam \u6|mADDR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \u6|mADDR[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~7_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[15] .is_wysiwyg = "true";
defparam \u6|mADDR[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N4
dffeas \u6|control1|SADDR[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [15]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[15] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \u6|command1|SA~8 (
// Equation(s):
// \u6|command1|SA~8_combout  = ( \u6|control1|SADDR [15] & ( (\u6|control1|SADDR [7]) # (\u6|command1|always4~0_combout ) ) ) # ( !\u6|control1|SADDR [15] & ( (!\u6|command1|always4~0_combout  & \u6|control1|SADDR [7]) ) )

	.dataa(!\u6|command1|always4~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|control1|SADDR [7]),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~8 .extended_lut = "off";
defparam \u6|command1|SA~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \u6|command1|SA~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N28
dffeas \u6|command1|SA[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~8_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_0~q ),
	.sload(\u6|command1|do_load_mode~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[7] .is_wysiwyg = "true";
defparam \u6|command1|SA[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N22
dffeas \u6|SA[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|SA [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[7] .is_wysiwyg = "true";
defparam \u6|SA[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N39
cyclonev_lcell_comb \u6|mADDR~9 (
// Equation(s):
// \u6|mADDR~9_combout  = ( \u6|rRD2_ADDR[16]~12_combout  & ( (!\u6|LessThan5~0_combout  & (((\u6|rWR1_ADDR [16])) # (\u6|LessThan6~0_combout ))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [16])))) ) ) # ( !\u6|rRD2_ADDR[16]~12_combout  & ( 
// (!\u6|LessThan5~0_combout  & (!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [16])))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [16])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD1_ADDR [16]),
	.datad(!\u6|rWR1_ADDR [16]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR[16]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~9 .extended_lut = "off";
defparam \u6|mADDR~9 .lut_mask = 64'h038B038B47CF47CF;
defparam \u6|mADDR~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N40
dffeas \u6|mADDR[16] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~9_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[16] .is_wysiwyg = "true";
defparam \u6|mADDR[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N4
dffeas \u6|control1|SADDR[16] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [16]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[16] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \u6|command1|SA~9 (
// Equation(s):
// \u6|command1|SA~9_combout  = ( \u6|control1|SADDR [16] & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~9 .extended_lut = "off";
defparam \u6|command1|SA~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|SA~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N31
dffeas \u6|command1|SA[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[8] .is_wysiwyg = "true";
defparam \u6|command1|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \u6|SA[8]~feeder (
// Equation(s):
// \u6|SA[8]~feeder_combout  = ( \u6|command1|SA [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[8]~feeder .extended_lut = "off";
defparam \u6|SA[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N13
dffeas \u6|SA[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[8] .is_wysiwyg = "true";
defparam \u6|SA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N57
cyclonev_lcell_comb \u6|mADDR~10 (
// Equation(s):
// \u6|mADDR~10_combout  = ( \u6|LessThan6~0_combout  & ( (!\u6|LessThan5~0_combout  & ((!\u6|rRD2_ADDR [17]))) # (\u6|LessThan5~0_combout  & (\u6|rRD1_ADDR [17])) ) ) # ( !\u6|LessThan6~0_combout  & ( (!\u6|LessThan5~0_combout  & (\u6|rWR1_ADDR [17])) # 
// (\u6|LessThan5~0_combout  & ((\u6|rRD1_ADDR [17]))) ) )

	.dataa(!\u6|rWR1_ADDR [17]),
	.datab(!\u6|rRD1_ADDR [17]),
	.datac(!\u6|LessThan5~0_combout ),
	.datad(!\u6|rRD2_ADDR [17]),
	.datae(!\u6|LessThan6~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~10 .extended_lut = "off";
defparam \u6|mADDR~10 .lut_mask = 64'h5353F3035353F303;
defparam \u6|mADDR~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N59
dffeas \u6|mADDR[17] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~10_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[17] .is_wysiwyg = "true";
defparam \u6|mADDR[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N55
dffeas \u6|control1|SADDR[17] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [17]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[17] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N33
cyclonev_lcell_comb \u6|command1|SA~10 (
// Equation(s):
// \u6|command1|SA~10_combout  = ( \u6|control1|SADDR [17] & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~10 .extended_lut = "off";
defparam \u6|command1|SA~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|SA~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N34
dffeas \u6|command1|SA[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[9] .is_wysiwyg = "true";
defparam \u6|command1|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N48
cyclonev_lcell_comb \u6|Equal0~1 (
// Equation(s):
// \u6|Equal0~1_combout  = ( \u6|ST [7] & ( (\u6|mLENGTH [7] & !\u6|ST [2]) ) ) # ( !\u6|ST [7] & ( (!\u6|mLENGTH [7] & !\u6|ST [2]) ) )

	.dataa(!\u6|mLENGTH [7]),
	.datab(gnd),
	.datac(!\u6|ST [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|ST [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|Equal0~1 .extended_lut = "off";
defparam \u6|Equal0~1 .lut_mask = 64'hA0A0A0A050505050;
defparam \u6|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N3
cyclonev_lcell_comb \u6|SA~0 (
// Equation(s):
// \u6|SA~0_combout  = ( \u6|Equal0~1_combout  & ( ((\u6|Equal5~0_combout  & (\u6|ST [0] & \u6|ST[1]~DUPLICATE_q ))) # (\u6|command1|SA [9]) ) ) # ( !\u6|Equal0~1_combout  & ( \u6|command1|SA [9] ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST [0]),
	.datac(!\u6|command1|SA [9]),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u6|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA~0 .extended_lut = "off";
defparam \u6|SA~0 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \u6|SA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N4
dffeas \u6|SA[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[9] .is_wysiwyg = "true";
defparam \u6|SA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \u6|mADDR~11 (
// Equation(s):
// \u6|mADDR~11_combout  = ( \u6|LessThan5~0_combout  & ( \u6|LessThan6~0_combout  & ( \u6|rRD1_ADDR [18] ) ) ) # ( !\u6|LessThan5~0_combout  & ( \u6|LessThan6~0_combout  & ( \u6|rRD2_ADDR [18] ) ) ) # ( \u6|LessThan5~0_combout  & ( !\u6|LessThan6~0_combout  
// & ( \u6|rRD1_ADDR [18] ) ) ) # ( !\u6|LessThan5~0_combout  & ( !\u6|LessThan6~0_combout  & ( \u6|rWR1_ADDR [18] ) ) )

	.dataa(!\u6|rWR1_ADDR [18]),
	.datab(gnd),
	.datac(!\u6|rRD1_ADDR [18]),
	.datad(!\u6|rRD2_ADDR [18]),
	.datae(!\u6|LessThan5~0_combout ),
	.dataf(!\u6|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~11 .extended_lut = "off";
defparam \u6|mADDR~11 .lut_mask = 64'h55550F0F00FF0F0F;
defparam \u6|mADDR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N20
dffeas \u6|mADDR[18] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR~11_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[18] .is_wysiwyg = "true";
defparam \u6|mADDR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N40
dffeas \u6|control1|SADDR[18] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [18]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[18] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N58
dffeas \u6|command1|rw_shift[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|always4~0_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_shift[1] .is_wysiwyg = "true";
defparam \u6|command1|rw_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \u6|command1|rw_shift~0 (
// Equation(s):
// \u6|command1|rw_shift~0_combout  = ( \u6|command1|rw_shift [1] & ( !\u6|command1|always4~0_combout  ) )

	.dataa(gnd),
	.datab(!\u6|command1|always4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|rw_shift [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rw_shift~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rw_shift~0 .extended_lut = "off";
defparam \u6|command1|rw_shift~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|rw_shift~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N55
dffeas \u6|command1|rw_shift[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rw_shift~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_shift[0] .is_wysiwyg = "true";
defparam \u6|command1|rw_shift[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \u6|command1|do_rw~0 (
// Equation(s):
// \u6|command1|do_rw~0_combout  = ( \u6|command1|always4~0_combout  & ( \u6|command1|do_rw~q  ) ) # ( !\u6|command1|always4~0_combout  & ( \u6|command1|rw_shift [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|rw_shift [0]),
	.datad(!\u6|command1|do_rw~q ),
	.datae(gnd),
	.dataf(!\u6|command1|always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|do_rw~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|do_rw~0 .extended_lut = "off";
defparam \u6|command1|do_rw~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \u6|command1|do_rw~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N34
dffeas \u6|command1|do_rw (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|do_rw~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|do_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|do_rw .is_wysiwyg = "true";
defparam \u6|command1|do_rw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \u6|command1|SA~11 (
// Equation(s):
// \u6|command1|SA~11_combout  = ( \u6|command1|always4~0_combout  & ( !\u6|command1|do_rw~q  & ( (!\u6|command1|do_precharge~q  & \u6|control1|SADDR [18]) ) ) )

	.dataa(!\u6|command1|do_precharge~q ),
	.datab(gnd),
	.datac(!\u6|control1|SADDR [18]),
	.datad(gnd),
	.datae(!\u6|command1|always4~0_combout ),
	.dataf(!\u6|command1|do_rw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~11 .extended_lut = "off";
defparam \u6|command1|SA~11 .lut_mask = 64'h00000A0A00000000;
defparam \u6|command1|SA~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N34
dffeas \u6|command1|SA[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_0~q ),
	.sload(\u6|command1|do_load_mode~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[10] .is_wysiwyg = "true";
defparam \u6|command1|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N36
cyclonev_lcell_comb \u6|SA[10]~feeder (
// Equation(s):
// \u6|SA[10]~feeder_combout  = ( \u6|command1|SA [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[10]~feeder .extended_lut = "off";
defparam \u6|SA[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N38
dffeas \u6|SA[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[10] .is_wysiwyg = "true";
defparam \u6|SA[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \u6|mADDR~12 (
// Equation(s):
// \u6|mADDR~12_combout  = ( \u6|rRD1_ADDR [19] & ( \u6|LessThan6~0_combout  & ( (\u6|LessThan5~0_combout ) # (\u6|rRD2_ADDR [19]) ) ) ) # ( !\u6|rRD1_ADDR [19] & ( \u6|LessThan6~0_combout  & ( (\u6|rRD2_ADDR [19] & !\u6|LessThan5~0_combout ) ) ) ) # ( 
// \u6|rRD1_ADDR [19] & ( !\u6|LessThan6~0_combout  & ( (\u6|LessThan5~0_combout ) # (\u6|rWR1_ADDR [19]) ) ) ) # ( !\u6|rRD1_ADDR [19] & ( !\u6|LessThan6~0_combout  & ( (\u6|rWR1_ADDR [19] & !\u6|LessThan5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR [19]),
	.datac(!\u6|rWR1_ADDR [19]),
	.datad(!\u6|LessThan5~0_combout ),
	.datae(!\u6|rRD1_ADDR [19]),
	.dataf(!\u6|LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~12 .extended_lut = "off";
defparam \u6|mADDR~12 .lut_mask = 64'h0F000FFF330033FF;
defparam \u6|mADDR~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N40
dffeas \u6|mADDR[19] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR~12_combout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[19] .is_wysiwyg = "true";
defparam \u6|mADDR[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N34
dffeas \u6|control1|SADDR[19] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [19]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[19] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \u6|command1|SA~12 (
// Equation(s):
// \u6|command1|SA~12_combout  = ( \u6|control1|SADDR [19] & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(!\u6|command1|do_load_mode~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|control1|SADDR [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|SA~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|SA~12 .extended_lut = "off";
defparam \u6|command1|SA~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \u6|command1|SA~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N49
dffeas \u6|command1|SA[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|SA~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|command1|SA[9]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|SA[11] .is_wysiwyg = "true";
defparam \u6|command1|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \u6|SA[11]~feeder (
// Equation(s):
// \u6|SA[11]~feeder_combout  = ( \u6|command1|SA [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|SA [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|SA[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|SA[11]~feeder .extended_lut = "off";
defparam \u6|SA[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|SA[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N34
dffeas \u6|SA[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|SA[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|SA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|SA[11] .is_wysiwyg = "true";
defparam \u6|SA[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \u6|mADDR~13 (
// Equation(s):
// \u6|mADDR~13_combout  = ( \u6|LessThan6~0_combout  & ( \u6|rWR1_ADDR [20] & ( (!\u6|LessThan5~0_combout  & (\u6|rRD2_ADDR [20])) # (\u6|LessThan5~0_combout  & ((\u6|rRD1_ADDR [20]))) ) ) ) # ( !\u6|LessThan6~0_combout  & ( \u6|rWR1_ADDR [20] & ( 
// (!\u6|LessThan5~0_combout ) # (\u6|rRD1_ADDR [20]) ) ) ) # ( \u6|LessThan6~0_combout  & ( !\u6|rWR1_ADDR [20] & ( (!\u6|LessThan5~0_combout  & (\u6|rRD2_ADDR [20])) # (\u6|LessThan5~0_combout  & ((\u6|rRD1_ADDR [20]))) ) ) ) # ( !\u6|LessThan6~0_combout  
// & ( !\u6|rWR1_ADDR [20] & ( (\u6|rRD1_ADDR [20] & \u6|LessThan5~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\u6|rRD2_ADDR [20]),
	.datac(!\u6|rRD1_ADDR [20]),
	.datad(!\u6|LessThan5~0_combout ),
	.datae(!\u6|LessThan6~0_combout ),
	.dataf(!\u6|rWR1_ADDR [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~13 .extended_lut = "off";
defparam \u6|mADDR~13 .lut_mask = 64'h000F330FFF0F330F;
defparam \u6|mADDR~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \u6|mADDR[20] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~13_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[20] .is_wysiwyg = "true";
defparam \u6|mADDR[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N34
dffeas \u6|control1|SADDR[20] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [20]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[20] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N30
cyclonev_lcell_comb \u6|command1|rw_flag~0 (
// Equation(s):
// \u6|command1|rw_flag~0_combout  = ( !\u6|command1|do_precharge~q  & ( !\u6|command1|do_load_mode~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|command1|do_load_mode~q ),
	.datad(gnd),
	.datae(!\u6|command1|do_precharge~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rw_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rw_flag~0 .extended_lut = "off";
defparam \u6|command1|rw_flag~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \u6|command1|rw_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N45
cyclonev_lcell_comb \u6|command1|BA~0 (
// Equation(s):
// \u6|command1|BA~0_combout  = ( \u3|oRST_0~q  & ( (\u6|control1|SADDR [20] & \u6|command1|rw_flag~0_combout ) ) )

	.dataa(!\u6|control1|SADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u6|command1|rw_flag~0_combout ),
	.datae(gnd),
	.dataf(!\u3|oRST_0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|BA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|BA~0 .extended_lut = "off";
defparam \u6|command1|BA~0 .lut_mask = 64'h0000000000550055;
defparam \u6|command1|BA~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N47
dffeas \u6|command1|BA[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|BA~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|BA[0] .is_wysiwyg = "true";
defparam \u6|command1|BA[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N43
dffeas \u6|BA[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|BA [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|BA[0] .is_wysiwyg = "true";
defparam \u6|BA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \u6|mADDR~14 (
// Equation(s):
// \u6|mADDR~14_combout  = ( \u6|rRD1_ADDR [21] & ( ((!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [21]))) # (\u6|LessThan6~0_combout  & (\u6|rRD2_ADDR [21]))) # (\u6|LessThan5~0_combout ) ) ) # ( !\u6|rRD1_ADDR [21] & ( (!\u6|LessThan5~0_combout  & 
// ((!\u6|LessThan6~0_combout  & ((\u6|rWR1_ADDR [21]))) # (\u6|LessThan6~0_combout  & (\u6|rRD2_ADDR [21])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rRD2_ADDR [21]),
	.datad(!\u6|rWR1_ADDR [21]),
	.datae(gnd),
	.dataf(!\u6|rRD1_ADDR [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~14 .extended_lut = "off";
defparam \u6|mADDR~14 .lut_mask = 64'h048C048C37BF37BF;
defparam \u6|mADDR~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \u6|mADDR[21] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~14_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[21] .is_wysiwyg = "true";
defparam \u6|mADDR[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \u6|control1|SADDR[21] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [21]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[21] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N12
cyclonev_lcell_comb \u6|command1|BA~1 (
// Equation(s):
// \u6|command1|BA~1_combout  = (\u3|oRST_0~q  & (\u6|control1|SADDR [21] & \u6|command1|rw_flag~0_combout ))

	.dataa(!\u3|oRST_0~q ),
	.datab(!\u6|control1|SADDR [21]),
	.datac(!\u6|command1|rw_flag~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|BA~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|BA~1 .extended_lut = "off";
defparam \u6|command1|BA~1 .lut_mask = 64'h0101010101010101;
defparam \u6|command1|BA~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N13
dffeas \u6|command1|BA[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|BA~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|BA[1] .is_wysiwyg = "true";
defparam \u6|command1|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N36
cyclonev_lcell_comb \u6|BA[1]~feeder (
// Equation(s):
// \u6|BA[1]~feeder_combout  = ( \u6|command1|BA [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|BA [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|BA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|BA[1]~feeder .extended_lut = "off";
defparam \u6|BA[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|BA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N37
dffeas \u6|BA[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|BA[1] .is_wysiwyg = "true";
defparam \u6|BA[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N48
cyclonev_lcell_comb \u6|command1|CAS_N~0 (
// Equation(s):
// \u6|command1|CAS_N~0_combout  = ( \u6|command1|do_load_mode~q  & ( \u6|command1|do_rw~q  & ( (\u6|command1|do_precharge~q  & !\u6|command1|do_refresh~DUPLICATE_q ) ) ) ) # ( !\u6|command1|do_load_mode~q  & ( \u6|command1|do_rw~q  & ( 
// (!\u6|command1|do_refresh~DUPLICATE_q  & ((\u6|command1|always4~0_combout ) # (\u6|command1|do_precharge~q ))) ) ) ) # ( \u6|command1|do_load_mode~q  & ( !\u6|command1|do_rw~q  & ( (\u6|command1|do_precharge~q  & !\u6|command1|do_refresh~DUPLICATE_q ) ) ) 
// ) # ( !\u6|command1|do_load_mode~q  & ( !\u6|command1|do_rw~q  & ( !\u6|command1|do_refresh~DUPLICATE_q  ) ) )

	.dataa(!\u6|command1|do_precharge~q ),
	.datab(!\u6|command1|always4~0_combout ),
	.datac(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u6|command1|do_load_mode~q ),
	.dataf(!\u6|command1|do_rw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|CAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|CAS_N~0 .extended_lut = "off";
defparam \u6|command1|CAS_N~0 .lut_mask = 64'hF0F0505070705050;
defparam \u6|command1|CAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N49
dffeas \u6|command1|CAS_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|oRST_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CAS_N .is_wysiwyg = "true";
defparam \u6|command1|CAS_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \u6|CAS_N~0 (
// Equation(s):
// \u6|CAS_N~0_combout  = ( \u6|ST[1]~DUPLICATE_q  & ( ((\u6|Equal5~0_combout  & (\u6|ST [0] & \u6|Equal0~1_combout ))) # (\u6|command1|CAS_N~q ) ) ) # ( !\u6|ST[1]~DUPLICATE_q  & ( \u6|command1|CAS_N~q  ) )

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST [0]),
	.datac(!\u6|Equal0~1_combout ),
	.datad(!\u6|command1|CAS_N~q ),
	.datae(gnd),
	.dataf(!\u6|ST[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|CAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|CAS_N~0 .extended_lut = "off";
defparam \u6|CAS_N~0 .lut_mask = 64'h00FF00FF01FF01FF;
defparam \u6|CAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N1
dffeas \u6|CAS_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|CAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CAS_N .is_wysiwyg = "true";
defparam \u6|CAS_N .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N52
dffeas \u6|command1|CKE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u3|oRST_0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CKE .is_wysiwyg = "true";
defparam \u6|command1|CKE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N4
dffeas \u6|CKE (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|CKE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CKE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CKE .is_wysiwyg = "true";
defparam \u6|CKE .power_up = "low";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y63_N1
cyclonev_pll_output_counter \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 2;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 7;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 4;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "-3055 ps";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G1
cyclonev_clkena \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \u6|mADDR~15 (
// Equation(s):
// \u6|mADDR~15_combout  = ( \u6|rRD2_ADDR [22] & ( (!\u6|LessThan5~0_combout  & (((\u6|rWR1_ADDR [22])) # (\u6|LessThan6~0_combout ))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [22])))) ) ) # ( !\u6|rRD2_ADDR [22] & ( (!\u6|LessThan5~0_combout  & 
// (!\u6|LessThan6~0_combout  & (\u6|rWR1_ADDR [22]))) # (\u6|LessThan5~0_combout  & (((\u6|rRD1_ADDR [22])))) ) )

	.dataa(!\u6|LessThan6~0_combout ),
	.datab(!\u6|LessThan5~0_combout ),
	.datac(!\u6|rWR1_ADDR [22]),
	.datad(!\u6|rRD1_ADDR [22]),
	.datae(gnd),
	.dataf(!\u6|rRD2_ADDR [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mADDR~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mADDR~15 .extended_lut = "off";
defparam \u6|mADDR~15 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \u6|mADDR~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \u6|mADDR[22] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mADDR~15_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u6|mLENGTH[7]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mADDR[22] .is_wysiwyg = "true";
defparam \u6|mADDR[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \u6|control1|SADDR[22] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|mADDR [22]),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|control1|SADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|control1|SADDR[22] .is_wysiwyg = "true";
defparam \u6|control1|SADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N3
cyclonev_lcell_comb \u6|command1|CS_N~0 (
// Equation(s):
// \u6|command1|CS_N~0_combout  = ( \u6|command1|rw_flag~0_combout  & ( (!\u6|command1|do_refresh~DUPLICATE_q  & (!\u6|command1|do_initial~q  & \u6|control1|SADDR [22])) ) )

	.dataa(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datab(!\u6|command1|do_initial~q ),
	.datac(!\u6|control1|SADDR [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|command1|rw_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|CS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|CS_N~0 .extended_lut = "off";
defparam \u6|command1|CS_N~0 .lut_mask = 64'h0000000008080808;
defparam \u6|command1|CS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N5
dffeas \u6|command1|CS_N[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|CS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|oRST_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|CS_N[0] .is_wysiwyg = "true";
defparam \u6|command1|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y2_N1
dffeas \u6|CS_N[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|CS_N [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|CS_N [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|CS_N[0] .is_wysiwyg = "true";
defparam \u6|CS_N[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N27
cyclonev_lcell_comb \u6|LessThan0~0 (
// Equation(s):
// \u6|LessThan0~0_combout  = (\u6|Equal5~0_combout  & (\u6|Equal5~1_combout  & ((!\u6|ST [0]) # (!\u6|ST[1]~DUPLICATE_q ))))

	.dataa(!\u6|Equal5~0_combout ),
	.datab(!\u6|ST [0]),
	.datac(!\u6|Equal5~1_combout ),
	.datad(!\u6|ST[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|LessThan0~0 .extended_lut = "off";
defparam \u6|LessThan0~0 .lut_mask = 64'h0504050405040504;
defparam \u6|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N21
cyclonev_lcell_comb \u6|DQM~0 (
// Equation(s):
// \u6|DQM~0_combout  = ( \u6|Read~q  & ( \u6|Equal0~0_combout  & ( (\u6|Write~DUPLICATE_q ) # (\u6|LessThan0~0_combout ) ) ) ) # ( !\u6|Read~q  & ( \u6|Equal0~0_combout  ) ) # ( \u6|Read~q  & ( !\u6|Equal0~0_combout  & ( \u6|LessThan0~0_combout  ) ) ) # ( 
// !\u6|Read~q  & ( !\u6|Equal0~0_combout  & ( (!\u6|Write~DUPLICATE_q ) # (\u6|LessThan0~0_combout ) ) ) )

	.dataa(!\u6|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\u6|Write~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\u6|Read~q ),
	.dataf(!\u6|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|DQM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|DQM~0 .extended_lut = "off";
defparam \u6|DQM~0 .lut_mask = 64'hF5F55555FFFF5F5F;
defparam \u6|DQM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N19
dffeas \u6|DQM[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|DQM~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|DQM [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|DQM[0] .is_wysiwyg = "true";
defparam \u6|DQM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N3
cyclonev_lcell_comb \u6|command1|rw_flag~1 (
// Equation(s):
// \u6|command1|rw_flag~1_combout  = ( \u6|command1|do_reada~q  ) # ( !\u6|command1|do_reada~q  & ( (!\u6|command1|do_refresh~DUPLICATE_q  & (!\u6|command1|do_writea~q  & (\u6|command1|rw_flag~0_combout  & \u6|command1|rw_flag~q ))) ) )

	.dataa(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datab(!\u6|command1|do_writea~q ),
	.datac(!\u6|command1|rw_flag~0_combout ),
	.datad(!\u6|command1|rw_flag~q ),
	.datae(gnd),
	.dataf(!\u6|command1|do_reada~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|rw_flag~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|rw_flag~1 .extended_lut = "off";
defparam \u6|command1|rw_flag~1 .lut_mask = 64'h00080008FFFFFFFF;
defparam \u6|command1|rw_flag~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N4
dffeas \u6|command1|rw_flag (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|rw_flag~1_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(\u6|control1|INIT_REQ~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|rw_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|rw_flag .is_wysiwyg = "true";
defparam \u6|command1|rw_flag .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N6
cyclonev_lcell_comb \u6|command1|RAS_N~0 (
// Equation(s):
// \u6|command1|RAS_N~0_combout  = ( \u6|command1|do_load_mode~q  & ( \u6|command1|oe4~q  & ( (!\u6|command1|do_refresh~DUPLICATE_q  & \u6|command1|do_precharge~q ) ) ) ) # ( !\u6|command1|do_load_mode~q  & ( \u6|command1|oe4~q  & ( 
// (!\u6|command1|do_refresh~DUPLICATE_q  & ((!\u6|command1|always4~0_combout ) # (\u6|command1|do_precharge~q ))) ) ) ) # ( \u6|command1|do_load_mode~q  & ( !\u6|command1|oe4~q  & ( (\u6|command1|rw_flag~q  & (!\u6|command1|do_refresh~DUPLICATE_q  & 
// \u6|command1|do_precharge~q )) ) ) ) # ( !\u6|command1|do_load_mode~q  & ( !\u6|command1|oe4~q  & ( (!\u6|command1|do_refresh~DUPLICATE_q  & ((!\u6|command1|do_precharge~q  & ((!\u6|command1|always4~0_combout ))) # (\u6|command1|do_precharge~q  & 
// (\u6|command1|rw_flag~q )))) ) ) )

	.dataa(!\u6|command1|rw_flag~q ),
	.datab(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datac(!\u6|command1|do_precharge~q ),
	.datad(!\u6|command1|always4~0_combout ),
	.datae(!\u6|command1|do_load_mode~q ),
	.dataf(!\u6|command1|oe4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|RAS_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|RAS_N~0 .extended_lut = "off";
defparam \u6|command1|RAS_N~0 .lut_mask = 64'hC4040404CC0C0C0C;
defparam \u6|command1|RAS_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N7
dffeas \u6|command1|RAS_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|RAS_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|oRST_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|RAS_N .is_wysiwyg = "true";
defparam \u6|command1|RAS_N .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N41
dffeas \u6|RAS_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|RAS_N~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|RAS_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|RAS_N .is_wysiwyg = "true";
defparam \u6|RAS_N .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N22
dffeas \u6|DQM[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|DQM~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|DQM [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|DQM[1] .is_wysiwyg = "true";
defparam \u6|DQM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \u6|command1|WE_N~0 (
// Equation(s):
// \u6|command1|WE_N~0_combout  = ( \u6|command1|rw_flag~q  & ( \u6|command1|do_rw~q  & ( (\u6|command1|rw_flag~0_combout ) # (\u6|command1|do_refresh~DUPLICATE_q ) ) ) ) # ( !\u6|command1|rw_flag~q  & ( \u6|command1|do_rw~q  & ( 
// ((\u6|command1|always4~0_combout  & \u6|command1|rw_flag~0_combout )) # (\u6|command1|do_refresh~DUPLICATE_q ) ) ) ) # ( \u6|command1|rw_flag~q  & ( !\u6|command1|do_rw~q  & ( (\u6|command1|rw_flag~0_combout ) # (\u6|command1|do_refresh~DUPLICATE_q ) ) ) 
// ) # ( !\u6|command1|rw_flag~q  & ( !\u6|command1|do_rw~q  & ( (\u6|command1|rw_flag~0_combout ) # (\u6|command1|do_refresh~DUPLICATE_q ) ) ) )

	.dataa(!\u6|command1|always4~0_combout ),
	.datab(gnd),
	.datac(!\u6|command1|do_refresh~DUPLICATE_q ),
	.datad(!\u6|command1|rw_flag~0_combout ),
	.datae(!\u6|command1|rw_flag~q ),
	.dataf(!\u6|command1|do_rw~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|command1|WE_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|command1|WE_N~0 .extended_lut = "off";
defparam \u6|command1|WE_N~0 .lut_mask = 64'h0FFF0FFF0F5F0FFF;
defparam \u6|command1|WE_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N37
dffeas \u6|command1|WE_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|command1|WE_N~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u3|oRST_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|command1|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|command1|WE_N .is_wysiwyg = "true";
defparam \u6|command1|WE_N .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N34
dffeas \u6|WE_N (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u6|command1|WE_N~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u6|Equal0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|WE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u6|WE_N .is_wysiwyg = "true";
defparam \u6|WE_N .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N42
cyclonev_lcell_comb \u1|u0|I2C_SCLK~0 (
// Equation(s):
// \u1|u0|I2C_SCLK~0_combout  = ( \u1|u0|SD_COUNTER [0] & ( (\u1|u0|SD_COUNTER [2] & (\u1|u0|SD_COUNTER [4] & \u1|u0|SD_COUNTER [3])) ) ) # ( !\u1|u0|SD_COUNTER [0] & ( (!\u1|u0|SD_COUNTER [2] & (!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & (!\u1|u0|SD_COUNTER [4] & 
// !\u1|u0|SD_COUNTER [3]))) # (\u1|u0|SD_COUNTER [2] & (((\u1|u0|SD_COUNTER [4] & \u1|u0|SD_COUNTER [3])))) ) )

	.dataa(!\u1|u0|SD_COUNTER [2]),
	.datab(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datac(!\u1|u0|SD_COUNTER [4]),
	.datad(!\u1|u0|SD_COUNTER [3]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|I2C_SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|I2C_SCLK~0 .extended_lut = "off";
defparam \u1|u0|I2C_SCLK~0 .lut_mask = 64'h8005800500050005;
defparam \u1|u0|I2C_SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N9
cyclonev_lcell_comb \u1|u0|SCLK~0 (
// Equation(s):
// \u1|u0|SCLK~0_combout  = ( \u1|u0|SD_COUNTER [0] & ( (\u1|u0|SD_COUNTER [4] & (\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & \u1|u0|SD_COUNTER [2])) ) ) # ( !\u1|u0|SD_COUNTER [0] & ( (!\u1|u0|SD_COUNTER [4] & (!\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & 
// !\u1|u0|SD_COUNTER [2])) ) )

	.dataa(!\u1|u0|SD_COUNTER [4]),
	.datab(gnd),
	.datac(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datad(!\u1|u0|SD_COUNTER [2]),
	.datae(gnd),
	.dataf(!\u1|u0|SD_COUNTER [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SCLK~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SCLK~0 .extended_lut = "off";
defparam \u1|u0|SCLK~0 .lut_mask = 64'hA000A00000050005;
defparam \u1|u0|SCLK~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N24
cyclonev_lcell_comb \u1|u0|Selector1~0 (
// Equation(s):
// \u1|u0|Selector1~0_combout  = ( \u1|u0|SD_COUNTER [2] & ( \u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & \u1|u0|SD_COUNTER [4]))) ) ) ) # ( \u1|u0|SD_COUNTER [2] & ( 
// !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (\u1|u0|SD_COUNTER [0] & (\u1|u0|SD_COUNTER [3] & (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & \u1|u0|SD_COUNTER [4]))) ) ) ) # ( !\u1|u0|SD_COUNTER [2] & ( !\u1|u0|SD_COUNTER[1]~DUPLICATE_q  & ( (!\u1|u0|SD_COUNTER [3] & 
// (\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & !\u1|u0|SD_COUNTER [4])) ) ) )

	.dataa(!\u1|u0|SD_COUNTER [0]),
	.datab(!\u1|u0|SD_COUNTER [3]),
	.datac(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datad(!\u1|u0|SD_COUNTER [4]),
	.datae(!\u1|u0|SD_COUNTER [2]),
	.dataf(!\u1|u0|SD_COUNTER[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|Selector1~0 .extended_lut = "off";
defparam \u1|u0|Selector1~0 .lut_mask = 64'h0C00000100000001;
defparam \u1|u0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y73_N6
cyclonev_lcell_comb \u1|u0|SCLK~1 (
// Equation(s):
// \u1|u0|SCLK~1_combout  = ( \u1|u0|ACK3~0_combout  & ( (!\u1|u0|Selector1~0_combout  & ((\u1|u0|SCLK~q ))) # (\u1|u0|Selector1~0_combout  & (!\u1|u0|SCLK~0_combout )) ) ) # ( !\u1|u0|ACK3~0_combout  & ( (\u1|u0|SCLK~q ) # (\u1|u0|Selector1~0_combout ) ) )

	.dataa(gnd),
	.datab(!\u1|u0|SCLK~0_combout ),
	.datac(!\u1|u0|Selector1~0_combout ),
	.datad(!\u1|u0|SCLK~q ),
	.datae(gnd),
	.dataf(!\u1|u0|ACK3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|SCLK~1 .extended_lut = "off";
defparam \u1|u0|SCLK~1 .lut_mask = 64'h0FFF0FFF0CFC0CFC;
defparam \u1|u0|SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y73_N49
dffeas \u1|u0|SCLK (
	.clk(\u1|mI2C_CTRL_CLK~q ),
	.d(gnd),
	.asdata(\u1|u0|SCLK~1_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|u0|SCLK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|u0|SCLK .is_wysiwyg = "true";
defparam \u1|u0|SCLK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N48
cyclonev_lcell_comb \u1|u0|I2C_SCLK~1 (
// Equation(s):
// \u1|u0|I2C_SCLK~1_combout  = ( \u1|mI2C_CTRL_CLK~q  & ( !\u1|u0|SCLK~q  ) ) # ( !\u1|mI2C_CTRL_CLK~q  & ( (!\u1|u0|SCLK~q ) # ((\u1|u0|SD_COUNTER[5]~DUPLICATE_q  & !\u1|u0|I2C_SCLK~0_combout )) ) )

	.dataa(!\u1|u0|SD_COUNTER[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|u0|I2C_SCLK~0_combout ),
	.datad(!\u1|u0|SCLK~q ),
	.datae(gnd),
	.dataf(!\u1|mI2C_CTRL_CLK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|u0|I2C_SCLK~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|u0|I2C_SCLK~1 .extended_lut = "off";
defparam \u1|u0|I2C_SCLK~1 .lut_mask = 64'hFF50FF50FF00FF00;
defparam \u1|u0|I2C_SCLK~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N27
cyclonev_lcell_comb \u0|u0|WideOr6~0 (
// Equation(s):
// \u0|u0|WideOr6~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  & ( !\SW[2]~input_o  $ (!\SW[1]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( 
// (\SW[2]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr6~0 .extended_lut = "off";
defparam \u0|u0|WideOr6~0 .lut_mask = 64'h50500000A0A05A5A;
defparam \u0|u0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N42
cyclonev_lcell_comb \u0|u0|WideOr5~0 (
// Equation(s):
// \u0|u0|WideOr5~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  & ( \SW[1]~input_o  ) ) ) # ( !\SW[3]~input_o  & ( \SW[0]~input_o  & ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[0]~input_o  & ( \SW[2]~input_o  ) ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & \SW[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr5~0 .extended_lut = "off";
defparam \u0|u0|WideOr5~0 .lut_mask = 64'h03030F0F0C0C3333;
defparam \u0|u0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N15
cyclonev_lcell_comb \u0|u0|WideOr4~0 (
// Equation(s):
// \u0|u0|WideOr4~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  & ( (\SW[2]~input_o  & \SW[1]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[0]~input_o  & ( \SW[2]~input_o  ) ) ) # ( !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( (!\SW[2]~input_o  & 
// \SW[1]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr4~0 .extended_lut = "off";
defparam \u0|u0|WideOr4~0 .lut_mask = 64'h0A0A555500000505;
defparam \u0|u0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N54
cyclonev_lcell_comb \u0|u0|WideOr3~0 (
// Equation(s):
// \u0|u0|WideOr3~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  & ( !\SW[1]~input_o  $ (\SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[0]~input_o  & ( !\SW[1]~input_o  $ (\SW[2]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[0]~input_o  & ( 
// (\SW[1]~input_o  & !\SW[2]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( (!\SW[1]~input_o  & \SW[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr3~0 .extended_lut = "off";
defparam \u0|u0|WideOr3~0 .lut_mask = 64'h0C0C3030C3C3C3C3;
defparam \u0|u0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N39
cyclonev_lcell_comb \u0|u0|WideOr2~0 (
// Equation(s):
// \u0|u0|WideOr2~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  & ( (!\SW[2]~input_o  & !\SW[1]~input_o ) ) ) ) # ( !\SW[3]~input_o  & ( \SW[0]~input_o  ) ) # ( !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( (\SW[2]~input_o  & !\SW[1]~input_o ) ) ) )

	.dataa(!\SW[2]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr2~0 .extended_lut = "off";
defparam \u0|u0|WideOr2~0 .lut_mask = 64'h50500000FFFFA0A0;
defparam \u0|u0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N6
cyclonev_lcell_comb \u0|u0|WideOr1~0 (
// Equation(s):
// \u0|u0|WideOr1~0_combout  = ( \SW[0]~input_o  & ( !\SW[3]~input_o  $ (((!\SW[1]~input_o  & \SW[2]~input_o ))) ) ) # ( !\SW[0]~input_o  & ( (\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[3]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(!\SW[3]~input_o ),
	.datae(gnd),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr1~0 .extended_lut = "off";
defparam \u0|u0|WideOr1~0 .lut_mask = 64'h30003000F30CF30C;
defparam \u0|u0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N0
cyclonev_lcell_comb \u0|u0|WideOr0~0 (
// Equation(s):
// \u0|u0|WideOr0~0_combout  = ( \SW[3]~input_o  & ( \SW[0]~input_o  ) ) # ( !\SW[3]~input_o  & ( \SW[0]~input_o  & ( !\SW[1]~input_o  $ (!\SW[2]~input_o ) ) ) ) # ( \SW[3]~input_o  & ( !\SW[0]~input_o  & ( (!\SW[2]~input_o ) # (\SW[1]~input_o ) ) ) ) # ( 
// !\SW[3]~input_o  & ( !\SW[0]~input_o  & ( (\SW[2]~input_o ) # (\SW[1]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(!\SW[3]~input_o ),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u0|WideOr0~0 .extended_lut = "off";
defparam \u0|u0|WideOr0~0 .lut_mask = 64'h3F3FF3F33C3CFFFF;
defparam \u0|u0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N9
cyclonev_lcell_comb \u0|u1|WideOr6~0 (
// Equation(s):
// \u0|u1|WideOr6~0_combout  = ( \SW[4]~input_o  & ( (!\SW[7]~input_o  & (!\SW[5]~input_o  & !\SW[6]~input_o )) # (\SW[7]~input_o  & (!\SW[5]~input_o  $ (!\SW[6]~input_o ))) ) ) # ( !\SW[4]~input_o  & ( (!\SW[7]~input_o  & (!\SW[5]~input_o  & \SW[6]~input_o 
// )) ) )

	.dataa(!\SW[7]~input_o ),
	.datab(gnd),
	.datac(!\SW[5]~input_o ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr6~0 .extended_lut = "off";
defparam \u0|u1|WideOr6~0 .lut_mask = 64'h00A000A0A550A550;
defparam \u0|u1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N18
cyclonev_lcell_comb \u0|u1|WideOr5~0 (
// Equation(s):
// \u0|u1|WideOr5~0_combout  = ( \SW[7]~input_o  & ( (!\SW[4]~input_o  & (\SW[6]~input_o )) # (\SW[4]~input_o  & ((\SW[5]~input_o ))) ) ) # ( !\SW[7]~input_o  & ( (\SW[6]~input_o  & (!\SW[4]~input_o  $ (!\SW[5]~input_o ))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr5~0 .extended_lut = "off";
defparam \u0|u1|WideOr5~0 .lut_mask = 64'h1144114444774477;
defparam \u0|u1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N21
cyclonev_lcell_comb \u0|u1|WideOr4~0 (
// Equation(s):
// \u0|u1|WideOr4~0_combout  = (!\SW[6]~input_o  & (!\SW[4]~input_o  & (!\SW[7]~input_o  & \SW[5]~input_o ))) # (\SW[6]~input_o  & (\SW[7]~input_o  & ((!\SW[4]~input_o ) # (\SW[5]~input_o ))))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr4~0 .extended_lut = "off";
defparam \u0|u1|WideOr4~0 .lut_mask = 64'h0485048504850485;
defparam \u0|u1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N48
cyclonev_lcell_comb \u0|u1|WideOr3~0 (
// Equation(s):
// \u0|u1|WideOr3~0_combout  = ( \SW[7]~input_o  & ( (!\SW[6]~input_o  & (!\SW[4]~input_o  $ (!\SW[5]~input_o ))) # (\SW[6]~input_o  & (\SW[4]~input_o  & \SW[5]~input_o )) ) ) # ( !\SW[7]~input_o  & ( (!\SW[6]~input_o  & (\SW[4]~input_o  & !\SW[5]~input_o )) 
// # (\SW[6]~input_o  & (!\SW[4]~input_o  $ (\SW[5]~input_o ))) ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr3~0 .extended_lut = "off";
defparam \u0|u1|WideOr3~0 .lut_mask = 64'h6611661122992299;
defparam \u0|u1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N51
cyclonev_lcell_comb \u0|u1|WideOr2~0 (
// Equation(s):
// \u0|u1|WideOr2~0_combout  = (!\SW[5]~input_o  & ((!\SW[6]~input_o  & (\SW[4]~input_o )) # (\SW[6]~input_o  & ((!\SW[7]~input_o ))))) # (\SW[5]~input_o  & (((\SW[4]~input_o  & !\SW[7]~input_o ))))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr2~0 .extended_lut = "off";
defparam \u0|u1|WideOr2~0 .lut_mask = 64'h7230723072307230;
defparam \u0|u1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N30
cyclonev_lcell_comb \u0|u1|WideOr1~0 (
// Equation(s):
// \u0|u1|WideOr1~0_combout  = ( \SW[7]~input_o  & ( (\SW[6]~input_o  & (\SW[4]~input_o  & !\SW[5]~input_o )) ) ) # ( !\SW[7]~input_o  & ( (!\SW[6]~input_o  & ((\SW[5]~input_o ) # (\SW[4]~input_o ))) # (\SW[6]~input_o  & (\SW[4]~input_o  & \SW[5]~input_o )) 
// ) )

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(gnd),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr1~0 .extended_lut = "off";
defparam \u0|u1|WideOr1~0 .lut_mask = 64'h22BB22BB11001100;
defparam \u0|u1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y4_N33
cyclonev_lcell_comb \u0|u1|WideOr0~0 (
// Equation(s):
// \u0|u1|WideOr0~0_combout  = (!\SW[4]~input_o  & ((!\SW[6]~input_o  $ (!\SW[7]~input_o )) # (\SW[5]~input_o ))) # (\SW[4]~input_o  & ((!\SW[6]~input_o  $ (!\SW[5]~input_o )) # (\SW[7]~input_o )))

	.dataa(!\SW[6]~input_o ),
	.datab(!\SW[4]~input_o ),
	.datac(!\SW[7]~input_o ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u1|WideOr0~0 .extended_lut = "off";
defparam \u0|u1|WideOr0~0 .lut_mask = 64'h5BEF5BEF5BEF5BEF;
defparam \u0|u1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N48
cyclonev_lcell_comb \u0|u2|Decoder0~0 (
// Equation(s):
// \u0|u2|Decoder0~0_combout  = ( \SW[8]~input_o  & ( !\SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Decoder0~0 .extended_lut = "off";
defparam \u0|u2|Decoder0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|u2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N30
cyclonev_lcell_comb \u0|u2|Decoder0~1 (
// Equation(s):
// \u0|u2|Decoder0~1_combout  = ( !\SW[8]~input_o  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Decoder0~1 .extended_lut = "off";
defparam \u0|u2|Decoder0~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|u2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y22_N39
cyclonev_lcell_comb \u0|u2|Decoder0~2 (
// Equation(s):
// \u0|u2|Decoder0~2_combout  = ( \SW[8]~input_o  ) # ( !\SW[8]~input_o  & ( \SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|u2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|u2|Decoder0~2 .extended_lut = "off";
defparam \u0|u2|Decoder0~2 .lut_mask = 64'h55555555FFFFFFFF;
defparam \u0|u2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \u6|mDATAOUT[0]~feeder (
// Equation(s):
// \u6|mDATAOUT[0]~feeder_combout  = ( \DRAM_DQ[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[0]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N59
dffeas \u6|mDATAOUT[0] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[0] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = ( !\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \u6|mDATAOUT[1] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[1] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \u6|mDATAOUT[2]~feeder (
// Equation(s):
// \u6|mDATAOUT[2]~feeder_combout  = ( \DRAM_DQ[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[2]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \u6|mDATAOUT[2] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[2] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \u6|mDATAOUT[3]~feeder (
// Equation(s):
// \u6|mDATAOUT[3]~feeder_combout  = ( \DRAM_DQ[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[3]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \u6|mDATAOUT[3] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[3] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N11
dffeas \u6|mDATAOUT[4] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[4] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \u6|mDATAOUT[5]~feeder (
// Equation(s):
// \u6|mDATAOUT[5]~feeder_combout  = ( \DRAM_DQ[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[5]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \u6|mDATAOUT[5] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[5] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \u6|mDATAOUT[6]~feeder (
// Equation(s):
// \u6|mDATAOUT[6]~feeder_combout  = ( \DRAM_DQ[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[6]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \u6|mDATAOUT[6] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[6] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N59
dffeas \u6|mDATAOUT[7] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[7] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \u6|mDATAOUT[8]~feeder (
// Equation(s):
// \u6|mDATAOUT[8]~feeder_combout  = ( \DRAM_DQ[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[8]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \u6|mDATAOUT[8] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[8] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \u6|mDATAOUT[9] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[9] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \u6|mDATAOUT[10]~feeder (
// Equation(s):
// \u6|mDATAOUT[10]~feeder_combout  = ( \DRAM_DQ[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[10]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \u6|mDATAOUT[10] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[10] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y3_N11
dffeas \u6|mDATAOUT[11] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[11] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \u6|mDATAOUT[12]~feeder (
// Equation(s):
// \u6|mDATAOUT[12]~feeder_combout  = ( \DRAM_DQ[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[12]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \u6|mDATAOUT[12] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[12] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \u6|mDATAOUT[13]~feeder (
// Equation(s):
// \u6|mDATAOUT[13]~feeder_combout  = ( \DRAM_DQ[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[13]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \u6|mDATAOUT[13] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[13] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X27_Y3_N11
dffeas \u6|mDATAOUT[14] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[14] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \u6|mDATAOUT[15]~feeder (
// Equation(s):
// \u6|mDATAOUT[15]~feeder_combout  = ( \DRAM_DQ[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRAM_DQ[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|mDATAOUT[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|mDATAOUT[15]~feeder .extended_lut = "off";
defparam \u6|mDATAOUT[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u6|mDATAOUT[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \u6|mDATAOUT[15] (
	.clk(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\u6|mDATAOUT[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u6|mDATAOUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u6|mDATAOUT[15] .is_wysiwyg = "true";
defparam \u6|mDATAOUT[15] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\TD_CLK27~inputCLKENA0_outclk ),
	.ena0(\u6|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u3|oRST_0~q ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\u6|mDATAOUT [15],\u6|mDATAOUT [14],\u6|mDATAOUT [13],\u6|mDATAOUT [12],\u6|mDATAOUT [11],\u6|mDATAOUT [10],\u6|mDATAOUT [9],\u6|mDATAOUT [8],\u6|mDATAOUT [7],\u6|mDATAOUT [6],\u6|mDATAOUT [5],\u6|mDATAOUT [4],\u6|mDATAOUT [3],\u6|mDATAOUT [2],\u6|mDATAOUT [1],\u6|mDATAOUT [0]}),
	.portaaddr({\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [7],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [6],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [5],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [2],\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [1],
\u6|read_fifo1|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\u6|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~DUPLICATE_q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~DUPLICATE_q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\u6|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell (
// Equation(s):
// \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout  = !\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .extended_lut = "off";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 (
	.portawe(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.clk0(\u6|sdram_pll1|sdram_pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\TD_CLK27~inputCLKENA0_outclk ),
	.ena0(\u6|read_fifo2|dcfifo_component|auto_generated|valid_wrreq~1_combout ),
	.ena1(\u6|read_fifo2|dcfifo_component|auto_generated|valid_rdreq~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(!\u3|oRST_0~q ),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\u6|mDATAOUT [15],\u6|mDATAOUT [14],\u6|mDATAOUT [13],\u6|mDATAOUT [12],\u6|mDATAOUT [11],\u6|mDATAOUT [10],\u6|mDATAOUT [9],\u6|mDATAOUT [8],\u6|mDATAOUT [7],\u6|mDATAOUT [6],\u6|mDATAOUT [5],\u6|mDATAOUT [4],\u6|mDATAOUT [3],\u6|mDATAOUT [2],\u6|mDATAOUT [1],\u6|mDATAOUT [0]}),
	.portaaddr({\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor8~combout ,\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE_q ,\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [6],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [5],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [4],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [3],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [2],
\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [1],\u6|read_fifo2|dcfifo_component|auto_generated|wrptr_g [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\u6|read_fifo2|dcfifo_component|auto_generated|ram_address_b[8]~0_combout ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~DUPLICATE_q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~q ,
\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~DUPLICATE_q ,\u6|read_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk0_core_clock_enable = "ena0";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .clk1_output_clock_enable = "ena1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_offset_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .data_interleave_width_in_bits = 1;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .logical_ram_name = "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .operation_mode = "dual_port";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_address_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_byte_enable_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clear = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_out_clock = "none";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_data_width = 20;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_first_bit_number = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_last_address = 511;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_depth = 512;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_address_width = 9;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clear = "clear1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_out_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_data_width = 20;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_address = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_first_bit_number = 0;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_last_address = 511;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_depth = 512;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_logical_ram_width = 16;
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .port_b_read_enable_clock = "clock1";
defparam \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \mYCbCr_d[2]~0 (
// Equation(s):
// \mYCbCr_d[2]~0_combout  = ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]))) ) ) # ( 
// !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]))))) # 
// (\u9|LessThan1~1_combout  & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2])) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datab(!\u9|LessThan1~1_combout ),
	.datac(!\u9|V_Cont [0]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [2]),
	.datae(!\u9|LessThan1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[2]~0 .extended_lut = "off";
defparam \mYCbCr_d[2]~0 .lut_mask = 64'h515D505F515D505F;
defparam \mYCbCr_d[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \u9|oRequest (
// Equation(s):
// \u9|oRequest~combout  = ( !\u9|LessThan3~1_combout  & ( !\u9|LessThan1~2_combout  & ( (!\u9|LessThan0~0_combout  & !\u9|LessThan2~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|LessThan0~0_combout ),
	.datad(!\u9|LessThan2~0_combout ),
	.datae(!\u9|LessThan3~1_combout ),
	.dataf(!\u9|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oRequest~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oRequest .extended_lut = "off";
defparam \u9|oRequest .lut_mask = 64'hF000000000000000;
defparam \u9|oRequest .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout  = ( !\u9|LessThan3~1_combout  & ( !\u9|LessThan1~2_combout  & ( (\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  & (!\u9|LessThan2~0_combout  & 
// !\u9|LessThan0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.datac(!\u9|LessThan2~0_combout ),
	.datad(!\u9|LessThan0~0_combout ),
	.datae(!\u9|LessThan3~1_combout ),
	.dataf(!\u9|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .lut_mask = 64'h3000000000000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 64'h000000000000AAAA;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N56
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .lut_mask = 64'h000000000000F0F0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N53
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .lut_mask = 64'h000000000000AAAA;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .lut_mask = 64'h000000000000CCCC;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .lut_mask = 64'h000000000000AAAA;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N50
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .lut_mask = 64'h000000000000CCCC;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N46
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .lut_mask = 64'h00000000000000FF;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N22
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .lut_mask = 64'h0000000000000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q  ) + ( VCC ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .lut_mask = 64'h000000000000AAAA;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N39
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout  = !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout 

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N40
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  = SUM(( GND ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout  = ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N37
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \mYCbCr_d[1]~6 (
// Equation(s):
// \mYCbCr_d[1]~6_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( ((!\u9|V_Cont [0]) # ((!\u9|LessThan1~0_combout  & \u9|LessThan1~1_combout ))) # (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1] & ( (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1] & (\u9|V_Cont [0] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))) ) )

	.dataa(!\u9|LessThan1~0_combout ),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.datac(!\u9|V_Cont [0]),
	.datad(!\u9|LessThan1~1_combout ),
	.datae(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[1]~6 .extended_lut = "off";
defparam \mYCbCr_d[1]~6 .lut_mask = 64'h0301F3FB0301F3FB;
defparam \mYCbCr_d[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF00005555;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q  ) + ( GND ) + ( 
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N7
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N10
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N13
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N16
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N19
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N22
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N25
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.cout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N28
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout  = ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & ( (!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & 
// (\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] & !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7])) ) )

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .lut_mask = 64'h000000000C000C00;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N8
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  = ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & ( (!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & 
// (\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])) ) )

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .lut_mask = 64'h00000000000A000A;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  = SUM(( GND ) + ( GND ) + ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  ) ) # ( 
// !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  ) ) # ( 
// \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( !\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  & ( 
// (\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4] & \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5])) ) ) )

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datae(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ),
	.dataf(!\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 64'h00000003FFFFFFFF;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y8_N1
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y8_N4
dffeas \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \mYCbCr_d[3]~1 (
// Equation(s):
// \mYCbCr_d[3]~1_combout  = ( \u9|V_Cont [0] & ( (!\u9|LessThan1~0_combout  & ((!\u9|LessThan1~1_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]))) # (\u9|LessThan1~1_combout  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) # (\u9|LessThan1~0_combout  & (((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3])))) ) ) # ( !\u9|V_Cont [0] & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3] ) )

	.dataa(!\u9|LessThan1~0_combout ),
	.datab(!\u9|LessThan1~1_combout ),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [3]),
	.datae(gnd),
	.dataf(!\u9|V_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[3]~1 .extended_lut = "off";
defparam \mYCbCr_d[3]~1 .lut_mask = 64'h0F0F0F0F02DF02DF;
defparam \mYCbCr_d[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \mYCbCr_d[4]~2 (
// Equation(s):
// \mYCbCr_d[4]~2_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (!\u9|V_Cont [0]) # (((\u9|LessThan1~1_combout  & !\u9|LessThan1~0_combout )) # (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4])) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ( (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))) ) )

	.dataa(!\u9|V_Cont [0]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datac(!\u9|LessThan1~1_combout ),
	.datad(!\u9|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[4]~2 .extended_lut = "off";
defparam \mYCbCr_d[4]~2 .lut_mask = 64'h10111011BFBBBFBB;
defparam \mYCbCr_d[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \mYCbCr_d[5]~3 (
// Equation(s):
// \mYCbCr_d[5]~3_combout  = ( \u9|LessThan1~1_combout  & ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b 
// [5])) ) ) ) # ( !\u9|LessThan1~1_combout  & ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5])) ) ) ) 
// # ( \u9|LessThan1~1_combout  & ( !\u9|LessThan1~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5] ) ) ) # ( !\u9|LessThan1~1_combout  & ( !\u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5])) ) ) )

	.dataa(!\u9|V_Cont [0]),
	.datab(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [5]),
	.datad(gnd),
	.datae(!\u9|LessThan1~1_combout ),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[5]~3 .extended_lut = "off";
defparam \mYCbCr_d[5]~3 .lut_mask = 64'h1B1B0F0F1B1B1B1B;
defparam \mYCbCr_d[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \mYCbCr_d[6]~4 (
// Equation(s):
// \mYCbCr_d[6]~4_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (!\u9|V_Cont [0]) # (((\u9|LessThan1~1_combout  & !\u9|LessThan1~0_combout )) # (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6])) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ( (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datad(!\u9|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[6]~4 .extended_lut = "off";
defparam \mYCbCr_d[6]~4 .lut_mask = 64'h02030203DFCFDFCF;
defparam \mYCbCr_d[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \mYCbCr_d[7]~5 (
// Equation(s):
// \mYCbCr_d[7]~5_combout  = ( \u9|V_Cont [0] & ( (!\u9|LessThan1~1_combout  & (((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) # (\u9|LessThan1~1_combout  & ((!\u9|LessThan1~0_combout  & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]))) # (\u9|LessThan1~0_combout  & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7])))) ) ) # ( !\u9|V_Cont [0] & ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b 
// [7] ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|LessThan1~0_combout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datad(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [7]),
	.datae(gnd),
	.dataf(!\u9|V_Cont [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[7]~5 .extended_lut = "off";
defparam \mYCbCr_d[7]~5 .lut_mask = 64'h00FF00FF0B4F0B4F;
defparam \mYCbCr_d[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \mYCbCr_d[10]~13 (
// Equation(s):
// \mYCbCr_d[10]~13_combout  = ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]))) ) ) # ( 
// !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]))))) # 
// (\u9|LessThan1~1_combout  & (((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10])))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [10]),
	.datae(gnd),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[10]~13 .extended_lut = "off";
defparam \mYCbCr_d[10]~13 .lut_mask = 64'h0D2F0D2F0C3F0C3F;
defparam \mYCbCr_d[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \mYCbCr_d[11]~8 (
// Equation(s):
// \mYCbCr_d[11]~8_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( ((!\u9|V_Cont [0]) # ((\u9|LessThan1~1_combout  & !\u9|LessThan1~0_combout ))) # (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11] & ( (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11] & (\u9|V_Cont [0] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|LessThan1~0_combout ),
	.datac(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datad(!\u9|V_Cont [0]),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[11]~8 .extended_lut = "off";
defparam \mYCbCr_d[11]~8 .lut_mask = 64'h000B000BFF4FFF4F;
defparam \mYCbCr_d[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \mYCbCr_d[12]~9 (
// Equation(s):
// \mYCbCr_d[12]~9_combout  = ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]))) ) ) # ( 
// !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]))))) # 
// (\u9|LessThan1~1_combout  & (((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12])))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [12]),
	.datae(gnd),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[12]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[12]~9 .extended_lut = "off";
defparam \mYCbCr_d[12]~9 .lut_mask = 64'h0D2F0D2F0C3F0C3F;
defparam \mYCbCr_d[12]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u9|oRequest~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\mYCbCr_d[12]~9_combout ,\mYCbCr_d[11]~8_combout ,\mYCbCr_d[10]~13_combout ,\mYCbCr_d[7]~5_combout ,\mYCbCr_d[6]~4_combout ,\mYCbCr_d[5]~3_combout ,\mYCbCr_d[4]~2_combout ,\mYCbCr_d[3]~1_combout ,\mYCbCr_d[2]~0_combout ,\mYCbCr_d[1]~6_combout }),
	.portaaddr({\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ,\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ,
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ,\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ,
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_core_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_input_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .clk0_output_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .data_interleave_offset_in_bits = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .data_interleave_width_in_bits = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .logical_ram_name = "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .mixed_port_feed_through_mode = "old";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .operation_mode = "dual_port";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_address_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_address_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_byte_enable_clock = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_out_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_out_clock = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_data_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_first_address = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_first_bit_number = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_last_address = 1023;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_logical_ram_depth = 638;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_logical_ram_width = 16;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_address_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_out_clear = "clear0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_out_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_data_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_first_address = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_first_bit_number = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_last_address = 1023;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_logical_ram_depth = 638;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_logical_ram_width = 16;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .port_b_read_enable_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 64'h0000000000005555;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N45
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout  = ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  & ( (!\u9|LessThan0~0_combout  & (!\u9|LessThan1~2_combout  & (!\u9|LessThan3~1_combout  & 
// !\u9|LessThan2~0_combout ))) ) )

	.dataa(!\u9|LessThan0~0_combout ),
	.datab(!\u9|LessThan1~2_combout ),
	.datac(!\u9|LessThan3~1_combout ),
	.datad(!\u9|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .lut_mask = 64'h0000000080008000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N1
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N3
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 64'h000000000000FF00;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N54
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout  = !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N56
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N6
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .lut_mask = 64'h000000000000CCCC;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N42
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N44
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N9
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT  ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .lut_mask = 64'h000000000000AAAA;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N36
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N38
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N12
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT  ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .lut_mask = 64'h000000000000AAAA;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N57
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N58
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N15
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .lut_mask = 64'h000000000000CCCC;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N39
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N40
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N18
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .lut_mask = 64'h000000000000CCCC;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N51
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N52
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N21
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT  ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .lut_mask = 64'h0000000000005555;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N22
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N24
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .lut_mask = 64'h0000000000000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N25
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N27
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q  ) + ( VCC ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .lut_mask = 64'h000000000000CCCC;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N48
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout  = !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y9_N49
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_reg_bit9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N30
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  = SUM(( GND ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr3|counter_comb_bita9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N55
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4 (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~0_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \mYCbCr_d[0]~7 (
// Equation(s):
// \mYCbCr_d[0]~7_combout  = ( \u9|V_Cont [0] & ( \u9|LessThan1~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) ) # ( !\u9|V_Cont [0] & ( \u9|LessThan1~0_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) ) # ( \u9|V_Cont [0] & ( !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]))) # (\u9|LessThan1~1_combout  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0])) ) ) ) # ( !\u9|V_Cont [0] & ( !\u9|LessThan1~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0] ) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [0]),
	.datae(!\u9|V_Cont [0]),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[0]~7 .extended_lut = "off";
defparam \mYCbCr_d[0]~7 .lut_mask = 64'h0F0F05AF0F0F00FF;
defparam \mYCbCr_d[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \mYCbCr_d[8]~15 (
// Equation(s):
// \mYCbCr_d[8]~15_combout  = ( \u9|V_Cont [0] & ( \u9|LessThan1~0_combout  & ( \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) ) ) # ( !\u9|V_Cont [0] & ( \u9|LessThan1~0_combout  & ( 
// \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) ) ) # ( \u9|V_Cont [0] & ( !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]))) # (\u9|LessThan1~1_combout  & 
// (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8])) ) ) ) # ( !\u9|V_Cont [0] & ( !\u9|LessThan1~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8] ) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(gnd),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [8]),
	.datae(!\u9|V_Cont [0]),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[8]~15 .extended_lut = "off";
defparam \mYCbCr_d[8]~15 .lut_mask = 64'h0F0F05AF0F0F00FF;
defparam \mYCbCr_d[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \mYCbCr_d[9]~14 (
// Equation(s):
// \mYCbCr_d[9]~14_combout  = ( \u9|LessThan1~1_combout  & ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b 
// [9])) ) ) ) # ( !\u9|LessThan1~1_combout  & ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9])) ) ) ) 
// # ( \u9|LessThan1~1_combout  & ( !\u9|LessThan1~0_combout  & ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9] ) ) ) # ( !\u9|LessThan1~1_combout  & ( !\u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & 
// ((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]))) # (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9])) ) ) )

	.dataa(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datab(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [9]),
	.datac(!\u9|V_Cont [0]),
	.datad(gnd),
	.datae(!\u9|LessThan1~1_combout ),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[9]~14 .extended_lut = "off";
defparam \mYCbCr_d[9]~14 .lut_mask = 64'h3535333335353535;
defparam \mYCbCr_d[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \mYCbCr_d[13]~10 (
// Equation(s):
// \mYCbCr_d[13]~10_combout  = ( \u9|LessThan1~0_combout  & ( (!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]))) ) ) # ( 
// !\u9|LessThan1~0_combout  & ( (!\u9|LessThan1~1_combout  & ((!\u9|V_Cont [0] & (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13])) # (\u9|V_Cont [0] & ((\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]))))) # 
// (\u9|LessThan1~1_combout  & (((\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13])))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [13]),
	.datae(gnd),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[13]~10 .extended_lut = "off";
defparam \mYCbCr_d[13]~10 .lut_mask = 64'h0D2F0D2F0C3F0C3F;
defparam \mYCbCr_d[13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \mYCbCr_d[14]~11 (
// Equation(s):
// \mYCbCr_d[14]~11_combout  = ( \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \u9|LessThan1~0_combout  & ( (\u9|V_Cont [0]) # (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]) ) ) ) # ( 
// !\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( \u9|LessThan1~0_combout  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] & !\u9|V_Cont [0]) ) ) ) # ( \u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b 
// [14] & ( !\u9|LessThan1~0_combout  & ( ((\u9|V_Cont [0] & !\u9|LessThan1~1_combout )) # (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]) ) ) ) # ( !\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ( 
// !\u9|LessThan1~0_combout  & ( (\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14] & ((!\u9|V_Cont [0]) # (\u9|LessThan1~1_combout ))) ) ) )

	.dataa(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.datab(!\u9|V_Cont [0]),
	.datac(!\u9|LessThan1~1_combout ),
	.datad(gnd),
	.datae(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [14]),
	.dataf(!\u9|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[14]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[14]~11 .extended_lut = "off";
defparam \mYCbCr_d[14]~11 .lut_mask = 64'h4545757544447777;
defparam \mYCbCr_d[14]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \mYCbCr_d[15]~12 (
// Equation(s):
// \mYCbCr_d[15]~12_combout  = ( \u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (!\u9|V_Cont [0]) # (((\u9|LessThan1~1_combout  & !\u9|LessThan1~0_combout )) # (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15])) ) ) # ( 
// !\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ( (\u9|V_Cont [0] & (\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15] & ((!\u9|LessThan1~1_combout ) # (\u9|LessThan1~0_combout )))) ) )

	.dataa(!\u9|LessThan1~1_combout ),
	.datab(!\u9|LessThan1~0_combout ),
	.datac(!\u9|V_Cont [0]),
	.datad(!\u6|read_fifo2|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datae(gnd),
	.dataf(!\u6|read_fifo1|dcfifo_component|auto_generated|fifo_ram|q_b [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mYCbCr_d[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mYCbCr_d[15]~12 .extended_lut = "off";
defparam \mYCbCr_d[15]~12 .lut_mask = 64'h000B000BF4FFF4FF;
defparam \mYCbCr_d[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u9|oRequest~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\u10|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\mYCbCr_d[15]~12_combout ,\mYCbCr_d[14]~11_combout ,\mYCbCr_d[13]~10_combout ,\mYCbCr_d[9]~14_combout ,\mYCbCr_d[8]~15_combout ,\mYCbCr_d[0]~7_combout }),
	.portaaddr({\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ,\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ,
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2]~DUPLICATE_q ,\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1]~DUPLICATE_q ,
\u10|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_input_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_output_clock_enable = "ena0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 1023;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 638;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 16;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 10;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 1023;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 638;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 16;
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 64'h0000000000005555;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N3
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N4
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N9
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N10
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q  ) + ( GND ) + ( 
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N14
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N15
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N16
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N22
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .lut_mask = 64'h0000FFFF00003333;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N27
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout  = SUM(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  = CARRY(( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT  ))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.cout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout  = ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8] & ( (!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7] & 
// (\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9] & \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6])) ) )

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7]),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .lut_mask = 64'h000C000C00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N39
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  = ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3] & ( (\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2] & 
// (!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1] & \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0])) ) )

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .lut_mask = 64'h0000000000500050;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  = SUM(( GND ) + ( GND ) + ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual (
// Equation(s):
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout  = ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  ) ) # ( 
// !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  ) ) # ( 
// \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout  & ( !\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout  & ( (\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5] & 
// (\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout  & \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5]),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~0_combout ),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6|aneb_result_wire[0]~1_combout ),
	.dataf(!\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .extended_lut = "off";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .lut_mask = 64'h00000003FFFFFFFF;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N2
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4~sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual~combout ),
	.ena(\u9|oRequest~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u9|oRequest~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6],
\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2],
\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]}),
	.portaaddr({\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_core_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_input_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .clk0_output_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 1023;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 638;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 16;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 1023;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 638;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 16;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_cout  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] $ (!\mYCbCr_d[0]~7_combout ) ) + ( !VCC ) + ( !VCC ))
// \Add2~39  = SHARE((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0] & \mYCbCr_d[0]~7_combout ))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [0]),
	.datac(!\mYCbCr_d[0]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~38_cout ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~38 .extended_lut = "off";
defparam \Add2~38 .lut_mask = 64'h0000030300003C3C;
defparam \Add2~38 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N3
cyclonev_lcell_comb \Add2~34 (
// Equation(s):
// \Add2~34_cout  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] $ (!\mYCbCr_d[1]~6_combout ) ) + ( \Add2~39  ) + ( \Add2~38_cout  ))
// \Add2~35  = SHARE((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & \mYCbCr_d[1]~6_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.datad(!\mYCbCr_d[1]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38_cout ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(),
	.cout(\Add2~34_cout ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~34 .extended_lut = "off";
defparam \Add2~34 .lut_mask = 64'h0000000F00000FF0;
defparam \Add2~34 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N6
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !\mYCbCr_d[2]~0_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) ) + ( \Add2~35  ) + ( \Add2~34_cout  ))
// \Add2~2  = CARRY(( !\mYCbCr_d[2]~0_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) ) + ( \Add2~35  ) + ( \Add2~34_cout  ))
// \Add2~3  = SHARE((!\mYCbCr_d[2]~0_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1] & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) # (\mYCbCr_d[2]~0_combout  & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]))))

	.dataa(gnd),
	.datab(!\mYCbCr_d[2]~0_combout ),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [1]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34_cout ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N57
cyclonev_lcell_comb \u7|mCr[0]~feeder (
// Equation(s):
// \u7|mCr[0]~feeder_combout  = ( \Add2~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[0]~feeder .extended_lut = "off";
defparam \u7|mCr[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N15
cyclonev_lcell_comb \u9|oCurrent_X[0]~0 (
// Equation(s):
// \u9|oCurrent_X[0]~0_combout  = ( \u9|H_Cont [0] & ( !\u9|LessThan0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u9|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\u9|H_Cont [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oCurrent_X[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oCurrent_X[0]~0 .extended_lut = "off";
defparam \u9|oCurrent_X[0]~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \u9|oCurrent_X[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N58
dffeas \u7|mCr[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[0] .is_wysiwyg = "true";
defparam \u7|mCr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N24
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout  = ( \u7|mCr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N26
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N27
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N28
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N9
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] $ (!\mYCbCr_d[3]~1_combout  $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] $ (!\mYCbCr_d[3]~1_combout  $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~7  = SHARE((!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & (\mYCbCr_d[3]~1_combout  & \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2])) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & 
// ((\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]) # (\mYCbCr_d[3]~1_combout ))))

	.dataa(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datab(gnd),
	.datac(!\mYCbCr_d[3]~1_combout ),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000055F00005AA5;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N51
cyclonev_lcell_comb \u7|mCr[1]~feeder (
// Equation(s):
// \u7|mCr[1]~feeder_combout  = ( \Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[1]~feeder .extended_lut = "off";
defparam \u7|mCr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N52
dffeas \u7|mCr[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[1] .is_wysiwyg = "true";
defparam \u7|mCr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N54
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder_combout  = ( \u7|mCr [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N56
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N57
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N58
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N12
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\mYCbCr_d[4]~2_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( !\mYCbCr_d[4]~2_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~11  = SHARE((!\mYCbCr_d[4]~2_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3] & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) # (\mYCbCr_d[4]~2_combout  & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]))))

	.dataa(!\mYCbCr_d[4]~2_combout ),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [3]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000055F00005AA5;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \u7|mCr[2]~feeder (
// Equation(s):
// \u7|mCr[2]~feeder_combout  = ( \Add2~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[2]~feeder .extended_lut = "off";
defparam \u7|mCr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N49
dffeas \u7|mCr[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[2] .is_wysiwyg = "true";
defparam \u7|mCr[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N54
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder_combout  = ( \u7|mCr [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N56
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N57
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N58
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N15
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\mYCbCr_d[5]~3_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( !\mYCbCr_d[5]~3_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~15  = SHARE((!\mYCbCr_d[5]~3_combout  & (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4])) # (\mYCbCr_d[5]~3_combout  & 
// ((\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]))))

	.dataa(gnd),
	.datab(!\mYCbCr_d[5]~3_combout ),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000033F00003CC3;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N33
cyclonev_lcell_comb \u7|mCr[3]~feeder (
// Equation(s):
// \u7|mCr[3]~feeder_combout  = ( \Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[3]~feeder .extended_lut = "off";
defparam \u7|mCr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N34
dffeas \u7|mCr[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[3] .is_wysiwyg = "true";
defparam \u7|mCr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout  = ( \u7|mCr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N14
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N16
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N18
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] $ (\mYCbCr_d[6]~4_combout )) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] $ (\mYCbCr_d[6]~4_combout )) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~19  = SHARE((!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5] & \mYCbCr_d[6]~4_combout )) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & 
// ((\mYCbCr_d[6]~4_combout ) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]))))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [5]),
	.datad(!\mYCbCr_d[6]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N39
cyclonev_lcell_comb \u7|mCr[4]~feeder (
// Equation(s):
// \u7|mCr[4]~feeder_combout  = ( \Add2~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[4]~feeder .extended_lut = "off";
defparam \u7|mCr[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N40
dffeas \u7|mCr[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[4] .is_wysiwyg = "true";
defparam \u7|mCr[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N0
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout  = ( \u7|mCr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N2
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N4
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N21
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\mYCbCr_d[7]~5_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7])) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( !\mYCbCr_d[7]~5_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7])) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~23  = SHARE((!\mYCbCr_d[7]~5_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6] & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7])) # (\mYCbCr_d[7]~5_combout  & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]))))

	.dataa(!\mYCbCr_d[7]~5_combout ),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [6]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y11_N31
dffeas \u7|mCr[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~21_sumout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[5] .is_wysiwyg = "true";
defparam \u7|mCr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N6
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout  = ( \u7|mCr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N8
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N9
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N10
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N24
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7] ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~27  = SHARE(GND)

	.dataa(gnd),
	.datab(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000000000003333;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N36
cyclonev_lcell_comb \u7|mCr[6]~feeder (
// Equation(s):
// \u7|mCr[6]~feeder_combout  = ( \Add2~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u7|mCr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u7|mCr[6]~feeder .extended_lut = "off";
defparam \u7|mCr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u7|mCr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y11_N37
dffeas \u7|mCr[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u7|mCr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[6] .is_wysiwyg = "true";
defparam \u7|mCr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N53
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [6]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N48
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N49
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N27
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( GND ) + ( \Add2~27  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000000000000000;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y11_N55
dffeas \u7|mCr[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCr[7] .is_wysiwyg = "true";
defparam \u7|mCr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N30
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout  = ( \u7|mCr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N32
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N33
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N34
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N8
dffeas \u7|mCb[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[0] .is_wysiwyg = "true";
defparam \u7|mCb[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout  = ( \u7|mCb [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N11
dffeas \u7|mCb[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[1] .is_wysiwyg = "true";
defparam \u7|mCb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N32
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [1]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N33
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N34
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N14
dffeas \u7|mCb[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[2] .is_wysiwyg = "true";
defparam \u7|mCb[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout  = ( \u7|mCb [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N17
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N17
dffeas \u7|mCb[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[3] .is_wysiwyg = "true";
defparam \u7|mCb[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N35
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [3]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N30
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N20
dffeas \u7|mCb[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[4] .is_wysiwyg = "true";
defparam \u7|mCb[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N40
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [4]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N16
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \u7|mCb[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[5] .is_wysiwyg = "true";
defparam \u7|mCb[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N44
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [5]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N45
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N46
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N26
dffeas \u7|mCb[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[6] .is_wysiwyg = "true";
defparam \u7|mCb[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout  = ( \u7|mCb [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N14
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N16
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y11_N29
dffeas \u7|mCb[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u9|oCurrent_X[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mCb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mCb[7] .is_wysiwyg = "true";
defparam \u7|mCb[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N6
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout  = ( \u7|mCb [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N8
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N9
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N10
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N48
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N50
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N51
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [0]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N53
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\TD_CLK27~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\u9|oRequest~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\u11|ALTSHIFT_TAPS_component|auto_generated|dffe4~q ),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10],
\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9],\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]}),
	.portaaddr({\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [9],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [8],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [7],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [6],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [5],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [4],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [3],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [2],\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit [1],
\u11|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_core_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_input_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .clk0_output_clock_enable = "ena0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .data_interleave_offset_in_bits = 1;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .data_interleave_width_in_bits = 1;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .logical_ram_name = "Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .mixed_port_feed_through_mode = "old";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .operation_mode = "dual_port";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_address_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_address_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_byte_enable_clock = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_out_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_out_clock = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_data_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_first_address = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_first_bit_number = 8;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_last_address = 1023;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_logical_ram_depth = 638;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_logical_ram_width = 16;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_clear = "none";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_address_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_out_clear = "clear0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_out_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_data_width = 10;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_first_address = 0;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_first_bit_number = 8;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_last_address = 1023;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_logical_ram_depth = 638;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_logical_ram_width = 16;
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .port_b_read_enable_clock = "clock0";
defparam \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block5a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N30
cyclonev_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_cout  = CARRY(( !\mYCbCr_d[8]~15_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]) ) + ( !VCC ) + ( !VCC ))
// \Add3~39  = SHARE((\mYCbCr_d[8]~15_combout  & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]))

	.dataa(!\mYCbCr_d[8]~15_combout ),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add3~38_cout ),
	.shareout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .extended_lut = "off";
defparam \Add3~38 .lut_mask = 64'h0000050500005A5A;
defparam \Add3~38 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N33
cyclonev_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_cout  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] $ (!\mYCbCr_d[9]~14_combout ) ) + ( \Add3~39  ) + ( \Add3~38_cout  ))
// \Add3~35  = SHARE((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & \mYCbCr_d[9]~14_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datad(!\mYCbCr_d[9]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38_cout ),
	.sharein(\Add3~39 ),
	.combout(),
	.sumout(),
	.cout(\Add3~34_cout ),
	.shareout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .extended_lut = "off";
defparam \Add3~34 .lut_mask = 64'h0000000F00000FF0;
defparam \Add3~34 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N36
cyclonev_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_cout  = CARRY(( !\mYCbCr_d[10]~13_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10])) ) + ( \Add3~35  ) + ( \Add3~34_cout  ))
// \Add3~31  = SHARE((!\mYCbCr_d[10]~13_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9] & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10])) # (\mYCbCr_d[10]~13_combout  & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]))))

	.dataa(gnd),
	.datab(!\mYCbCr_d[10]~13_combout ),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [9]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34_cout ),
	.sharein(\Add3~35 ),
	.combout(),
	.sumout(),
	.cout(\Add3~30_cout ),
	.shareout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .extended_lut = "off";
defparam \Add3~30 .lut_mask = 64'h0000033F00003CC3;
defparam \Add3~30 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N39
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( !\mYCbCr_d[11]~8_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) ) + ( \Add3~31  ) + ( \Add3~30_cout  ))
// \Add3~2  = CARRY(( !\mYCbCr_d[11]~8_combout  $ (!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) ) + ( \Add3~31  ) + ( \Add3~30_cout  ))
// \Add3~3  = SHARE((!\mYCbCr_d[11]~8_combout  & (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10] & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) # (\mYCbCr_d[11]~8_combout  & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]))))

	.dataa(!\mYCbCr_d[11]~8_combout ),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [10]),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30_cout ),
	.sharein(\Add3~31 ),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000055F00005AA5;
defparam \Add3~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N40
dffeas \u7|mY[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[1] .is_wysiwyg = "true";
defparam \u7|mY[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N32
dffeas \u8|g0|iY_Gamma[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mY [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[0] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N56
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|g0|iY_Gamma [0]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N57
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N58
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N42
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( !\mYCbCr_d[12]~9_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) ) + ( \Add3~3  ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( !\mYCbCr_d[12]~9_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) ) + ( \Add3~3  ) + ( \Add3~2  ))
// \Add3~7  = SHARE((!\mYCbCr_d[12]~9_combout  & (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12] & \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11])) # (\mYCbCr_d[12]~9_combout  & 
// ((\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]))))

	.dataa(!\mYCbCr_d[12]~9_combout ),
	.datab(gnd),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(\Add3~3 ),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000055F00005AA5;
defparam \Add3~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N43
dffeas \u7|mY[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[2] .is_wysiwyg = "true";
defparam \u7|mY[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N51
cyclonev_lcell_comb \u8|g0|iY_Gamma[1]~feeder (
// Equation(s):
// \u8|g0|iY_Gamma[1]~feeder_combout  = \u7|mY [2]

	.dataa(!\u7|mY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|g0|iY_Gamma[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|g0|iY_Gamma[1]~feeder .extended_lut = "off";
defparam \u8|g0|iY_Gamma[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|g0|iY_Gamma[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N53
dffeas \u8|g0|iY_Gamma[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|g0|iY_Gamma[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[1] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout  = \u8|g0|iY_Gamma [1]

	.dataa(!\u8|g0|iY_Gamma [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N45
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !\mYCbCr_d[13]~10_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12])) ) + ( \Add3~7  ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( !\mYCbCr_d[13]~10_combout  $ (!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12])) ) + ( \Add3~7  ) + ( \Add3~6  ))
// \Add3~11  = SHARE((!\mYCbCr_d[13]~10_combout  & (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13] & \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12])) # (\mYCbCr_d[13]~10_combout  & 
// ((\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]))))

	.dataa(gnd),
	.datab(!\mYCbCr_d[13]~10_combout ),
	.datac(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(\Add3~7 ),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add3~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N46
dffeas \u7|mY[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[3] .is_wysiwyg = "true";
defparam \u7|mY[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \u8|g0|iY_Gamma[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mY [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[2] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N30
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout  = \u8|g0|iY_Gamma [2]

	.dataa(gnd),
	.datab(!\u8|g0|iY_Gamma [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N32
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N33
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N34
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N48
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] $ (!\mYCbCr_d[14]~11_combout  $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13])) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( !\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] $ (!\mYCbCr_d[14]~11_combout  $ (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13])) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~15  = SHARE((!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & (\mYCbCr_d[14]~11_combout  & \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13])) # (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & 
// ((\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]) # (\mYCbCr_d[14]~11_combout ))))

	.dataa(gnd),
	.datab(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.datac(!\mYCbCr_d[14]~11_combout ),
	.datad(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(\Add3~11 ),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000033F00003CC3;
defparam \Add3~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N49
dffeas \u7|mY[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[4] .is_wysiwyg = "true";
defparam \u7|mY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N12
cyclonev_lcell_comb \u8|g0|iY_Gamma[3]~feeder (
// Equation(s):
// \u8|g0|iY_Gamma[3]~feeder_combout  = \u7|mY [4]

	.dataa(!\u7|mY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|g0|iY_Gamma[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|g0|iY_Gamma[3]~feeder .extended_lut = "off";
defparam \u8|g0|iY_Gamma[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|g0|iY_Gamma[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N14
dffeas \u8|g0|iY_Gamma[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|g0|iY_Gamma[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[3] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N38
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|g0|iY_Gamma [3]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N39
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N40
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N51
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( !\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] $ (!\mYCbCr_d[15]~12_combout  $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15])) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( !\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] $ (!\mYCbCr_d[15]~12_combout  $ (\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15])) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~19  = SHARE((!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & (\mYCbCr_d[15]~12_combout  & \u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15])) # (\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14] & 
// ((\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]) # (\mYCbCr_d[15]~12_combout ))))

	.dataa(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [14]),
	.datab(gnd),
	.datac(!\mYCbCr_d[15]~12_combout ),
	.datad(!\u11|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(\Add3~15 ),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000055F00005AA5;
defparam \Add3~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \u7|mY[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[5] .is_wysiwyg = "true";
defparam \u7|mY[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N0
cyclonev_lcell_comb \u8|g0|iY_Gamma[4]~feeder (
// Equation(s):
// \u8|g0|iY_Gamma[4]~feeder_combout  = \u7|mY [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u7|mY [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|g0|iY_Gamma[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|g0|iY_Gamma[4]~feeder .extended_lut = "off";
defparam \u8|g0|iY_Gamma[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|g0|iY_Gamma[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N2
dffeas \u8|g0|iY_Gamma[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|g0|iY_Gamma[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[4] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N12
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout  = \u8|g0|iY_Gamma [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|g0|iY_Gamma [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N14
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N15
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N16
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N54
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15] ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u10|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|q_b [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(\Add3~19 ),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N55
dffeas \u7|mY[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[6] .is_wysiwyg = "true";
defparam \u7|mY[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N33
cyclonev_lcell_comb \u8|g0|iY_Gamma[5]~feeder (
// Equation(s):
// \u8|g0|iY_Gamma[5]~feeder_combout  = \u7|mY [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u7|mY [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|g0|iY_Gamma[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|g0|iY_Gamma[5]~feeder .extended_lut = "off";
defparam \u8|g0|iY_Gamma[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|g0|iY_Gamma[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N35
dffeas \u8|g0|iY_Gamma[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|g0|iY_Gamma[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[5] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N42
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout  = \u8|g0|iY_Gamma [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|g0|iY_Gamma [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N44
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N45
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N46
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N57
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( GND ) + ( \Add3~23  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(\Add3~23 ),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000000000000000;
defparam \Add3~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y10_N59
dffeas \u7|mY[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\u3|oRST_0~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u7|mY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u7|mY[7] .is_wysiwyg = "true";
defparam \u7|mY[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N12
cyclonev_lcell_comb \u8|g0|iY_Gamma[6]~feeder (
// Equation(s):
// \u8|g0|iY_Gamma[6]~feeder_combout  = \u7|mY [7]

	.dataa(gnd),
	.datab(!\u7|mY [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|g0|iY_Gamma[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|g0|iY_Gamma[6]~feeder .extended_lut = "off";
defparam \u8|g0|iY_Gamma[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|g0|iY_Gamma[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N14
dffeas \u8|g0|iY_Gamma[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|g0|iY_Gamma[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|g0|iY_Gamma [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|g0|iY_Gamma[6] .is_wysiwyg = "true";
defparam \u8|g0|iY_Gamma[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N21
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout  = ( \u8|g0|iY_Gamma [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|g0|iY_Gamma [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N18
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N45
cyclonev_lcell_comb \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N46
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N50
dffeas \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y16_N0
cyclonev_mac \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({gnd,gnd,gnd,gnd,gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~q ,gnd,gnd,gnd,gnd,gnd,gnd,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~q ,gnd,gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][0]~q }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q }),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({gnd,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .accumulate_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_width = 8;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_width = 16;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_use_scan_in = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .az_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_width = 8;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_use_scan_in = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_width = 16;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bz_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_0 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_1 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_2 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_3 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_4 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_5 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_6 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_7 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_0 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_1 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_2 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_3 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_4 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_5 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_6 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_7 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_a_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_b_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_ay = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_by = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .enable_double_accum = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_value = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .mode_sub_location = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .negate_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_max = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_may = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mbx = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mby = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operation_mode = "m18x18_sumof2";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .output_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_a = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_b = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .result_a_width = 64;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_max = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_may = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mbx = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mby = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .sub_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y14_N0
cyclonev_mac \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18]}),
	.by({\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2],
\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1],\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({!\u3|oRST_2~q ,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .accumulate_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_width = 8;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_width = 16;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_use_scan_in = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .az_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_width = 18;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_use_scan_in = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_width = 18;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bz_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_0 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_1 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_2 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_3 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_4 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_5 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_6 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_7 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_0 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_1 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_2 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_3 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_4 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_5 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_6 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_7 = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_a_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_b_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_ay = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_by = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .enable_double_accum = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_value = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .mode_sub_location = 0;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .negate_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_max = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_may = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mbx = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mby = "input";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .output_clock = "0";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_a = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_b = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .result_a_width = 64;
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_max = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_may = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mbx = "true";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mby = "false";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .sub_clock = "none";
defparam \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N0
cyclonev_lcell_comb \u8|Add2~102 (
// Equation(s):
// \u8|Add2~102_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] ) + ( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0]),
	.datad(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~102_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~102 .extended_lut = "off";
defparam \u8|Add2~102 .lut_mask = 64'h0000F0F0000000FF;
defparam \u8|Add2~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N3
cyclonev_lcell_comb \u8|Add2~98 (
// Equation(s):
// \u8|Add2~98_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] ) + ( VCC ) + ( \u8|Add2~102_cout  ))

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~98_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~98 .extended_lut = "off";
defparam \u8|Add2~98 .lut_mask = 64'h0000000000005555;
defparam \u8|Add2~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N6
cyclonev_lcell_comb \u8|Add2~94 (
// Equation(s):
// \u8|Add2~94_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] ) + ( GND ) + ( \u8|Add2~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~94_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~94 .extended_lut = "off";
defparam \u8|Add2~94 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add2~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N9
cyclonev_lcell_comb \u8|Add2~90 (
// Equation(s):
// \u8|Add2~90_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] ) + ( GND ) + ( \u8|Add2~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~90_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~90 .extended_lut = "off";
defparam \u8|Add2~90 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add2~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N12
cyclonev_lcell_comb \u8|Add2~86 (
// Equation(s):
// \u8|Add2~86_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] ) + ( VCC ) + ( \u8|Add2~90_cout  ))

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~86_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~86 .extended_lut = "off";
defparam \u8|Add2~86 .lut_mask = 64'h0000000000003333;
defparam \u8|Add2~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N15
cyclonev_lcell_comb \u8|Add2~82 (
// Equation(s):
// \u8|Add2~82_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] ) + ( GND ) + ( \u8|Add2~86_cout  ))

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~82_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~82 .extended_lut = "off";
defparam \u8|Add2~82 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add2~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N18
cyclonev_lcell_comb \u8|Add2~78 (
// Equation(s):
// \u8|Add2~78_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] ) + ( GND ) + ( \u8|Add2~82_cout  ))

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~78_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~78 .extended_lut = "off";
defparam \u8|Add2~78 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add2~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N21
cyclonev_lcell_comb \u8|Add2~74 (
// Equation(s):
// \u8|Add2~74_cout  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] ) + ( GND ) + ( \u8|Add2~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add2~74_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~74 .extended_lut = "off";
defparam \u8|Add2~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add2~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N24
cyclonev_lcell_comb \u8|Add2~17 (
// Equation(s):
// \u8|Add2~17_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add2~74_cout  ))
// \u8|Add2~18  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add2~74_cout  ))

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~17_sumout ),
	.cout(\u8|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~17 .extended_lut = "off";
defparam \u8|Add2~17 .lut_mask = 64'h0000000000003333;
defparam \u8|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N27
cyclonev_lcell_comb \u8|Add2~45 (
// Equation(s):
// \u8|Add2~45_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( VCC ) + ( \u8|Add2~18  ))
// \u8|Add2~46  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( VCC ) + ( \u8|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~45_sumout ),
	.cout(\u8|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~45 .extended_lut = "off";
defparam \u8|Add2~45 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N0
cyclonev_lcell_comb \u8|Add2~49 (
// Equation(s):
// \u8|Add2~49_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( GND ) + ( \u8|Add2~46  ))
// \u8|Add2~50  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( GND ) + ( \u8|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~49_sumout ),
	.cout(\u8|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~49 .extended_lut = "off";
defparam \u8|Add2~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N3
cyclonev_lcell_comb \u8|Add2~53 (
// Equation(s):
// \u8|Add2~53_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( VCC ) + ( \u8|Add2~50  ))
// \u8|Add2~54  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( VCC ) + ( \u8|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~53_sumout ),
	.cout(\u8|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~53 .extended_lut = "off";
defparam \u8|Add2~53 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N6
cyclonev_lcell_comb \u8|Add2~57 (
// Equation(s):
// \u8|Add2~57_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add2~54  ))
// \u8|Add2~58  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~57_sumout ),
	.cout(\u8|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~57 .extended_lut = "off";
defparam \u8|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N9
cyclonev_lcell_comb \u8|Add2~61 (
// Equation(s):
// \u8|Add2~61_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( VCC ) + ( \u8|Add2~58  ))
// \u8|Add2~62  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( VCC ) + ( \u8|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~61_sumout ),
	.cout(\u8|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~61 .extended_lut = "off";
defparam \u8|Add2~61 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N12
cyclonev_lcell_comb \u8|Add2~65 (
// Equation(s):
// \u8|Add2~65_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( VCC ) + ( \u8|Add2~62  ))
// \u8|Add2~66  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( VCC ) + ( \u8|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~65_sumout ),
	.cout(\u8|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~65 .extended_lut = "off";
defparam \u8|Add2~65 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N15
cyclonev_lcell_comb \u8|Add2~69 (
// Equation(s):
// \u8|Add2~69_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( VCC ) + ( \u8|Add2~66  ))
// \u8|Add2~70  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( VCC ) + ( \u8|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~69_sumout ),
	.cout(\u8|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~69 .extended_lut = "off";
defparam \u8|Add2~69 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N18
cyclonev_lcell_comb \u8|Add2~25 (
// Equation(s):
// \u8|Add2~25_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( GND ) + ( \u8|Add2~70  ))
// \u8|Add2~26  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( GND ) + ( \u8|Add2~70  ))

	.dataa(gnd),
	.datab(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~25_sumout ),
	.cout(\u8|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~25 .extended_lut = "off";
defparam \u8|Add2~25 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N21
cyclonev_lcell_comb \u8|Add2~21 (
// Equation(s):
// \u8|Add2~21_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( VCC ) + ( \u8|Add2~26  ))
// \u8|Add2~22  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( VCC ) + ( \u8|Add2~26  ))

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~21_sumout ),
	.cout(\u8|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~21 .extended_lut = "off";
defparam \u8|Add2~21 .lut_mask = 64'h0000000000005555;
defparam \u8|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N24
cyclonev_lcell_comb \u8|Add2~29 (
// Equation(s):
// \u8|Add2~29_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( VCC ) + ( \u8|Add2~22  ))
// \u8|Add2~30  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( VCC ) + ( \u8|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~29_sumout ),
	.cout(\u8|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~29 .extended_lut = "off";
defparam \u8|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N27
cyclonev_lcell_comb \u8|Add2~33 (
// Equation(s):
// \u8|Add2~33_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( VCC ) + ( \u8|Add2~30  ))
// \u8|Add2~34  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( VCC ) + ( \u8|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~33_sumout ),
	.cout(\u8|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~33 .extended_lut = "off";
defparam \u8|Add2~33 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N30
cyclonev_lcell_comb \u8|Add2~37 (
// Equation(s):
// \u8|Add2~37_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( VCC ) + ( \u8|Add2~34  ))
// \u8|Add2~38  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( VCC ) + ( \u8|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~37_sumout ),
	.cout(\u8|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~37 .extended_lut = "off";
defparam \u8|Add2~37 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N33
cyclonev_lcell_comb \u8|Add2~1 (
// Equation(s):
// \u8|Add2~1_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( VCC ) + ( \u8|Add2~38  ))
// \u8|Add2~2  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( VCC ) + ( \u8|Add2~38  ))

	.dataa(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~1_sumout ),
	.cout(\u8|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~1 .extended_lut = "off";
defparam \u8|Add2~1 .lut_mask = 64'h0000000000005555;
defparam \u8|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N36
cyclonev_lcell_comb \u8|Add2~5 (
// Equation(s):
// \u8|Add2~5_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( VCC ) + ( \u8|Add2~2  ))
// \u8|Add2~6  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( VCC ) + ( \u8|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~5_sumout ),
	.cout(\u8|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~5 .extended_lut = "off";
defparam \u8|Add2~5 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N39
cyclonev_lcell_comb \u8|Add2~9 (
// Equation(s):
// \u8|Add2~9_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( VCC ) + ( \u8|Add2~6  ))
// \u8|Add2~10  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( VCC ) + ( \u8|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~9_sumout ),
	.cout(\u8|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~9 .extended_lut = "off";
defparam \u8|Add2~9 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N41
dffeas \u8|Z_OUT[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[17] .is_wysiwyg = "true";
defparam \u8|Z_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N35
dffeas \u8|Z_OUT[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[15] .is_wysiwyg = "true";
defparam \u8|Z_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N20
dffeas \u8|Z_OUT[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[10] .is_wysiwyg = "true";
defparam \u8|Z_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N32
dffeas \u8|Z_OUT[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[14] .is_wysiwyg = "true";
defparam \u8|Z_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \u8|Z_OUT[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[12] .is_wysiwyg = "true";
defparam \u8|Z_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \u8|Z_OUT[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[13] .is_wysiwyg = "true";
defparam \u8|Z_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N22
dffeas \u8|Z_OUT[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[11] .is_wysiwyg = "true";
defparam \u8|Z_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N51
cyclonev_lcell_comb \u8|LessThan2~0 (
// Equation(s):
// \u8|LessThan2~0_combout  = ( !\u8|Z_OUT [13] & ( !\u8|Z_OUT [11] & ( (!\u8|Z_OUT [10] & (!\u8|Z_OUT [14] & !\u8|Z_OUT [12])) ) ) )

	.dataa(!\u8|Z_OUT [10]),
	.datab(!\u8|Z_OUT [14]),
	.datac(!\u8|Z_OUT [12]),
	.datad(gnd),
	.datae(!\u8|Z_OUT [13]),
	.dataf(!\u8|Z_OUT [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|LessThan2~0 .extended_lut = "off";
defparam \u8|LessThan2~0 .lut_mask = 64'h8080000000000000;
defparam \u8|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N38
dffeas \u8|Z_OUT[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[16] .is_wysiwyg = "true";
defparam \u8|Z_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N42
cyclonev_lcell_comb \u8|Add2~13 (
// Equation(s):
// \u8|Add2~13_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( VCC ) + ( \u8|Add2~10  ))
// \u8|Add2~14  = CARRY(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( VCC ) + ( \u8|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~13_sumout ),
	.cout(\u8|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~13 .extended_lut = "off";
defparam \u8|Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N44
dffeas \u8|Z_OUT[18] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[18] .is_wysiwyg = "true";
defparam \u8|Z_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N26
dffeas \u8|Z_OUT[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[2] .is_wysiwyg = "true";
defparam \u8|Z_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N39
cyclonev_lcell_comb \u8|oBlue~0 (
// Equation(s):
// \u8|oBlue~0_combout  = ( \u8|Z_OUT [18] & ( \u8|Z_OUT [2] ) ) # ( !\u8|Z_OUT [18] & ( \u8|Z_OUT [2] ) ) # ( \u8|Z_OUT [18] & ( !\u8|Z_OUT [2] ) ) # ( !\u8|Z_OUT [18] & ( !\u8|Z_OUT [2] & ( (((!\u8|LessThan2~0_combout ) # (\u8|Z_OUT [16])) # (\u8|Z_OUT 
// [15])) # (\u8|Z_OUT [17]) ) ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|Z_OUT [15]),
	.datac(!\u8|LessThan2~0_combout ),
	.datad(!\u8|Z_OUT [16]),
	.datae(!\u8|Z_OUT [18]),
	.dataf(!\u8|Z_OUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~0 .extended_lut = "off";
defparam \u8|oBlue~0 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \u8|oBlue~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y14_N45
cyclonev_lcell_comb \u8|Add2~41 (
// Equation(s):
// \u8|Add2~41_sumout  = SUM(( \u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] ) + ( VCC ) + ( \u8|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u2|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add2~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|Add2~41 .extended_lut = "off";
defparam \u8|Add2~41 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N46
dffeas \u8|Z_OUT[19] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[19] .is_wysiwyg = "true";
defparam \u8|Z_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N51
cyclonev_lcell_comb \u8|oBlue[3]~1 (
// Equation(s):
// \u8|oBlue[3]~1_combout  = ( \u8|Z_OUT [19] & ( \u3|oRST_2~q  ) ) # ( \u8|Z_OUT [19] & ( !\u3|oRST_2~q  ) ) # ( !\u8|Z_OUT [19] & ( !\u3|oRST_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u8|Z_OUT [19]),
	.dataf(!\u3|oRST_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue[3]~1 .extended_lut = "off";
defparam \u8|oBlue[3]~1 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \u8|oBlue[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N40
dffeas \u8|oBlue[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[2] .is_wysiwyg = "true";
defparam \u8|oBlue[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N28
dffeas \u8|Z_OUT[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[3] .is_wysiwyg = "true";
defparam \u8|Z_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N42
cyclonev_lcell_comb \u8|oBlue~2 (
// Equation(s):
// \u8|oBlue~2_combout  = ( \u8|Z_OUT [15] & ( \u8|Z_OUT [3] ) ) # ( !\u8|Z_OUT [15] & ( \u8|Z_OUT [3] ) ) # ( \u8|Z_OUT [15] & ( !\u8|Z_OUT [3] ) ) # ( !\u8|Z_OUT [15] & ( !\u8|Z_OUT [3] & ( ((!\u8|LessThan2~0_combout ) # ((\u8|Z_OUT [18]) # (\u8|Z_OUT 
// [16]))) # (\u8|Z_OUT [17]) ) ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|LessThan2~0_combout ),
	.datac(!\u8|Z_OUT [16]),
	.datad(!\u8|Z_OUT [18]),
	.datae(!\u8|Z_OUT [15]),
	.dataf(!\u8|Z_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~2 .extended_lut = "off";
defparam \u8|oBlue~2 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oBlue~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N43
dffeas \u8|oBlue[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[3] .is_wysiwyg = "true";
defparam \u8|oBlue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \u8|Z_OUT[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[4] .is_wysiwyg = "true";
defparam \u8|Z_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N12
cyclonev_lcell_comb \u8|oBlue~3 (
// Equation(s):
// \u8|oBlue~3_combout  = ( \u8|LessThan2~0_combout  & ( \u8|Z_OUT [4] ) ) # ( !\u8|LessThan2~0_combout  & ( \u8|Z_OUT [4] ) ) # ( \u8|LessThan2~0_combout  & ( !\u8|Z_OUT [4] & ( (((\u8|Z_OUT [18]) # (\u8|Z_OUT [16])) # (\u8|Z_OUT [15])) # (\u8|Z_OUT [17]) ) 
// ) ) # ( !\u8|LessThan2~0_combout  & ( !\u8|Z_OUT [4] ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|Z_OUT [15]),
	.datac(!\u8|Z_OUT [16]),
	.datad(!\u8|Z_OUT [18]),
	.datae(!\u8|LessThan2~0_combout ),
	.dataf(!\u8|Z_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~3 .extended_lut = "off";
defparam \u8|oBlue~3 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oBlue~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N14
dffeas \u8|oBlue[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[4] .is_wysiwyg = "true";
defparam \u8|oBlue[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N4
dffeas \u8|Z_OUT[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[5] .is_wysiwyg = "true";
defparam \u8|Z_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N33
cyclonev_lcell_comb \u8|oBlue~4 (
// Equation(s):
// \u8|oBlue~4_combout  = ( \u8|Z_OUT [15] & ( \u8|Z_OUT [16] ) ) # ( !\u8|Z_OUT [15] & ( \u8|Z_OUT [16] ) ) # ( \u8|Z_OUT [15] & ( !\u8|Z_OUT [16] ) ) # ( !\u8|Z_OUT [15] & ( !\u8|Z_OUT [16] & ( ((!\u8|LessThan2~0_combout ) # ((\u8|Z_OUT [5]) # (\u8|Z_OUT 
// [18]))) # (\u8|Z_OUT [17]) ) ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|LessThan2~0_combout ),
	.datac(!\u8|Z_OUT [18]),
	.datad(!\u8|Z_OUT [5]),
	.datae(!\u8|Z_OUT [15]),
	.dataf(!\u8|Z_OUT [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~4 .extended_lut = "off";
defparam \u8|oBlue~4 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oBlue~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N34
dffeas \u8|oBlue[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[5] .is_wysiwyg = "true";
defparam \u8|oBlue[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \u8|Z_OUT[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[6] .is_wysiwyg = "true";
defparam \u8|Z_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N0
cyclonev_lcell_comb \u8|oBlue~5 (
// Equation(s):
// \u8|oBlue~5_combout  = ( \u8|LessThan2~0_combout  & ( \u8|Z_OUT [16] ) ) # ( !\u8|LessThan2~0_combout  & ( \u8|Z_OUT [16] ) ) # ( \u8|LessThan2~0_combout  & ( !\u8|Z_OUT [16] & ( (((\u8|Z_OUT [18]) # (\u8|Z_OUT [6])) # (\u8|Z_OUT [15])) # (\u8|Z_OUT [17]) 
// ) ) ) # ( !\u8|LessThan2~0_combout  & ( !\u8|Z_OUT [16] ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|Z_OUT [15]),
	.datac(!\u8|Z_OUT [6]),
	.datad(!\u8|Z_OUT [18]),
	.datae(!\u8|LessThan2~0_combout ),
	.dataf(!\u8|Z_OUT [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~5 .extended_lut = "off";
defparam \u8|oBlue~5 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oBlue~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \u8|oBlue[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[6] .is_wysiwyg = "true";
defparam \u8|oBlue[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \u8|Z_OUT[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[7] .is_wysiwyg = "true";
defparam \u8|Z_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N21
cyclonev_lcell_comb \u8|oBlue~6 (
// Equation(s):
// \u8|oBlue~6_combout  = ( \u8|Z_OUT [15] & ( \u8|Z_OUT [17] ) ) # ( !\u8|Z_OUT [15] & ( \u8|Z_OUT [17] ) ) # ( \u8|Z_OUT [15] & ( !\u8|Z_OUT [17] ) ) # ( !\u8|Z_OUT [15] & ( !\u8|Z_OUT [17] & ( ((!\u8|LessThan2~0_combout ) # ((\u8|Z_OUT [16]) # (\u8|Z_OUT 
// [18]))) # (\u8|Z_OUT [7]) ) ) )

	.dataa(!\u8|Z_OUT [7]),
	.datab(!\u8|LessThan2~0_combout ),
	.datac(!\u8|Z_OUT [18]),
	.datad(!\u8|Z_OUT [16]),
	.datae(!\u8|Z_OUT [15]),
	.dataf(!\u8|Z_OUT [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~6 .extended_lut = "off";
defparam \u8|oBlue~6 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oBlue~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N22
dffeas \u8|oBlue[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[7] .is_wysiwyg = "true";
defparam \u8|oBlue[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \u8|Z_OUT[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[8] .is_wysiwyg = "true";
defparam \u8|Z_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N24
cyclonev_lcell_comb \u8|oBlue~7 (
// Equation(s):
// \u8|oBlue~7_combout  = ( \u8|Z_OUT [15] & ( \u8|Z_OUT [8] ) ) # ( !\u8|Z_OUT [15] & ( \u8|Z_OUT [8] ) ) # ( \u8|Z_OUT [15] & ( !\u8|Z_OUT [8] ) ) # ( !\u8|Z_OUT [15] & ( !\u8|Z_OUT [8] & ( ((!\u8|LessThan2~0_combout ) # ((\u8|Z_OUT [18]) # (\u8|Z_OUT 
// [16]))) # (\u8|Z_OUT [17]) ) ) )

	.dataa(!\u8|Z_OUT [17]),
	.datab(!\u8|LessThan2~0_combout ),
	.datac(!\u8|Z_OUT [16]),
	.datad(!\u8|Z_OUT [18]),
	.datae(!\u8|Z_OUT [15]),
	.dataf(!\u8|Z_OUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~7 .extended_lut = "off";
defparam \u8|oBlue~7 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oBlue~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N25
dffeas \u8|oBlue[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[8] .is_wysiwyg = "true";
defparam \u8|oBlue[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N16
dffeas \u8|Z_OUT[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Z_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Z_OUT[9] .is_wysiwyg = "true";
defparam \u8|Z_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N9
cyclonev_lcell_comb \u8|oBlue~8 (
// Equation(s):
// \u8|oBlue~8_combout  = ( \u8|Z_OUT [15] & ( \u8|Z_OUT [9] ) ) # ( !\u8|Z_OUT [15] & ( \u8|Z_OUT [9] ) ) # ( \u8|Z_OUT [15] & ( !\u8|Z_OUT [9] ) ) # ( !\u8|Z_OUT [15] & ( !\u8|Z_OUT [9] & ( ((!\u8|LessThan2~0_combout ) # ((\u8|Z_OUT [17]) # (\u8|Z_OUT 
// [18]))) # (\u8|Z_OUT [16]) ) ) )

	.dataa(!\u8|Z_OUT [16]),
	.datab(!\u8|LessThan2~0_combout ),
	.datac(!\u8|Z_OUT [18]),
	.datad(!\u8|Z_OUT [17]),
	.datae(!\u8|Z_OUT [15]),
	.dataf(!\u8|Z_OUT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oBlue~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oBlue~8 .extended_lut = "off";
defparam \u8|oBlue~8 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oBlue~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N10
dffeas \u8|oBlue[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oBlue~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oBlue[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oBlue [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oBlue[9] .is_wysiwyg = "true";
defparam \u8|oBlue[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \u9|oRequest~0 (
// Equation(s):
// \u9|oRequest~0_combout  = ( \u9|LessThan1~0_combout  & ( \u9|LessThan1~1_combout  & ( !\u9|LessThan0~0_combout  ) ) ) # ( \u9|LessThan1~0_combout  & ( !\u9|LessThan1~1_combout  & ( !\u9|LessThan0~0_combout  ) ) ) # ( !\u9|LessThan1~0_combout  & ( 
// !\u9|LessThan1~1_combout  & ( !\u9|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\u9|LessThan0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u9|LessThan1~0_combout ),
	.dataf(!\u9|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oRequest~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oRequest~0 .extended_lut = "off";
defparam \u9|oRequest~0 .lut_mask = 64'hCCCCCCCC0000CCCC;
defparam \u9|oRequest~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N47
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [0]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N45
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N46
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N53
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [1]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N51
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N52
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N29
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [2]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N0
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N1
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [3]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N0
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N15
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout  = ( \u7|mCr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N17
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N12
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N13
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N6
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout  = ( \u7|mCr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N8
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N9
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N10
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N47
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [6]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N42
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N43
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N36
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout  = ( \u7|mCr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N38
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N39
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N40
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N6
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N9
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [10]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N57
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout  = ( \u7|mCb [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N59
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N54
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N55
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N35
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [1]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N30
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N31
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout  = ( \u7|mCb [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N21
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N22
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [3]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y14_N0
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N53
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [4]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N48
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N49
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [5]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N18
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N19
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N36
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout  = ( \u7|mCb [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N37
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N57
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N58
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N29
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [7]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N36
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N37
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N36
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N38
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N39
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [10]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_1|data_out_wire [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N41
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|g0|iY_Gamma [0]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N57
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N58
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N30
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout  = \u8|g0|iY_Gamma [1]

	.dataa(!\u8|g0|iY_Gamma [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N32
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N33
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N34
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N21
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout  = \u8|g0|iY_Gamma [2]

	.dataa(gnd),
	.datab(!\u8|g0|iY_Gamma [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N22
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N42
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N43
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N3
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout  = \u8|g0|iY_Gamma [3]

	.dataa(gnd),
	.datab(!\u8|g0|iY_Gamma [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N0
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N48
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout  = \u8|g0|iY_Gamma [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|g0|iY_Gamma [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N50
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N51
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N52
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N54
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout  = \u8|g0|iY_Gamma [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|g0|iY_Gamma [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N56
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N57
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N58
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N30
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout  = ( \u8|g0|iY_Gamma [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|g0|iY_Gamma [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N31
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N57
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N59
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y18_N54
cyclonev_lcell_comb \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y18_N56
dffeas \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,gnd,gnd,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data1_pipeline_reg_block|data_out_array[0][10]~q ,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q }),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({gnd,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .accumulate_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_width = 8;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_width = 19;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_use_scan_in = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .az_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_width = 8;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_use_scan_in = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_width = 16;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bz_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_0 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_1 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_2 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_3 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_4 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_5 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_6 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_7 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_0 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_1 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_2 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_3 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_4 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_5 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_6 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_7 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_a_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_b_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_ay = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_by = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .enable_double_accum = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_value = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .mode_sub_location = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .negate_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_max = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_may = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mbx = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mby = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operation_mode = "m18x18_sumof2";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .output_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_a = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_b = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .result_a_width = 64;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_max = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_may = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mbx = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mby = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .sub_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,gnd,gnd,
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][10]~q ,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18]}),
	.by({\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2],
\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1],\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({!\u3|oRST_2~q ,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .accumulate_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_width = 8;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_width = 19;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_use_scan_in = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .az_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_width = 18;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_use_scan_in = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_width = 18;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bz_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_0 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_1 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_2 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_3 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_4 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_5 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_6 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_7 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_0 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_1 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_2 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_3 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_4 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_5 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_6 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_7 = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_a_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_b_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_ay = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_by = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .enable_double_accum = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_value = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .mode_sub_location = 0;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .negate_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_max = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_may = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mbx = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mby = "input";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .output_clock = "0";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_a = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_b = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .result_a_width = 64;
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_max = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_may = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mbx = "true";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mby = "false";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .sub_clock = "none";
defparam \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \u8|Add1~98 (
// Equation(s):
// \u8|Add1~98_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] ) + ( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2]),
	.datad(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~98 .extended_lut = "off";
defparam \u8|Add1~98 .lut_mask = 64'h0000F0F0000000FF;
defparam \u8|Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N33
cyclonev_lcell_comb \u8|Add1~94 (
// Equation(s):
// \u8|Add1~94_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] ) + ( VCC ) + ( \u8|Add1~98_cout  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~94 .extended_lut = "off";
defparam \u8|Add1~94 .lut_mask = 64'h0000000000005555;
defparam \u8|Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \u8|Add1~90 (
// Equation(s):
// \u8|Add1~90_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] ) + ( VCC ) + ( \u8|Add1~94_cout  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~90 .extended_lut = "off";
defparam \u8|Add1~90 .lut_mask = 64'h0000000000003333;
defparam \u8|Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N39
cyclonev_lcell_comb \u8|Add1~86 (
// Equation(s):
// \u8|Add1~86_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] ) + ( VCC ) + ( \u8|Add1~90_cout  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~86 .extended_lut = "off";
defparam \u8|Add1~86 .lut_mask = 64'h0000000000005555;
defparam \u8|Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \u8|Add1~82 (
// Equation(s):
// \u8|Add1~82_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] ) + ( VCC ) + ( \u8|Add1~86_cout  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~82 .extended_lut = "off";
defparam \u8|Add1~82 .lut_mask = 64'h0000000000003333;
defparam \u8|Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N45
cyclonev_lcell_comb \u8|Add1~78 (
// Equation(s):
// \u8|Add1~78_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] ) + ( VCC ) + ( \u8|Add1~82_cout  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~78 .extended_lut = "off";
defparam \u8|Add1~78 .lut_mask = 64'h0000000000005555;
defparam \u8|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \u8|Add1~74 (
// Equation(s):
// \u8|Add1~74_cout  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] ) + ( GND ) + ( \u8|Add1~78_cout  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~74 .extended_lut = "off";
defparam \u8|Add1~74 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N51
cyclonev_lcell_comb \u8|Add1~17 (
// Equation(s):
// \u8|Add1~17_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add1~74_cout  ))
// \u8|Add1~18  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add1~74_cout  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~17_sumout ),
	.cout(\u8|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~17 .extended_lut = "off";
defparam \u8|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \u8|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \u8|Add1~45 (
// Equation(s):
// \u8|Add1~45_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( VCC ) + ( \u8|Add1~18  ))
// \u8|Add1~46  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( VCC ) + ( \u8|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~45_sumout ),
	.cout(\u8|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~45 .extended_lut = "off";
defparam \u8|Add1~45 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N57
cyclonev_lcell_comb \u8|Add1~49 (
// Equation(s):
// \u8|Add1~49_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( VCC ) + ( \u8|Add1~46  ))
// \u8|Add1~50  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( VCC ) + ( \u8|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~49_sumout ),
	.cout(\u8|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~49 .extended_lut = "off";
defparam \u8|Add1~49 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \u8|Add1~53 (
// Equation(s):
// \u8|Add1~53_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( GND ) + ( \u8|Add1~50  ))
// \u8|Add1~54  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( GND ) + ( \u8|Add1~50  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~53_sumout ),
	.cout(\u8|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~53 .extended_lut = "off";
defparam \u8|Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N3
cyclonev_lcell_comb \u8|Add1~57 (
// Equation(s):
// \u8|Add1~57_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add1~54  ))
// \u8|Add1~58  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~57_sumout ),
	.cout(\u8|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~57 .extended_lut = "off";
defparam \u8|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \u8|Add1~61 (
// Equation(s):
// \u8|Add1~61_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( GND ) + ( \u8|Add1~58  ))
// \u8|Add1~62  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( GND ) + ( \u8|Add1~58  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~61_sumout ),
	.cout(\u8|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~61 .extended_lut = "off";
defparam \u8|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N9
cyclonev_lcell_comb \u8|Add1~65 (
// Equation(s):
// \u8|Add1~65_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( GND ) + ( \u8|Add1~62  ))
// \u8|Add1~66  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( GND ) + ( \u8|Add1~62  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~65_sumout ),
	.cout(\u8|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~65 .extended_lut = "off";
defparam \u8|Add1~65 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \u8|Add1~69 (
// Equation(s):
// \u8|Add1~69_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( VCC ) + ( \u8|Add1~66  ))
// \u8|Add1~70  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( VCC ) + ( \u8|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~69_sumout ),
	.cout(\u8|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~69 .extended_lut = "off";
defparam \u8|Add1~69 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N15
cyclonev_lcell_comb \u8|Add1~1 (
// Equation(s):
// \u8|Add1~1_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( GND ) + ( \u8|Add1~70  ))
// \u8|Add1~2  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( GND ) + ( \u8|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~1_sumout ),
	.cout(\u8|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~1 .extended_lut = "off";
defparam \u8|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N18
cyclonev_lcell_comb \u8|Add1~37 (
// Equation(s):
// \u8|Add1~37_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( GND ) + ( \u8|Add1~2  ))
// \u8|Add1~38  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( GND ) + ( \u8|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~37_sumout ),
	.cout(\u8|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~37 .extended_lut = "off";
defparam \u8|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \u8|Add1~5 (
// Equation(s):
// \u8|Add1~5_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( GND ) + ( \u8|Add1~38  ))
// \u8|Add1~6  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( GND ) + ( \u8|Add1~38  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~5_sumout ),
	.cout(\u8|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~5 .extended_lut = "off";
defparam \u8|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \u8|Y_OUT[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[12] .is_wysiwyg = "true";
defparam \u8|Y_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N24
cyclonev_lcell_comb \u8|Add1~9 (
// Equation(s):
// \u8|Add1~9_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( GND ) + ( \u8|Add1~6  ))
// \u8|Add1~10  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( GND ) + ( \u8|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~9_sumout ),
	.cout(\u8|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~9 .extended_lut = "off";
defparam \u8|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N27
cyclonev_lcell_comb \u8|Add1~13 (
// Equation(s):
// \u8|Add1~13_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( GND ) + ( \u8|Add1~10  ))
// \u8|Add1~14  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( GND ) + ( \u8|Add1~10  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~13_sumout ),
	.cout(\u8|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~13 .extended_lut = "off";
defparam \u8|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \u8|Y_OUT[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[14] .is_wysiwyg = "true";
defparam \u8|Y_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N17
dffeas \u8|Y_OUT[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[10] .is_wysiwyg = "true";
defparam \u8|Y_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N26
dffeas \u8|Y_OUT[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[13] .is_wysiwyg = "true";
defparam \u8|Y_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N20
dffeas \u8|Y_OUT[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[11] .is_wysiwyg = "true";
defparam \u8|Y_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N30
cyclonev_lcell_comb \u8|Add1~21 (
// Equation(s):
// \u8|Add1~21_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( GND ) + ( \u8|Add1~14  ))
// \u8|Add1~22  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( GND ) + ( \u8|Add1~14  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~21_sumout ),
	.cout(\u8|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~21 .extended_lut = "off";
defparam \u8|Add1~21 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \u8|Add1~25 (
// Equation(s):
// \u8|Add1~25_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( GND ) + ( \u8|Add1~22  ))
// \u8|Add1~26  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( GND ) + ( \u8|Add1~22  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~25_sumout ),
	.cout(\u8|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~25 .extended_lut = "off";
defparam \u8|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \u8|Add1~29 (
// Equation(s):
// \u8|Add1~29_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( GND ) + ( \u8|Add1~26  ))
// \u8|Add1~30  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( GND ) + ( \u8|Add1~26  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~29_sumout ),
	.cout(\u8|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~29 .extended_lut = "off";
defparam \u8|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N39
cyclonev_lcell_comb \u8|Add1~33 (
// Equation(s):
// \u8|Add1~33_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( GND ) + ( \u8|Add1~30  ))
// \u8|Add1~34  = CARRY(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( GND ) + ( \u8|Add1~30  ))

	.dataa(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~33_sumout ),
	.cout(\u8|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~33 .extended_lut = "off";
defparam \u8|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N41
dffeas \u8|Y_OUT[18] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[18] .is_wysiwyg = "true";
defparam \u8|Y_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N35
dffeas \u8|Y_OUT[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[16] .is_wysiwyg = "true";
defparam \u8|Y_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N38
dffeas \u8|Y_OUT[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[17] .is_wysiwyg = "true";
defparam \u8|Y_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N32
dffeas \u8|Y_OUT[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[15] .is_wysiwyg = "true";
defparam \u8|Y_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N48
cyclonev_lcell_comb \u8|LessThan1~0 (
// Equation(s):
// \u8|LessThan1~0_combout  = ( !\u8|Y_OUT [15] & ( (!\u8|Y_OUT [11] & (!\u8|Y_OUT [18] & (!\u8|Y_OUT [16] & !\u8|Y_OUT [17]))) ) )

	.dataa(!\u8|Y_OUT [11]),
	.datab(!\u8|Y_OUT [18]),
	.datac(!\u8|Y_OUT [16]),
	.datad(!\u8|Y_OUT [17]),
	.datae(gnd),
	.dataf(!\u8|Y_OUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|LessThan1~0 .extended_lut = "off";
defparam \u8|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \u8|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y13_N52
dffeas \u8|Y_OUT[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[2] .is_wysiwyg = "true";
defparam \u8|Y_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N48
cyclonev_lcell_comb \u8|oGreen~0 (
// Equation(s):
// \u8|oGreen~0_combout  = ( \u8|LessThan1~0_combout  & ( \u8|Y_OUT [2] ) ) # ( !\u8|LessThan1~0_combout  & ( \u8|Y_OUT [2] ) ) # ( \u8|LessThan1~0_combout  & ( !\u8|Y_OUT [2] & ( (((\u8|Y_OUT [13]) # (\u8|Y_OUT [10])) # (\u8|Y_OUT [14])) # (\u8|Y_OUT [12]) 
// ) ) ) # ( !\u8|LessThan1~0_combout  & ( !\u8|Y_OUT [2] ) )

	.dataa(!\u8|Y_OUT [12]),
	.datab(!\u8|Y_OUT [14]),
	.datac(!\u8|Y_OUT [10]),
	.datad(!\u8|Y_OUT [13]),
	.datae(!\u8|LessThan1~0_combout ),
	.dataf(!\u8|Y_OUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~0 .extended_lut = "off";
defparam \u8|oGreen~0 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oGreen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \u8|Add1~41 (
// Equation(s):
// \u8|Add1~41_sumout  = SUM(( \u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] ) + ( GND ) + ( \u8|Add1~34  ))

	.dataa(gnd),
	.datab(!\u8|u1|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|Add1~41 .extended_lut = "off";
defparam \u8|Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \u8|Y_OUT[19] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[19] .is_wysiwyg = "true";
defparam \u8|Y_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N51
cyclonev_lcell_comb \u8|oGreen[8]~1 (
// Equation(s):
// \u8|oGreen[8]~1_combout  = ( \u8|Y_OUT [19] ) # ( !\u8|Y_OUT [19] & ( !\u3|oRST_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u3|oRST_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|Y_OUT [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen[8]~1 .extended_lut = "off";
defparam \u8|oGreen[8]~1 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u8|oGreen[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \u8|oGreen[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[2] .is_wysiwyg = "true";
defparam \u8|oGreen[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N56
dffeas \u8|Y_OUT[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[3] .is_wysiwyg = "true";
defparam \u8|Y_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N57
cyclonev_lcell_comb \u8|oGreen~2 (
// Equation(s):
// \u8|oGreen~2_combout  = ( \u8|LessThan1~0_combout  & ( \u8|Y_OUT [3] ) ) # ( !\u8|LessThan1~0_combout  & ( \u8|Y_OUT [3] ) ) # ( \u8|LessThan1~0_combout  & ( !\u8|Y_OUT [3] & ( (((\u8|Y_OUT [12]) # (\u8|Y_OUT [13])) # (\u8|Y_OUT [14])) # (\u8|Y_OUT [10]) 
// ) ) ) # ( !\u8|LessThan1~0_combout  & ( !\u8|Y_OUT [3] ) )

	.dataa(!\u8|Y_OUT [10]),
	.datab(!\u8|Y_OUT [14]),
	.datac(!\u8|Y_OUT [13]),
	.datad(!\u8|Y_OUT [12]),
	.datae(!\u8|LessThan1~0_combout ),
	.dataf(!\u8|Y_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~2 .extended_lut = "off";
defparam \u8|oGreen~2 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oGreen~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N58
dffeas \u8|oGreen[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[3] .is_wysiwyg = "true";
defparam \u8|oGreen[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N58
dffeas \u8|Y_OUT[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[4] .is_wysiwyg = "true";
defparam \u8|Y_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N24
cyclonev_lcell_comb \u8|oGreen~3 (
// Equation(s):
// \u8|oGreen~3_combout  = ( \u8|LessThan1~0_combout  & ( \u8|Y_OUT [4] ) ) # ( !\u8|LessThan1~0_combout  & ( \u8|Y_OUT [4] ) ) # ( \u8|LessThan1~0_combout  & ( !\u8|Y_OUT [4] & ( (((\u8|Y_OUT [13]) # (\u8|Y_OUT [12])) # (\u8|Y_OUT [14])) # (\u8|Y_OUT [10]) 
// ) ) ) # ( !\u8|LessThan1~0_combout  & ( !\u8|Y_OUT [4] ) )

	.dataa(!\u8|Y_OUT [10]),
	.datab(!\u8|Y_OUT [14]),
	.datac(!\u8|Y_OUT [12]),
	.datad(!\u8|Y_OUT [13]),
	.datae(!\u8|LessThan1~0_combout ),
	.dataf(!\u8|Y_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~3 .extended_lut = "off";
defparam \u8|oGreen~3 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oGreen~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \u8|oGreen[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[4] .is_wysiwyg = "true";
defparam \u8|oGreen[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \u8|Y_OUT[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[5] .is_wysiwyg = "true";
defparam \u8|Y_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N9
cyclonev_lcell_comb \u8|oGreen~4 (
// Equation(s):
// \u8|oGreen~4_combout  = ( \u8|Y_OUT [5] & ( \u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [5] & ( \u8|Y_OUT [14] ) ) # ( \u8|Y_OUT [5] & ( !\u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [5] & ( !\u8|Y_OUT [14] & ( ((!\u8|LessThan1~0_combout ) # ((\u8|Y_OUT [12]) # (\u8|Y_OUT 
// [13]))) # (\u8|Y_OUT [10]) ) ) )

	.dataa(!\u8|Y_OUT [10]),
	.datab(!\u8|LessThan1~0_combout ),
	.datac(!\u8|Y_OUT [13]),
	.datad(!\u8|Y_OUT [12]),
	.datae(!\u8|Y_OUT [5]),
	.dataf(!\u8|Y_OUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~4 .extended_lut = "off";
defparam \u8|oGreen~4 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oGreen~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N10
dffeas \u8|oGreen[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[5] .is_wysiwyg = "true";
defparam \u8|oGreen[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N4
dffeas \u8|Y_OUT[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[6] .is_wysiwyg = "true";
defparam \u8|Y_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N12
cyclonev_lcell_comb \u8|oGreen~5 (
// Equation(s):
// \u8|oGreen~5_combout  = ( \u8|Y_OUT [6] & ( \u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [6] & ( \u8|Y_OUT [14] ) ) # ( \u8|Y_OUT [6] & ( !\u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [6] & ( !\u8|Y_OUT [14] & ( ((!\u8|LessThan1~0_combout ) # ((\u8|Y_OUT [13]) # (\u8|Y_OUT 
// [10]))) # (\u8|Y_OUT [12]) ) ) )

	.dataa(!\u8|Y_OUT [12]),
	.datab(!\u8|LessThan1~0_combout ),
	.datac(!\u8|Y_OUT [10]),
	.datad(!\u8|Y_OUT [13]),
	.datae(!\u8|Y_OUT [6]),
	.dataf(!\u8|Y_OUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~5 .extended_lut = "off";
defparam \u8|oGreen~5 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oGreen~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \u8|oGreen[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[6] .is_wysiwyg = "true";
defparam \u8|oGreen[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \u8|Y_OUT[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[7] .is_wysiwyg = "true";
defparam \u8|Y_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N33
cyclonev_lcell_comb \u8|oGreen~6 (
// Equation(s):
// \u8|oGreen~6_combout  = ( \u8|Y_OUT [7] & ( \u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [7] & ( \u8|Y_OUT [14] ) ) # ( \u8|Y_OUT [7] & ( !\u8|Y_OUT [14] ) ) # ( !\u8|Y_OUT [7] & ( !\u8|Y_OUT [14] & ( ((!\u8|LessThan1~0_combout ) # ((\u8|Y_OUT [12]) # (\u8|Y_OUT 
// [13]))) # (\u8|Y_OUT [10]) ) ) )

	.dataa(!\u8|Y_OUT [10]),
	.datab(!\u8|LessThan1~0_combout ),
	.datac(!\u8|Y_OUT [13]),
	.datad(!\u8|Y_OUT [12]),
	.datae(!\u8|Y_OUT [7]),
	.dataf(!\u8|Y_OUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~6 .extended_lut = "off";
defparam \u8|oGreen~6 .lut_mask = 64'hDFFFFFFFFFFFFFFF;
defparam \u8|oGreen~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N35
dffeas \u8|oGreen[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[7] .is_wysiwyg = "true";
defparam \u8|oGreen[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N10
dffeas \u8|Y_OUT[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[8] .is_wysiwyg = "true";
defparam \u8|Y_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N36
cyclonev_lcell_comb \u8|oGreen~7 (
// Equation(s):
// \u8|oGreen~7_combout  = ( \u8|LessThan1~0_combout  & ( \u8|Y_OUT [14] ) ) # ( !\u8|LessThan1~0_combout  & ( \u8|Y_OUT [14] ) ) # ( \u8|LessThan1~0_combout  & ( !\u8|Y_OUT [14] & ( (((\u8|Y_OUT [13]) # (\u8|Y_OUT [10])) # (\u8|Y_OUT [8])) # (\u8|Y_OUT 
// [12]) ) ) ) # ( !\u8|LessThan1~0_combout  & ( !\u8|Y_OUT [14] ) )

	.dataa(!\u8|Y_OUT [12]),
	.datab(!\u8|Y_OUT [8]),
	.datac(!\u8|Y_OUT [10]),
	.datad(!\u8|Y_OUT [13]),
	.datae(!\u8|LessThan1~0_combout ),
	.dataf(!\u8|Y_OUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~7 .extended_lut = "off";
defparam \u8|oGreen~7 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oGreen~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N37
dffeas \u8|oGreen[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[8] .is_wysiwyg = "true";
defparam \u8|oGreen[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N14
dffeas \u8|Y_OUT[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|Y_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|Y_OUT[9] .is_wysiwyg = "true";
defparam \u8|Y_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y12_N45
cyclonev_lcell_comb \u8|oGreen~8 (
// Equation(s):
// \u8|oGreen~8_combout  = ( \u8|LessThan1~0_combout  & ( \u8|Y_OUT [14] ) ) # ( !\u8|LessThan1~0_combout  & ( \u8|Y_OUT [14] ) ) # ( \u8|LessThan1~0_combout  & ( !\u8|Y_OUT [14] & ( (((\u8|Y_OUT [12]) # (\u8|Y_OUT [13])) # (\u8|Y_OUT [9])) # (\u8|Y_OUT 
// [10]) ) ) ) # ( !\u8|LessThan1~0_combout  & ( !\u8|Y_OUT [14] ) )

	.dataa(!\u8|Y_OUT [10]),
	.datab(!\u8|Y_OUT [9]),
	.datac(!\u8|Y_OUT [13]),
	.datad(!\u8|Y_OUT [12]),
	.datae(!\u8|LessThan1~0_combout ),
	.dataf(!\u8|Y_OUT [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oGreen~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oGreen~8 .extended_lut = "off";
defparam \u8|oGreen~8 .lut_mask = 64'hFFFF7FFFFFFFFFFF;
defparam \u8|oGreen~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N46
dffeas \u8|oGreen[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oGreen~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oGreen[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oGreen [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oGreen[9] .is_wysiwyg = "true";
defparam \u8|oGreen[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N36
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout  = ( \u7|mCr [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N37
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N53
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [0]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [1]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N24
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N47
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [2]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N42
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N43
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N48
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout  = ( \u7|mCr [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N50
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N51
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N52
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N27
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout  = ( \u7|mCr [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N29
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N24
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N25
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N54
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout  = ( \u7|mCr [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N56
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N57
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N58
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N26
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCr [6]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y12_N21
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N22
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N39
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout  = ( \u7|mCr [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N41
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N36
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_2|data_out_wire [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N37
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N33
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N35
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N30
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [0]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_2|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N32
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N24
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout  = ( \u7|mCb [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N26
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N27
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N28
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [1]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N18
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N58
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [2]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N57
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = ( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N58
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N33
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder_combout  = ( \u7|mCb [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N35
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N36
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N37
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u7|mCb [4]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N18
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N19
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N27
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder_combout  = ( \u7|mCb [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N29
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N24
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N25
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N33
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout  = ( \u7|mCb [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N34
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N18
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = ( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N20
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N57
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout  = ( \u7|mCb [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u7|mCb [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N59
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N54
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_1|data_out_wire [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N55
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N44
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|g0|iY_Gamma [0]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y15_N45
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y15_N46
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y10_N9
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout  = \u8|g0|iY_Gamma [1]

	.dataa(!\u8|g0|iY_Gamma [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N10
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N3
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N4
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N53
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u8|g0|iY_Gamma [2]),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y12_N48
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y12_N49
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y10_N9
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout  = \u8|g0|iY_Gamma [3]

	.dataa(gnd),
	.datab(!\u8|g0|iY_Gamma [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N10
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y10_N18
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y10_N19
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N39
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout  = \u8|g0|iY_Gamma [4]

	.dataa(!\u8|g0|iY_Gamma [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N41
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N24
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N9
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout  = \u8|g0|iY_Gamma [5]

	.dataa(!\u8|g0|iY_Gamma [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y12_N21
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y12_N22
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N42
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout  = ( \u8|g0|iY_Gamma [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u8|g0|iY_Gamma [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N44
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y12_N45
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data_register_block_0|data_out_wire [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y12_N46
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N3
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N5
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N18
cyclonev_lcell_comb \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder (
// Equation(s):
// \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout  = \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data_register_block_0|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .extended_lut = "off";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y11_N20
dffeas \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .is_wysiwyg = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2] .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data1_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.az(26'b00000000000000000000000000),
	.bx({gnd,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][6]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][5]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][4]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][3]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][1]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data0_pipeline_reg_block|data_out_array[0][0]~q }),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data0_pipeline_reg_block|data_out_array[0][2]~q ,gnd,gnd}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({gnd,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .accumulate_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ax_width = 8;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_scan_in_width = 16;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .ay_use_scan_in = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .az_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bx_width = 8;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_use_scan_in = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .by_width = 16;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .bz_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_0 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_1 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_2 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_3 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_4 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_5 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_6 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_a_7 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_0 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_1 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_2 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_3 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_4 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_5 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_6 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_b_7 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_a_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .coef_sel_b_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_ay = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .delay_scan_out_by = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .enable_double_accum = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .load_const_value = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .mode_sub_location = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .negate_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_max = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_may = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mbx = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operand_source_mby = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .operation_mode = "m18x18_sumof2";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .output_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_a = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .preadder_subtract_b = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .result_a_width = 64;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_max = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_may = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mbx = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .signed_mby = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .sub_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|Add0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][7]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][6]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][5]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][4]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][3]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][2]~q ,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][1]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|dataa_split|data2_pipeline_reg_block|data_out_array[0][0]~q }),
	.ay({gnd,gnd,gnd,gnd,gnd,gnd,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ,gnd,gnd,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ,\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q ,gnd,gnd,gnd,
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|datab_split|data2_pipeline_reg_block|data_out_array[0][0]~q }),
	.az(26'b00000000000000000000000000),
	.bx({\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [26],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [25],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [24],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [23],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [22],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [21],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [20],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [19],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [18]}),
	.by({\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [17],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [16],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [15],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [14],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [13],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [12],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [11],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [10],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [9],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [8],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [7],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [6],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [5],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [4],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [3],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [2],
\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [1],\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|final_adder_block|adder_result_1 [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\TD_CLK27~inputCLKENA0_outclk }),
	.aclr({!\u3|oRST_2~q ,!\u3|oRST_2~q }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .accumulate_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ax_width = 8;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_scan_in_width = 16;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .ay_use_scan_in = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .az_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bx_width = 18;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_use_scan_in = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .by_width = 18;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .bz_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_0 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_1 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_2 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_3 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_4 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_5 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_6 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_a_7 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_0 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_1 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_2 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_3 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_4 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_5 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_6 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_b_7 = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_a_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .coef_sel_b_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_ay = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .delay_scan_out_by = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .enable_double_accum = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .load_const_value = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .mode_sub_location = 0;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .negate_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_max = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_may = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mbx = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operand_source_mby = "input";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .operation_mode = "m18x18_plus36";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .output_clock = "0";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_a = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .preadder_subtract_b = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .result_a_width = 64;
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_max = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_may = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mbx = "true";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .signed_mby = "false";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .sub_clock = "none";
defparam \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N30
cyclonev_lcell_comb \u8|Add0~102 (
// Equation(s):
// \u8|Add0~102_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1] ) + ( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [0]),
	.datad(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~102_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~102 .extended_lut = "off";
defparam \u8|Add0~102 .lut_mask = 64'h0000F0F0000000FF;
defparam \u8|Add0~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N33
cyclonev_lcell_comb \u8|Add0~98 (
// Equation(s):
// \u8|Add0~98_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2] ) + ( VCC ) + ( \u8|Add0~102_cout  ))

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~98_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~98 .extended_lut = "off";
defparam \u8|Add0~98 .lut_mask = 64'h0000000000005555;
defparam \u8|Add0~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N36
cyclonev_lcell_comb \u8|Add0~94 (
// Equation(s):
// \u8|Add0~94_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3] ) + ( VCC ) + ( \u8|Add0~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~94_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~94 .extended_lut = "off";
defparam \u8|Add0~94 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N39
cyclonev_lcell_comb \u8|Add0~90 (
// Equation(s):
// \u8|Add0~90_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4] ) + ( GND ) + ( \u8|Add0~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~90_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~90 .extended_lut = "off";
defparam \u8|Add0~90 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N42
cyclonev_lcell_comb \u8|Add0~86 (
// Equation(s):
// \u8|Add0~86_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5] ) + ( VCC ) + ( \u8|Add0~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~86_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~86 .extended_lut = "off";
defparam \u8|Add0~86 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N45
cyclonev_lcell_comb \u8|Add0~82 (
// Equation(s):
// \u8|Add0~82_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6] ) + ( GND ) + ( \u8|Add0~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~82_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~82 .extended_lut = "off";
defparam \u8|Add0~82 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N48
cyclonev_lcell_comb \u8|Add0~78 (
// Equation(s):
// \u8|Add0~78_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7] ) + ( GND ) + ( \u8|Add0~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~78_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~78 .extended_lut = "off";
defparam \u8|Add0~78 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N51
cyclonev_lcell_comb \u8|Add0~74 (
// Equation(s):
// \u8|Add0~74_cout  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8] ) + ( GND ) + ( \u8|Add0~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\u8|Add0~74_cout ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~74 .extended_lut = "off";
defparam \u8|Add0~74 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N54
cyclonev_lcell_comb \u8|Add0~17 (
// Equation(s):
// \u8|Add0~17_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add0~74_cout  ))
// \u8|Add0~18  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9] ) + ( VCC ) + ( \u8|Add0~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~17_sumout ),
	.cout(\u8|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~17 .extended_lut = "off";
defparam \u8|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y11_N57
cyclonev_lcell_comb \u8|Add0~45 (
// Equation(s):
// \u8|Add0~45_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( GND ) + ( \u8|Add0~18  ))
// \u8|Add0~46  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10] ) + ( GND ) + ( \u8|Add0~18  ))

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~45_sumout ),
	.cout(\u8|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~45 .extended_lut = "off";
defparam \u8|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \u8|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \u8|Add0~49 (
// Equation(s):
// \u8|Add0~49_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( GND ) + ( \u8|Add0~46  ))
// \u8|Add0~50  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11] ) + ( GND ) + ( \u8|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~49_sumout ),
	.cout(\u8|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~49 .extended_lut = "off";
defparam \u8|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N3
cyclonev_lcell_comb \u8|Add0~53 (
// Equation(s):
// \u8|Add0~53_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( GND ) + ( \u8|Add0~50  ))
// \u8|Add0~54  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12] ) + ( GND ) + ( \u8|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~53_sumout ),
	.cout(\u8|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~53 .extended_lut = "off";
defparam \u8|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \u8|Add0~57 (
// Equation(s):
// \u8|Add0~57_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add0~54  ))
// \u8|Add0~58  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13] ) + ( GND ) + ( \u8|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~57_sumout ),
	.cout(\u8|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~57 .extended_lut = "off";
defparam \u8|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N9
cyclonev_lcell_comb \u8|Add0~61 (
// Equation(s):
// \u8|Add0~61_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( VCC ) + ( \u8|Add0~58  ))
// \u8|Add0~62  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14] ) + ( VCC ) + ( \u8|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~61_sumout ),
	.cout(\u8|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~61 .extended_lut = "off";
defparam \u8|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \u8|Add0~65 (
// Equation(s):
// \u8|Add0~65_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( GND ) + ( \u8|Add0~62  ))
// \u8|Add0~66  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15] ) + ( GND ) + ( \u8|Add0~62  ))

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~65_sumout ),
	.cout(\u8|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~65 .extended_lut = "off";
defparam \u8|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \u8|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N15
cyclonev_lcell_comb \u8|Add0~69 (
// Equation(s):
// \u8|Add0~69_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( GND ) + ( \u8|Add0~66  ))
// \u8|Add0~70  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16] ) + ( GND ) + ( \u8|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~69_sumout ),
	.cout(\u8|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~69 .extended_lut = "off";
defparam \u8|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u8|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \u8|Add0~29 (
// Equation(s):
// \u8|Add0~29_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( VCC ) + ( \u8|Add0~70  ))
// \u8|Add0~30  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17] ) + ( VCC ) + ( \u8|Add0~70  ))

	.dataa(gnd),
	.datab(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~29_sumout ),
	.cout(\u8|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~29 .extended_lut = "off";
defparam \u8|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \u8|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N21
cyclonev_lcell_comb \u8|Add0~25 (
// Equation(s):
// \u8|Add0~25_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( VCC ) + ( \u8|Add0~30  ))
// \u8|Add0~26  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18] ) + ( VCC ) + ( \u8|Add0~30  ))

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~25_sumout ),
	.cout(\u8|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~25 .extended_lut = "off";
defparam \u8|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \u8|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N24
cyclonev_lcell_comb \u8|Add0~21 (
// Equation(s):
// \u8|Add0~21_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( VCC ) + ( \u8|Add0~26  ))
// \u8|Add0~22  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19] ) + ( VCC ) + ( \u8|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~21_sumout ),
	.cout(\u8|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~21 .extended_lut = "off";
defparam \u8|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \u8|Add0~33 (
// Equation(s):
// \u8|Add0~33_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( VCC ) + ( \u8|Add0~22  ))
// \u8|Add0~34  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20] ) + ( VCC ) + ( \u8|Add0~22  ))

	.dataa(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~33_sumout ),
	.cout(\u8|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~33 .extended_lut = "off";
defparam \u8|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \u8|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N30
cyclonev_lcell_comb \u8|Add0~37 (
// Equation(s):
// \u8|Add0~37_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( VCC ) + ( \u8|Add0~34  ))
// \u8|Add0~38  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21] ) + ( VCC ) + ( \u8|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~37_sumout ),
	.cout(\u8|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~37 .extended_lut = "off";
defparam \u8|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \u8|Add0~1 (
// Equation(s):
// \u8|Add0~1_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( VCC ) + ( \u8|Add0~38  ))
// \u8|Add0~2  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22] ) + ( VCC ) + ( \u8|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~1_sumout ),
	.cout(\u8|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~1 .extended_lut = "off";
defparam \u8|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \u8|X_OUT[15] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[15] .is_wysiwyg = "true";
defparam \u8|X_OUT[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \u8|Add0~5 (
// Equation(s):
// \u8|Add0~5_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( VCC ) + ( \u8|Add0~2  ))
// \u8|Add0~6  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23] ) + ( VCC ) + ( \u8|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~5_sumout ),
	.cout(\u8|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~5 .extended_lut = "off";
defparam \u8|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \u8|Add0~9 (
// Equation(s):
// \u8|Add0~9_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( VCC ) + ( \u8|Add0~6  ))
// \u8|Add0~10  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24] ) + ( VCC ) + ( \u8|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~9_sumout ),
	.cout(\u8|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~9 .extended_lut = "off";
defparam \u8|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \u8|Add0~13 (
// Equation(s):
// \u8|Add0~13_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( VCC ) + ( \u8|Add0~10  ))
// \u8|Add0~14  = CARRY(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25] ) + ( VCC ) + ( \u8|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~13_sumout ),
	.cout(\u8|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~13 .extended_lut = "off";
defparam \u8|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \u8|X_OUT[18] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[18] .is_wysiwyg = "true";
defparam \u8|X_OUT[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \u8|X_OUT[17] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[17] .is_wysiwyg = "true";
defparam \u8|X_OUT[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N23
dffeas \u8|X_OUT[11] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[11] .is_wysiwyg = "true";
defparam \u8|X_OUT[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N32
dffeas \u8|X_OUT[14] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[14] .is_wysiwyg = "true";
defparam \u8|X_OUT[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \u8|X_OUT[10] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[10] .is_wysiwyg = "true";
defparam \u8|X_OUT[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N29
dffeas \u8|X_OUT[13] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[13] .is_wysiwyg = "true";
defparam \u8|X_OUT[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N26
dffeas \u8|X_OUT[12] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[12] .is_wysiwyg = "true";
defparam \u8|X_OUT[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \u8|LessThan0~0 (
// Equation(s):
// \u8|LessThan0~0_combout  = ( !\u8|X_OUT [13] & ( !\u8|X_OUT [12] & ( (!\u8|X_OUT [11] & (!\u8|X_OUT [14] & !\u8|X_OUT [10])) ) ) )

	.dataa(!\u8|X_OUT [11]),
	.datab(!\u8|X_OUT [14]),
	.datac(!\u8|X_OUT [10]),
	.datad(gnd),
	.datae(!\u8|X_OUT [13]),
	.dataf(!\u8|X_OUT [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|LessThan0~0 .extended_lut = "off";
defparam \u8|LessThan0~0 .lut_mask = 64'h8080000000000000;
defparam \u8|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \u8|X_OUT[16] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[16] .is_wysiwyg = "true";
defparam \u8|X_OUT[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N55
dffeas \u8|X_OUT[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[2] .is_wysiwyg = "true";
defparam \u8|X_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N48
cyclonev_lcell_comb \u8|oRed~0 (
// Equation(s):
// \u8|oRed~0_combout  = ( \u8|X_OUT [16] & ( \u8|X_OUT [2] ) ) # ( !\u8|X_OUT [16] & ( \u8|X_OUT [2] ) ) # ( \u8|X_OUT [16] & ( !\u8|X_OUT [2] ) ) # ( !\u8|X_OUT [16] & ( !\u8|X_OUT [2] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [17])) # (\u8|X_OUT 
// [18])) # (\u8|X_OUT [15]) ) ) )

	.dataa(!\u8|X_OUT [15]),
	.datab(!\u8|X_OUT [18]),
	.datac(!\u8|X_OUT [17]),
	.datad(!\u8|LessThan0~0_combout ),
	.datae(!\u8|X_OUT [16]),
	.dataf(!\u8|X_OUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~0 .extended_lut = "off";
defparam \u8|oRed~0 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \u8|oRed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N45
cyclonev_lcell_comb \u8|Add0~41 (
// Equation(s):
// \u8|Add0~41_sumout  = SUM(( \u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26] ) + ( VCC ) + ( \u8|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u8|u0|mac_3_inst|auto_generated|altera_mult_add_rtl1|output_reg_block|data_out_wire [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u8|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u8|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|Add0~41 .extended_lut = "off";
defparam \u8|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \u8|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N46
dffeas \u8|X_OUT[19] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[19] .is_wysiwyg = "true";
defparam \u8|X_OUT[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N57
cyclonev_lcell_comb \u8|oRed[2]~1 (
// Equation(s):
// \u8|oRed[2]~1_combout  = ( \u8|X_OUT [19] & ( \u3|oRST_2~q  ) ) # ( \u8|X_OUT [19] & ( !\u3|oRST_2~q  ) ) # ( !\u8|X_OUT [19] & ( !\u3|oRST_2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u8|X_OUT [19]),
	.dataf(!\u3|oRST_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed[2]~1 .extended_lut = "off";
defparam \u8|oRed[2]~1 .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \u8|oRed[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N49
dffeas \u8|oRed[2] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[2] .is_wysiwyg = "true";
defparam \u8|oRed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y11_N59
dffeas \u8|X_OUT[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[3] .is_wysiwyg = "true";
defparam \u8|X_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N45
cyclonev_lcell_comb \u8|oRed~2 (
// Equation(s):
// \u8|oRed~2_combout  = ( \u8|X_OUT [18] & ( \u8|X_OUT [3] ) ) # ( !\u8|X_OUT [18] & ( \u8|X_OUT [3] ) ) # ( \u8|X_OUT [18] & ( !\u8|X_OUT [3] ) ) # ( !\u8|X_OUT [18] & ( !\u8|X_OUT [3] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [17])) # (\u8|X_OUT 
// [16])) # (\u8|X_OUT [15]) ) ) )

	.dataa(!\u8|X_OUT [15]),
	.datab(!\u8|X_OUT [16]),
	.datac(!\u8|LessThan0~0_combout ),
	.datad(!\u8|X_OUT [17]),
	.datae(!\u8|X_OUT [18]),
	.dataf(!\u8|X_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~2 .extended_lut = "off";
defparam \u8|oRed~2 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \u8|oRed~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N46
dffeas \u8|oRed[3] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[3] .is_wysiwyg = "true";
defparam \u8|oRed[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N2
dffeas \u8|X_OUT[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[4] .is_wysiwyg = "true";
defparam \u8|X_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N36
cyclonev_lcell_comb \u8|oRed~3 (
// Equation(s):
// \u8|oRed~3_combout  = ( \u8|X_OUT [16] & ( \u8|X_OUT [15] ) ) # ( !\u8|X_OUT [16] & ( \u8|X_OUT [15] ) ) # ( \u8|X_OUT [16] & ( !\u8|X_OUT [15] ) ) # ( !\u8|X_OUT [16] & ( !\u8|X_OUT [15] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [4])) # (\u8|X_OUT 
// [18])) # (\u8|X_OUT [17]) ) ) )

	.dataa(!\u8|X_OUT [17]),
	.datab(!\u8|X_OUT [18]),
	.datac(!\u8|X_OUT [4]),
	.datad(!\u8|LessThan0~0_combout ),
	.datae(!\u8|X_OUT [16]),
	.dataf(!\u8|X_OUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~3 .extended_lut = "off";
defparam \u8|oRed~3 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \u8|oRed~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N37
dffeas \u8|oRed[4] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[4] .is_wysiwyg = "true";
defparam \u8|oRed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N4
dffeas \u8|X_OUT[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[5] .is_wysiwyg = "true";
defparam \u8|X_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N9
cyclonev_lcell_comb \u8|oRed~4 (
// Equation(s):
// \u8|oRed~4_combout  = ( \u8|X_OUT [18] & ( \u8|X_OUT [15] ) ) # ( !\u8|X_OUT [18] & ( \u8|X_OUT [15] ) ) # ( \u8|X_OUT [18] & ( !\u8|X_OUT [15] ) ) # ( !\u8|X_OUT [18] & ( !\u8|X_OUT [15] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [5])) # (\u8|X_OUT 
// [16])) # (\u8|X_OUT [17]) ) ) )

	.dataa(!\u8|X_OUT [17]),
	.datab(!\u8|X_OUT [16]),
	.datac(!\u8|LessThan0~0_combout ),
	.datad(!\u8|X_OUT [5]),
	.datae(!\u8|X_OUT [18]),
	.dataf(!\u8|X_OUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~4 .extended_lut = "off";
defparam \u8|oRed~4 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \u8|oRed~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N10
dffeas \u8|oRed[5] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[5] .is_wysiwyg = "true";
defparam \u8|oRed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N7
dffeas \u8|X_OUT[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[6] .is_wysiwyg = "true";
defparam \u8|X_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N0
cyclonev_lcell_comb \u8|oRed~5 (
// Equation(s):
// \u8|oRed~5_combout  = ( \u8|X_OUT [18] & ( \u8|X_OUT [15] ) ) # ( !\u8|X_OUT [18] & ( \u8|X_OUT [15] ) ) # ( \u8|X_OUT [18] & ( !\u8|X_OUT [15] ) ) # ( !\u8|X_OUT [18] & ( !\u8|X_OUT [15] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [17])) # (\u8|X_OUT 
// [16])) # (\u8|X_OUT [6]) ) ) )

	.dataa(!\u8|X_OUT [6]),
	.datab(!\u8|X_OUT [16]),
	.datac(!\u8|X_OUT [17]),
	.datad(!\u8|LessThan0~0_combout ),
	.datae(!\u8|X_OUT [18]),
	.dataf(!\u8|X_OUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~5 .extended_lut = "off";
defparam \u8|oRed~5 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \u8|oRed~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \u8|oRed[6] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[6] .is_wysiwyg = "true";
defparam \u8|oRed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N10
dffeas \u8|X_OUT[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[7] .is_wysiwyg = "true";
defparam \u8|X_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N33
cyclonev_lcell_comb \u8|oRed~6 (
// Equation(s):
// \u8|oRed~6_combout  = ( \u8|X_OUT [16] & ( \u8|X_OUT [15] ) ) # ( !\u8|X_OUT [16] & ( \u8|X_OUT [15] ) ) # ( \u8|X_OUT [16] & ( !\u8|X_OUT [15] ) ) # ( !\u8|X_OUT [16] & ( !\u8|X_OUT [15] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [7])) # (\u8|X_OUT 
// [18])) # (\u8|X_OUT [17]) ) ) )

	.dataa(!\u8|X_OUT [17]),
	.datab(!\u8|X_OUT [18]),
	.datac(!\u8|LessThan0~0_combout ),
	.datad(!\u8|X_OUT [7]),
	.datae(!\u8|X_OUT [16]),
	.dataf(!\u8|X_OUT [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~6 .extended_lut = "off";
defparam \u8|oRed~6 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \u8|oRed~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N34
dffeas \u8|oRed[7] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[7] .is_wysiwyg = "true";
defparam \u8|oRed[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N13
dffeas \u8|X_OUT[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[8] .is_wysiwyg = "true";
defparam \u8|X_OUT[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N12
cyclonev_lcell_comb \u8|oRed~7 (
// Equation(s):
// \u8|oRed~7_combout  = ( \u8|X_OUT [18] & ( \u8|X_OUT [8] ) ) # ( !\u8|X_OUT [18] & ( \u8|X_OUT [8] ) ) # ( \u8|X_OUT [18] & ( !\u8|X_OUT [8] ) ) # ( !\u8|X_OUT [18] & ( !\u8|X_OUT [8] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [15])) # (\u8|X_OUT 
// [16])) # (\u8|X_OUT [17]) ) ) )

	.dataa(!\u8|X_OUT [17]),
	.datab(!\u8|X_OUT [16]),
	.datac(!\u8|X_OUT [15]),
	.datad(!\u8|LessThan0~0_combout ),
	.datae(!\u8|X_OUT [18]),
	.dataf(!\u8|X_OUT [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~7 .extended_lut = "off";
defparam \u8|oRed~7 .lut_mask = 64'hFF7FFFFFFFFFFFFF;
defparam \u8|oRed~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \u8|oRed[8] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[8] .is_wysiwyg = "true";
defparam \u8|oRed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N17
dffeas \u8|X_OUT[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u3|oRST_2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|X_OUT [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|X_OUT[9] .is_wysiwyg = "true";
defparam \u8|X_OUT[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y14_N15
cyclonev_lcell_comb \u8|oRed~8 (
// Equation(s):
// \u8|oRed~8_combout  = ( \u8|X_OUT [18] & ( \u8|X_OUT [9] ) ) # ( !\u8|X_OUT [18] & ( \u8|X_OUT [9] ) ) # ( \u8|X_OUT [18] & ( !\u8|X_OUT [9] ) ) # ( !\u8|X_OUT [18] & ( !\u8|X_OUT [9] & ( (((!\u8|LessThan0~0_combout ) # (\u8|X_OUT [15])) # (\u8|X_OUT 
// [16])) # (\u8|X_OUT [17]) ) ) )

	.dataa(!\u8|X_OUT [17]),
	.datab(!\u8|X_OUT [16]),
	.datac(!\u8|LessThan0~0_combout ),
	.datad(!\u8|X_OUT [15]),
	.datae(!\u8|X_OUT [18]),
	.dataf(!\u8|X_OUT [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u8|oRed~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u8|oRed~8 .extended_lut = "off";
defparam \u8|oRed~8 .lut_mask = 64'hF7FFFFFFFFFFFFFF;
defparam \u8|oRed~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \u8|oRed[9] (
	.clk(\TD_CLK27~inputCLKENA0_outclk ),
	.d(\u8|oRed~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u8|oRed[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u8|oRed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u8|oRed[9] .is_wysiwyg = "true";
defparam \u8|oRed[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N39
cyclonev_lcell_comb \u9|Equal2~0 (
// Equation(s):
// \u9|Equal2~0_combout  = ( \u9|V_Cont [3] & ( (!\u9|V_Cont [5] & (!\u9|V_Cont[4]~DUPLICATE_q  & !\u9|V_Cont [0])) ) )

	.dataa(!\u9|V_Cont [5]),
	.datab(gnd),
	.datac(!\u9|V_Cont[4]~DUPLICATE_q ),
	.datad(!\u9|V_Cont [0]),
	.datae(gnd),
	.dataf(!\u9|V_Cont [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|Equal2~0 .extended_lut = "off";
defparam \u9|Equal2~0 .lut_mask = 64'h00000000A000A000;
defparam \u9|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N35
dffeas \u9|oVGA_VS (
	.clk(!\u9|oVGA_HS~q ),
	.d(gnd),
	.asdata(\u9|oVGA_VS~0_combout ),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|oVGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u9|oVGA_VS .is_wysiwyg = "true";
defparam \u9|oVGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y21_N45
cyclonev_lcell_comb \u9|oVGA_VS~0 (
// Equation(s):
// \u9|oVGA_VS~0_combout  = ( \u9|oVGA_VS~q  & ( (!\u9|V_Cont [2]) # ((!\u9|Equal2~0_combout ) # ((!\u9|LessThan1~1_combout ) # (\u9|V_Cont [1]))) ) ) # ( !\u9|oVGA_VS~q  & ( (!\u9|V_Cont [2] & (\u9|Equal2~0_combout  & (\u9|LessThan1~1_combout  & \u9|V_Cont 
// [1]))) ) )

	.dataa(!\u9|V_Cont [2]),
	.datab(!\u9|Equal2~0_combout ),
	.datac(!\u9|LessThan1~1_combout ),
	.datad(!\u9|V_Cont [1]),
	.datae(gnd),
	.dataf(!\u9|oVGA_VS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u9|oVGA_VS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u9|oVGA_VS~0 .extended_lut = "off";
defparam \u9|oVGA_VS~0 .lut_mask = 64'h00020002FEFFFEFF;
defparam \u9|oVGA_VS~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y21_N34
dffeas \u9|oVGA_VS~DUPLICATE (
	.clk(!\u9|oVGA_HS~q ),
	.d(gnd),
	.asdata(\u9|oVGA_VS~0_combout ),
	.clrn(\u3|oRST_2~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u9|oVGA_VS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u9|oVGA_VS~DUPLICATE .is_wysiwyg = "true";
defparam \u9|oVGA_VS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \ADC_DOUT~input (
	.i(ADC_DOUT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_DOUT~input_o ));
// synopsys translate_off
defparam \ADC_DOUT~input .bus_hold = "false";
defparam \ADC_DOUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \ADC_CS_N~input (
	.i(ADC_CS_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_CS_N~input_o ));
// synopsys translate_off
defparam \ADC_CS_N~input .bus_hold = "false";
defparam \ADC_CS_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N19
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N92
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N1
cyclonev_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
