0.7
2020.2
May  7 2023
15:24:31
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sim_1/new/Test_Memory.sv,1688622406,systemVerilog,,,,Test_Memory,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sim_1/new/test_sim.v,1688629629,verilog,,,,test_sim,,,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/cpu.v,1688626701,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/decoder.v,,cpu,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/decoder.v,1688617985,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/display.v,,decoder,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/display.v,1688610777,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/mem.v,,display,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/mem.v,1688201976,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/regs.v,,mem,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/regs.v,1688205781,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sim_1/new/test_sim.v,,regs,,uvm,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sources_1/new/running.v,1688629150,verilog,,C:/Users/Aaron Lo/Documents/FPGA/OutOfOrderProcessor/OutOfOrderProcessor.srcs/sim_1/new/test_sim.v,,running,,,../../../../OutOfOrderProcessor.gen/sources_1/bd/OOOP/ipshared/30ef,,,,,
