{"vcs1":{"timestamp_begin":1734516673.197499496, "rt":14.13, "ut":0.49, "st":0.21}}
{"vcselab":{"timestamp_begin":1734516687.394577602, "rt":12.54, "ut":0.28, "st":0.11}}
{"link":{"timestamp_begin":1734516700.003962000, "rt":0.34, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734516672.613715290}
{"VCS_COMP_START_TIME": 1734516672.613715290}
{"VCS_COMP_END_TIME": 1734516712.158586675}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331684}}
{"stitch_vcselab": {"peak_mem": 231548}}
