<stg><name>aes_table_Pipeline_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index6"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1

]]></Node>
<StgValue><ssdm name="w_1_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i3 0, i3 %loop_index6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %load-store-loop5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
load-store-loop5:0 %loop_index6_load = load i3 %loop_index6

]]></Node>
<StgValue><ssdm name="loop_index6_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop5:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop5:2 %exitcond183 = icmp_eq  i3 %loop_index6_load, i3 4

]]></Node>
<StgValue><ssdm name="exitcond183"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop5:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop5:4 %empty_14 = add i3 %loop_index6_load, i3 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop5:5 %br_ln0 = br i1 %exitcond183, void %load-store-loop5.split, void %memcpy-split4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="3">
<![CDATA[
load-store-loop5.split:0 %empty_15 = trunc i3 %loop_index6_load

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
load-store-loop5.split:1 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %empty_15, i3 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="5">
<![CDATA[
load-store-loop5.split:2 %p_cast20 = zext i5 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop5.split:3 %empty_16 = lshr i32 %w_1_read, i32 %p_cast20

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
load-store-loop5.split:4 %empty_17 = trunc i32 %empty_16

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
load-store-loop5.split:5 %add_ptr195_sum = xor i3 %loop_index6_load, i3 4

]]></Node>
<StgValue><ssdm name="add_ptr195_sum"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
load-store-loop5.split:6 %add_ptr195_sum_cast = zext i3 %add_ptr195_sum

]]></Node>
<StgValue><ssdm name="add_ptr195_sum_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop5.split:7 %out_r_addr = getelementptr i8 %out_r, i64 0, i64 %add_ptr195_sum_cast

]]></Node>
<StgValue><ssdm name="out_r_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
load-store-loop5.split:8 %store_ln0 = store i8 %empty_17, i4 %out_r_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop5.split:9 %store_ln0 = store i3 %empty_14, i3 %loop_index6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop5.split:10 %br_ln0 = br void %load-store-loop5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
memcpy-split4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
