
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 367.266 ; gain = 97.844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/top.vhd:42]
INFO: [Synth 8-3491] module 'vga_clk' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga_clk.vhd:34' bound to instance 'pll' of component 'vga_clk' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/top.vhd:70]
INFO: [Synth 8-638] synthesizing module 'vga_clk' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga_clk.vhd:39]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk' of component 'clk_wiz_0' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga_clk.vhd:47]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/realtime/clk_wiz_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'vga_clk' (1#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga_clk.vhd:39]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:7' bound to instance 'vga_con' of component 'VGA' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:15]
INFO: [Synth 8-3491] module 'image' declared at 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:28' bound to instance 'colors' of component 'image' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'image' [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'image' (3#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/top.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 419.949 ; gain = 150.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 419.949 ; gain = 150.527
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc] for cell 'pll/clk'
Finished Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc] for cell 'pll/clk'
Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/constrs_1/new/vga_io.xdc]
Finished Parsing XDC File [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/constrs_1/new/vga_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/constrs_1/new/vga_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 756.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  {C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  {C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/.Xil/Vivado-2584-DESKTOP-RTPENS1/dcp1/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property DONT_TOUCH = true for pll/clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element y_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:39]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/image.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module image 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vga_con/vcount" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element vga_con/x_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element vga_con/y_reg was removed.  [C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.srcs/sources_1/new/vga.vhd:39]
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[8]' (FDRE) to 'vga_con/y_dir_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[7]' (FDRE) to 'vga_con/y_dir_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[6]' (FDRE) to 'vga_con/y_dir_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[5]' (FDRE) to 'vga_con/y_dir_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[4]' (FDRE) to 'vga_con/y_dir_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vga_con/y_dir_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[1]' (FDRE) to 'vga_con/y_dir_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_con/y_dir_reg[2]' (FDRE) to 'vga_con/y_dir_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vga_con/x_dir_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[1]' (FDRE) to 'vga_con/x_dir_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[2]' (FDRE) to 'vga_con/x_dir_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[3]' (FDRE) to 'vga_con/x_dir_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[4]' (FDRE) to 'vga_con/x_dir_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[5]' (FDRE) to 'vga_con/x_dir_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[6]' (FDRE) to 'vga_con/x_dir_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[7]' (FDRE) to 'vga_con/x_dir_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga_con/x_dir_reg[8]' (FDRE) to 'vga_con/x_dir_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vga_con/y_cor_reg[9] )
INFO: [Synth 8-3886] merging instance 'colors/blue_reg[0]' (FDR) to 'colors/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/blue_reg[1]' (FDR) to 'colors/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/blue_reg[2]' (FDR) to 'colors/blue_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/green_reg[0]' (FDR) to 'colors/green_reg[1]'
INFO: [Synth 8-3886] merging instance 'colors/green_reg[1]' (FDR) to 'colors/green_reg[2]'
INFO: [Synth 8-3886] merging instance 'colors/green_reg[2]' (FDR) to 'colors/green_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/red_reg[0]' (FDR) to 'colors/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/red_reg[1]' (FDR) to 'colors/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'colors/red_reg[2]' (FDR) to 'colors/red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/x_dir_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_dir_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (vga_con/y_cor_reg[9]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk/clk_out1' to pin 'pll/clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 756.875 ; gain = 487.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 768.492 ; gain = 499.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |clk_wiz_0_bbox_0 |     1|
|2     |CARRY4           |    26|
|3     |LUT1             |     4|
|4     |LUT2             |    28|
|5     |LUT3             |    23|
|6     |LUT4             |    38|
|7     |LUT5             |    15|
|8     |LUT6             |    22|
|9     |FDRE             |   118|
|10    |IBUF             |     6|
|11    |OBUF             |    14|
+------+-----------------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |   295|
|2     |  colors  |image   |    16|
|3     |  pll     |vga_clk |     1|
|4     |  vga_con |VGA     |   258|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 52 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 770.020 ; gain = 163.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 770.020 ; gain = 500.598
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 770.020 ; gain = 512.066
INFO: [Common 17-1381] The checkpoint 'C:/Users/stan/CloudStation/workspaces/workspace Vivado/vga/vga.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 770.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar  2 15:53:48 2018...
