Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 21 16:54:34 2024
| Host         : Kristian-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_circuit_methodology_drc_routed.rpt -pb top_circuit_methodology_drc_routed.pb -rpx top_circuit_methodology_drc_routed.rpx
| Design       : top_circuit
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay            | 29         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 21         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SSEG_AN[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[0] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[1] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[2] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[3] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[4] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[5] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[6] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on SSEG_CA[7] relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on UART_TXD relative to the rising and/or falling clock edge(s) of sys_clk_pin.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'BTN[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'BTN[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'BTN[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'BTN[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'BTN[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[10]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[11]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[12]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[13]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[14]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[15]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[8]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 0.000 ns has been defined on port 'SW[9]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks *] 0.000 [get_ports * -filter { NAME !~ "CLK" && DIRECTION == "IN" }]
C:/Users/krisg/Documents/Git/PSD/Lab3/project_3.srcs/sources_1/new/Basys3_Lab3.xdc (Line: 14)
Related violations: <none>


