{
  "nets": [
    {
      "id": "vdd",
      "type": "supply"
    },
    {
      "id": "GND",
      "type": "supply"
    },
    {
      "id": "vinp"
    },
    {
      "id": "vinn"
    },
    {
      "id": "n1"
    },
    {
      "id": "vint"
    },
    {
      "id": "ntail"
    },
    {
      "id": "vout"
    },
    {
      "id": "vbp",
      "type": "bias"
    },
    {
      "id": "vbn",
      "type": "bias"
    }
  ],
  "motifs": [
    {
      "id": "dp",
      "type": "DiffPairNMOS",
      "ports": {
        "in_p": "vinp",
        "in_n": "vinn",
        "out_l": "n1",
        "out_r": "vint",
        "tail": "ntail",
        "gnd": "GND"
      }
    },
    {
      "id": "tail",
      "type": "TailCurrentSourceNMOS",
      "ports": {
        "out": "ntail",
        "gate": "vbn",
        "gnd": "GND"
      }
    },
    {
      "id": "m5t",
      "type": "FiveTLoadPMOS",
      "params": {
        "ref": "left"
      },
      "ports": {
        "target": "dp",
        "out": "vint",
        "vdd": "vdd"
      }
    },
    {
      "id": "cs2",
      "type": "CS_Stage_NMOS",
      "ports": {
        "in": "vint",
        "out": "vout",
        "gnd": "GND"
      }
    },
    {
      "id": "pld",
      "type": "NMOSGateBiasedLoad",
      "ports": {
        "node": "vout",
        "gate": "vbp",
        "vdd": "vdd"
      }
    },
    {
      "id": "cl",
      "type": "Cap",
      "ports": {
        "p": "vout",
        "n": "GND"
      },
      "params": {
        "C": 1e-12
      }
    }
  ],
  "provenance": {
    "source": "OTA2Stage_Uncomp"
  }
}
