// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.1_sdx (lin64) Build 1915620 Thu Jun 22 17:54:59 MDT 2017
// Date        : Tue Jul 11 15:07:29 2017
// Host        : enki running 64-bit CentOS release 6.8 (Final)
// Command     : write_verilog -force -mode funcsim
//               /home/barsko/Xilinx_2017.1/TySOM_1_7Z030/SDx_platform/vivado/TySOM_1_7Z030.srcs/sources_1/bd/TySOM_1_7Z030/ip/TySOM_1_7Z030_v_rgb2ycrcb_0_0/TySOM_1_7Z030_v_rgb2ycrcb_0_0_sim_netlist.v
// Design      : TySOM_1_7Z030_v_rgb2ycrcb_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z030fbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "TySOM_1_7Z030_v_rgb2ycrcb_0_0,v_rgb2ycrcb,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "v_rgb2ycrcb,Vivado 2017.1_AR69152" *) 
(* NotValidForBitStream *)
module TySOM_1_7Z030_v_rgb2ycrcb_0_0
   (aclk,
    aclken,
    aresetn,
    s_axi_aclk,
    s_axi_aclken,
    s_axi_aresetn,
    irq,
    s_axis_video_tdata,
    s_axis_video_tready,
    s_axis_video_tvalid,
    s_axis_video_tlast,
    s_axis_video_tuser_sof,
    m_axis_video_tdata,
    m_axis_video_tvalid,
    m_axis_video_tready,
    m_axis_video_tlast,
    m_axis_video_tuser_sof,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) input aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 aclken_intf CE" *) input aclken;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn_intf RST" *) input aresetn;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 s_axi_aclk_intf CLK" *) input s_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 s_axi_aclken_intf CE" *) input s_axi_aclken;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 s_axi_aresetn_intf RST" *) input s_axi_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) output irq;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [23:0]s_axis_video_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output s_axis_video_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input s_axis_video_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input s_axis_video_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input s_axis_video_tuser_sof;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [23:0]m_axis_video_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output m_axis_video_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input m_axis_video_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output m_axis_video_tlast;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output m_axis_video_tuser_sof;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWADDR" *) input [8:0]s_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWVALID" *) input s_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl AWREADY" *) output s_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WDATA" *) input [31:0]s_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WSTRB" *) input [3:0]s_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WVALID" *) input s_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl WREADY" *) output s_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BRESP" *) output [1:0]s_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BVALID" *) output s_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl BREADY" *) input s_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARADDR" *) input [8:0]s_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARVALID" *) input s_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl ARREADY" *) output s_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RDATA" *) output [31:0]s_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RRESP" *) output [1:0]s_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RVALID" *) output s_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 ctrl RREADY" *) input s_axi_rready;

  wire aclk;
  wire aclken;
  wire aresetn;
  wire irq;
  wire [23:0]m_axis_video_tdata;
  wire m_axis_video_tlast;
  wire m_axis_video_tready;
  wire m_axis_video_tuser_sof;
  wire m_axis_video_tvalid;
  wire s_axi_aclk;
  wire s_axi_aclken;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [23:0]s_axis_video_tdata;
  wire s_axis_video_tlast;
  wire s_axis_video_tready;
  wire s_axis_video_tuser_sof;
  wire s_axis_video_tvalid;
  wire [8:0]NLW_U0_intc_if_UNCONNECTED;

  (* C_ACOEF = "19595" *) 
  (* C_ACTIVE_COLS = "1920" *) 
  (* C_ACTIVE_ROWS = "1080" *) 
  (* C_BCOEF = "7471" *) 
  (* C_CBMAX = "255" *) 
  (* C_CBMIN = "0" *) 
  (* C_CBOFFSET = "128" *) 
  (* C_CCOEF = "57493" *) 
  (* C_CRMAX = "255" *) 
  (* C_CRMIN = "0" *) 
  (* C_CROFFSET = "128" *) 
  (* C_DCOEF = "32250" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_HAS_AXI4_LITE = "1" *) 
  (* C_HAS_CLAMP = "1" *) 
  (* C_HAS_CLIP = "1" *) 
  (* C_HAS_DEBUG = "0" *) 
  (* C_HAS_INTC_IF = "0" *) 
  (* C_MAX_COLS = "1920" *) 
  (* C_M_AXIS_VIDEO_DATA_WIDTH = "8" *) 
  (* C_M_AXIS_VIDEO_FORMAT = "1" *) 
  (* C_M_AXIS_VIDEO_TDATA_WIDTH = "24" *) 
  (* C_S_AXIS_VIDEO_DATA_WIDTH = "8" *) 
  (* C_S_AXIS_VIDEO_FORMAT = "2" *) 
  (* C_S_AXIS_VIDEO_TDATA_WIDTH = "24" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_YMAX = "255" *) 
  (* C_YMIN = "0" *) 
  (* C_YOFFSET = "16" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_v_rgb2ycrcb U0
       (.aclk(aclk),
        .aclken(aclken),
        .aresetn(aresetn),
        .intc_if(NLW_U0_intc_if_UNCONNECTED[8:0]),
        .irq(irq),
        .m_axis_video_tdata(m_axis_video_tdata),
        .m_axis_video_tlast(m_axis_video_tlast),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tuser_sof(m_axis_video_tuser_sof),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aclken(s_axi_aclken),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .s_axis_video_tdata(s_axis_video_tdata),
        .s_axis_video_tlast(s_axis_video_tlast),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tuser_sof(s_axis_video_tuser_sof),
        .s_axis_video_tvalid(s_axis_video_tvalid));
endmodule

(* ORIG_REF_NAME = "address_decoder" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_address_decoder
   (D,
    s_axi_arready,
    s_axi_awready,
    aclk,
    aresetn,
    \bus2ip_addr_i_reg[8] ,
    Q,
    ipif_RdAck,
    is_read,
    ipif_WrAck,
    is_write_reg,
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] );
  output [1:0]D;
  output s_axi_arready;
  output s_axi_awready;
  input aclk;
  input aresetn;
  input [2:0]\bus2ip_addr_i_reg[8] ;
  input Q;
  input ipif_RdAck;
  input is_read;
  input ipif_WrAck;
  input is_write_reg;
  input [9:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] ;

  wire [1:0]D;
  wire [9:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ;
  wire \MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ;
  wire Q;
  wire aclk;
  wire aresetn;
  wire [2:0]\bus2ip_addr_i_reg[8] ;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire is_read;
  wire is_write_reg;
  wire s_axi_arready;
  wire s_axi_awready;
  wire s_axi_wready_INST_0_i_1_n_0;
  wire s_axi_wready_INST_0_i_2_n_0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ),
        .I1(aresetn),
        .I2(s_axi_arready),
        .I3(s_axi_awready),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h10FF1000)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_2 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [0]),
        .I2(\bus2ip_addr_i_reg[8] [2]),
        .I3(Q),
        .I4(D[1]),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \MEM_DECODE_GEN[1].cs_out_i[1]_i_1 
       (.I0(\MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ),
        .I1(aresetn),
        .I2(s_axi_arready),
        .I3(s_axi_awready),
        .O(\MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1F10)) 
    \MEM_DECODE_GEN[1].cs_out_i[1]_i_2 
       (.I0(\bus2ip_addr_i_reg[8] [1]),
        .I1(\bus2ip_addr_i_reg[8] [2]),
        .I2(Q),
        .I3(D[0]),
        .O(\MEM_DECODE_GEN[1].cs_out_i[1]_i_2_n_0 ));
  FDRE \MEM_DECODE_GEN[1].cs_out_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[1].cs_out_i[1]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    s_axi_arready_INST_0
       (.I0(ipif_RdAck),
        .I1(is_read),
        .I2(s_axi_wready_INST_0_i_1_n_0),
        .I3(s_axi_wready_INST_0_i_2_n_0),
        .O(s_axi_arready));
  LUT4 #(
    .INIT(16'hAAEA)) 
    s_axi_wready_INST_0
       (.I0(ipif_WrAck),
        .I1(is_write_reg),
        .I2(s_axi_wready_INST_0_i_1_n_0),
        .I3(s_axi_wready_INST_0_i_2_n_0),
        .O(s_axi_awready));
  LUT5 #(
    .INIT(32'h00000001)) 
    s_axi_wready_INST_0_i_1
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [8]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [7]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [4]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [5]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [6]),
        .O(s_axi_wready_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    s_axi_wready_INST_0_i_2
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [9]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] [2]),
        .O(s_axi_wready_INST_0_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "axi_lite_ipif" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_axi_lite_ipif
   (rst_reg,
    s_axi_rresp,
    D,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_arready,
    s_axi_awready,
    s_axi_rdata,
    aclk,
    ipif_Error,
    s_axi_rready,
    s_axi_bready,
    aresetn,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    out_data,
    s_axi_araddr,
    s_axi_awaddr,
    ipif_RdAck,
    ipif_WrAck);
  output rst_reg;
  output [0:0]s_axi_rresp;
  output [11:0]D;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output s_axi_arready;
  output s_axi_awready;
  output [31:0]s_axi_rdata;
  input aclk;
  input ipif_Error;
  input s_axi_rready;
  input s_axi_bready;
  input aresetn;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [31:0]out_data;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input ipif_RdAck;
  input ipif_WrAck;

  wire [11:0]D;
  wire aclk;
  wire aresetn;
  wire ipif_Error;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire [31:0]out_data;
  wire rst_reg;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_wvalid;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_slave_attachment I_SLAVE_ATTACHMENT
       (.D(D),
        .aclk(aclk),
        .aresetn(aresetn),
        .ipif_Error(ipif_Error),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .out_data(out_data),
        .rst_reg_0(rst_reg),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "slave_attachment" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_slave_attachment
   (rst_reg_0,
    s_axi_rresp,
    D,
    s_axi_rvalid,
    s_axi_bvalid,
    s_axi_bresp,
    s_axi_arready,
    s_axi_awready,
    s_axi_rdata,
    aclk,
    ipif_Error,
    s_axi_rready,
    s_axi_bready,
    aresetn,
    s_axi_arvalid,
    s_axi_awvalid,
    s_axi_wvalid,
    out_data,
    s_axi_araddr,
    s_axi_awaddr,
    ipif_RdAck,
    ipif_WrAck);
  output rst_reg_0;
  output [0:0]s_axi_rresp;
  output [11:0]D;
  output s_axi_rvalid;
  output s_axi_bvalid;
  output [0:0]s_axi_bresp;
  output s_axi_arready;
  output s_axi_awready;
  output [31:0]s_axi_rdata;
  input aclk;
  input ipif_Error;
  input s_axi_rready;
  input s_axi_bready;
  input aresetn;
  input s_axi_arvalid;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input [31:0]out_data;
  input [8:0]s_axi_araddr;
  input [8:0]s_axi_awaddr;
  input ipif_RdAck;
  input ipif_WrAck;

  wire [11:0]D;
  wire \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ;
  wire [9:0]\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ;
  wire aclk;
  wire aresetn;
  wire \bus2ip_addr_i[0]_i_1_n_0 ;
  wire \bus2ip_addr_i[1]_i_1_n_0 ;
  wire \bus2ip_addr_i[2]_i_1_n_0 ;
  wire \bus2ip_addr_i[3]_i_1_n_0 ;
  wire \bus2ip_addr_i[4]_i_1_n_0 ;
  wire \bus2ip_addr_i[5]_i_1_n_0 ;
  wire \bus2ip_addr_i[6]_i_1_n_0 ;
  wire \bus2ip_addr_i[7]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_1_n_0 ;
  wire \bus2ip_addr_i[8]_i_2_n_0 ;
  wire bus2ip_rnw_i06_out;
  wire clear;
  wire ipif_Error;
  wire ipif_RdAck;
  wire ipif_WrAck;
  wire is_read;
  wire is_read_i_1_n_0;
  wire is_write;
  wire is_write_i_1_n_0;
  wire is_write_reg_n_0;
  wire [31:0]out_data;
  wire [1:0]p_0_out;
  wire [9:0]plusOp;
  wire rst;
  wire rst_reg_0;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [0:0]s_axi_bresp;
  wire \s_axi_bresp_i[1]_i_1_n_0 ;
  wire s_axi_bvalid;
  wire s_axi_bvalid_i_i_1_n_0;
  wire [31:0]s_axi_rdata;
  wire \s_axi_rdata_i[31]_i_1_n_0 ;
  wire s_axi_rready;
  wire [0:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire s_axi_rvalid_i_i_1_n_0;
  wire s_axi_wvalid;
  wire start2;
  wire start2_i_1_n_0;
  wire [1:0]state;
  wire state1__2;
  wire \state[1]_i_3_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[6]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[7]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[8]_i_1 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [8]),
        .O(plusOp[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_2 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [8]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [9]),
        .O(plusOp[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3 
       (.I0(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .I1(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .I2(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .I3(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .I4(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .I5(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .O(\INCLUDE_DPHASE_TIMER.dpto_cnt[9]_i_3_n_0 ));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [0]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [1]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [2]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [3]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [4]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [5]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [6]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [7]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [8]),
        .R(clear));
  FDRE \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 [9]),
        .R(clear));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_address_decoder I_DECODER
       (.D(D[10:9]),
        .\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[9] (\INCLUDE_DPHASE_TIMER.dpto_cnt_reg__0 ),
        .Q(start2),
        .aclk(aclk),
        .aresetn(aresetn),
        .\bus2ip_addr_i_reg[8] (D[8:6]),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .is_read(is_read),
        .is_write_reg(is_write_reg_n_0),
        .s_axi_arready(s_axi_arready),
        .s_axi_awready(s_axi_awready));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_awaddr[5]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000EA)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(\bus2ip_addr_i[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCACCCC)) 
    \bus2ip_addr_i[8]_i_2 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_awaddr[8]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_axi_arvalid),
        .O(\bus2ip_addr_i[8]_i_2_n_0 ));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(rst));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(\bus2ip_addr_i[8]_i_2_n_0 ),
        .Q(D[8]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h10)) 
    bus2ip_rnw_i_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(s_axi_arvalid),
        .O(bus2ip_rnw_i06_out));
  FDRE bus2ip_rnw_i_reg
       (.C(aclk),
        .CE(\bus2ip_addr_i[8]_i_1_n_0 ),
        .D(bus2ip_rnw_i06_out),
        .Q(D[11]),
        .R(rst));
  LUT5 #(
    .INIT(32'h3FFA000A)) 
    is_read_i_1
       (.I0(s_axi_arvalid),
        .I1(state1__2),
        .I2(state[0]),
        .I3(state[1]),
        .I4(is_read),
        .O(is_read_i_1_n_0));
  FDRE is_read_reg
       (.C(aclk),
        .CE(1'b1),
        .D(is_read_i_1_n_0),
        .Q(is_read),
        .R(rst));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    is_write_i_1
       (.I0(s_axi_arvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_wvalid),
        .I3(state[1]),
        .I4(is_write),
        .I5(is_write_reg_n_0),
        .O(is_write_i_1_n_0));
  LUT6 #(
    .INIT(64'hF88800000000FFFF)) 
    is_write_i_2
       (.I0(s_axi_rvalid),
        .I1(s_axi_rready),
        .I2(s_axi_bvalid),
        .I3(s_axi_bready),
        .I4(state[0]),
        .I5(state[1]),
        .O(is_write));
  FDRE is_write_reg
       (.C(aclk),
        .CE(1'b1),
        .D(is_write_i_1_n_0),
        .Q(is_write_reg_n_0),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    rst_i_1
       (.I0(aresetn),
        .O(rst_reg_0));
  FDRE rst_reg
       (.C(aclk),
        .CE(1'b1),
        .D(rst_reg_0),
        .Q(rst),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \s_axi_bresp_i[1]_i_1 
       (.I0(ipif_Error),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bresp),
        .O(\s_axi_bresp_i[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_bresp_i_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\s_axi_bresp_i[1]_i_1_n_0 ),
        .Q(s_axi_bresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_bvalid_i_i_1
       (.I0(s_axi_awready),
        .I1(state[1]),
        .I2(state[0]),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(s_axi_bvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_bvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_bvalid_i_i_1_n_0),
        .Q(s_axi_bvalid),
        .R(rst));
  LUT2 #(
    .INIT(4'h2)) 
    \s_axi_rdata_i[31]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\s_axi_rdata_i[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[0] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[0]),
        .Q(s_axi_rdata[0]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[10] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[10]),
        .Q(s_axi_rdata[10]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[11] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[11]),
        .Q(s_axi_rdata[11]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[12] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[12]),
        .Q(s_axi_rdata[12]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[13] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[13]),
        .Q(s_axi_rdata[13]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[14] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[14]),
        .Q(s_axi_rdata[14]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[15] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[15]),
        .Q(s_axi_rdata[15]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[16] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[16]),
        .Q(s_axi_rdata[16]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[17] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[17]),
        .Q(s_axi_rdata[17]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[18] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[18]),
        .Q(s_axi_rdata[18]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[19] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[19]),
        .Q(s_axi_rdata[19]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[1] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[1]),
        .Q(s_axi_rdata[1]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[20] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[20]),
        .Q(s_axi_rdata[20]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[21] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[21]),
        .Q(s_axi_rdata[21]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[22] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[22]),
        .Q(s_axi_rdata[22]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[23] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[23]),
        .Q(s_axi_rdata[23]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[24] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[24]),
        .Q(s_axi_rdata[24]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[25] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[25]),
        .Q(s_axi_rdata[25]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[26] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[26]),
        .Q(s_axi_rdata[26]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[27] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[27]),
        .Q(s_axi_rdata[27]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[28] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[28]),
        .Q(s_axi_rdata[28]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[29] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[29]),
        .Q(s_axi_rdata[29]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[2] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[2]),
        .Q(s_axi_rdata[2]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[30] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[30]),
        .Q(s_axi_rdata[30]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[31] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[31]),
        .Q(s_axi_rdata[31]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[3] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[3]),
        .Q(s_axi_rdata[3]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[4] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[4]),
        .Q(s_axi_rdata[4]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[5] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[5]),
        .Q(s_axi_rdata[5]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[6] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[6]),
        .Q(s_axi_rdata[6]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[7] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[7]),
        .Q(s_axi_rdata[7]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[8] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[8]),
        .Q(s_axi_rdata[8]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rdata_i_reg[9] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(out_data[9]),
        .Q(s_axi_rdata[9]),
        .R(rst));
  FDRE #(
    .INIT(1'b0)) 
    \s_axi_rresp_i_reg[1] 
       (.C(aclk),
        .CE(\s_axi_rdata_i[31]_i_1_n_0 ),
        .D(ipif_Error),
        .Q(s_axi_rresp),
        .R(rst));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    s_axi_rvalid_i_i_1
       (.I0(s_axi_arready),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_axi_rready),
        .I4(s_axi_rvalid),
        .O(s_axi_rvalid_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_axi_rvalid_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_rvalid_i_i_1_n_0),
        .Q(s_axi_rvalid),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h000000F8)) 
    start2_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_wvalid),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(state[0]),
        .O(start2_i_1_n_0));
  FDRE start2_reg
       (.C(aclk),
        .CE(1'b1),
        .D(start2_i_1_n_0),
        .Q(start2),
        .R(rst));
  LUT5 #(
    .INIT(32'h77FC44FC)) 
    \state[0]_i_1 
       (.I0(state1__2),
        .I1(state[0]),
        .I2(s_axi_arvalid),
        .I3(state[1]),
        .I4(s_axi_awready),
        .O(p_0_out[0]));
  LUT5 #(
    .INIT(32'h5FFC50FC)) 
    \state[1]_i_1 
       (.I0(state1__2),
        .I1(\state[1]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(s_axi_arready),
        .O(p_0_out[1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \state[1]_i_2 
       (.I0(s_axi_bready),
        .I1(s_axi_bvalid),
        .I2(s_axi_rready),
        .I3(s_axi_rvalid),
        .O(state1__2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \state[1]_i_3 
       (.I0(s_axi_wvalid),
        .I1(s_axi_awvalid),
        .I2(s_axi_arvalid),
        .O(\state[1]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_out[0]),
        .Q(state[0]),
        .R(rst));
  FDRE \state_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_out[1]),
        .Q(state[1]),
        .R(rst));
endmodule

(* ORIG_REF_NAME = "axi4s_control" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_axi4s_control
   (master_en,
    \GEN_HAS_IRQ.intr_err_set_d_reg[1] ,
    \GEN_HAS_IRQ.intr_err_set_d_reg[2] ,
    \GEN_HAS_IRQ.intr_err_set_d_reg[3] ,
    da,
    intc_if,
    fifo_wr_i,
    eof_i_reg_0,
    in_fifo_reset_reg_0,
    E,
    wen,
    SR,
    aclk,
    \genr_control_regs[0] ,
    aclken,
    resetn_out,
    t_qb,
    \time_control_regs[0] ,
    empty_match_reg,
    \read_ptr_int_reg[3] ,
    \write_ptr_int_reg[2] ,
    \read_ptr_int_reg[2] ,
    full_int_reg,
    core_d_out);
  output master_en;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[1] ;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[2] ;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[3] ;
  output [1:0]da;
  output [4:0]intc_if;
  output fifo_wr_i;
  output eof_i_reg_0;
  output in_fifo_reset_reg_0;
  output [0:0]E;
  output wen;
  input [0:0]SR;
  input aclk;
  input [1:0]\genr_control_regs[0] ;
  input aclken;
  input resetn_out;
  input [1:0]t_qb;
  input [25:0]\time_control_regs[0] ;
  input empty_match_reg;
  input \read_ptr_int_reg[3] ;
  input \write_ptr_int_reg[2] ;
  input \read_ptr_int_reg[2] ;
  input full_int_reg;
  input core_d_out;

  wire [0:0]E;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[1] ;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[2] ;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[3] ;
  wire [0:0]SR;
  wire aclk;
  wire aclken;
  wire [12:0]active_cols_2;
  wire \active_cols_2[11]_i_2_n_0 ;
  wire \active_cols_2[11]_i_3_n_0 ;
  wire \active_cols_2[11]_i_4_n_0 ;
  wire \active_cols_2[11]_i_5_n_0 ;
  wire \active_cols_2[12]_i_2_n_0 ;
  wire \active_cols_2[3]_i_2_n_0 ;
  wire \active_cols_2[3]_i_3_n_0 ;
  wire \active_cols_2[3]_i_4_n_0 ;
  wire \active_cols_2[3]_i_5_n_0 ;
  wire \active_cols_2[7]_i_2_n_0 ;
  wire \active_cols_2[7]_i_3_n_0 ;
  wire \active_cols_2[7]_i_4_n_0 ;
  wire \active_cols_2[7]_i_5_n_0 ;
  wire \active_cols_2_reg[11]_i_1_n_0 ;
  wire \active_cols_2_reg[11]_i_1_n_1 ;
  wire \active_cols_2_reg[11]_i_1_n_2 ;
  wire \active_cols_2_reg[11]_i_1_n_3 ;
  wire \active_cols_2_reg[11]_i_1_n_4 ;
  wire \active_cols_2_reg[11]_i_1_n_5 ;
  wire \active_cols_2_reg[11]_i_1_n_6 ;
  wire \active_cols_2_reg[11]_i_1_n_7 ;
  wire \active_cols_2_reg[12]_i_1_n_7 ;
  wire \active_cols_2_reg[3]_i_1_n_0 ;
  wire \active_cols_2_reg[3]_i_1_n_1 ;
  wire \active_cols_2_reg[3]_i_1_n_2 ;
  wire \active_cols_2_reg[3]_i_1_n_3 ;
  wire \active_cols_2_reg[3]_i_1_n_4 ;
  wire \active_cols_2_reg[3]_i_1_n_5 ;
  wire \active_cols_2_reg[3]_i_1_n_6 ;
  wire \active_cols_2_reg[3]_i_1_n_7 ;
  wire \active_cols_2_reg[7]_i_1_n_0 ;
  wire \active_cols_2_reg[7]_i_1_n_1 ;
  wire \active_cols_2_reg[7]_i_1_n_2 ;
  wire \active_cols_2_reg[7]_i_1_n_3 ;
  wire \active_cols_2_reg[7]_i_1_n_4 ;
  wire \active_cols_2_reg[7]_i_1_n_5 ;
  wire \active_cols_2_reg[7]_i_1_n_6 ;
  wire \active_cols_2_reg[7]_i_1_n_7 ;
  wire col_cnt;
  wire \col_cnt[0]_i_1_n_0 ;
  wire \col_cnt[0]_i_2_n_0 ;
  wire \col_cnt[10]_i_1_n_0 ;
  wire \col_cnt[11]_i_1_n_0 ;
  wire \col_cnt[12]_i_15_n_0 ;
  wire \col_cnt[12]_i_16_n_0 ;
  wire \col_cnt[12]_i_17_n_0 ;
  wire \col_cnt[12]_i_18_n_0 ;
  wire \col_cnt[12]_i_1_n_0 ;
  wire \col_cnt[12]_i_3_n_0 ;
  wire \col_cnt[12]_i_4_n_0 ;
  wire \col_cnt[12]_i_7_n_0 ;
  wire \col_cnt[1]_i_1_n_0 ;
  wire \col_cnt[1]_i_2_n_0 ;
  wire \col_cnt[2]_i_1_n_0 ;
  wire \col_cnt[2]_i_2_n_0 ;
  wire \col_cnt[2]_i_3_n_0 ;
  wire \col_cnt[3]_i_1_n_0 ;
  wire \col_cnt[4]_i_1_n_0 ;
  wire \col_cnt[4]_i_3_n_0 ;
  wire \col_cnt[4]_i_4_n_0 ;
  wire \col_cnt[4]_i_5_n_0 ;
  wire \col_cnt[4]_i_6_n_0 ;
  wire \col_cnt[5]_i_1_n_0 ;
  wire \col_cnt[6]_i_1_n_0 ;
  wire \col_cnt[7]_i_1_n_0 ;
  wire \col_cnt[8]_i_1_n_0 ;
  wire \col_cnt[8]_i_3_n_0 ;
  wire \col_cnt[8]_i_4_n_0 ;
  wire \col_cnt[8]_i_5_n_0 ;
  wire \col_cnt[8]_i_6_n_0 ;
  wire \col_cnt[9]_i_1_n_0 ;
  wire \col_cnt_reg[12]_i_8_n_1 ;
  wire \col_cnt_reg[12]_i_8_n_2 ;
  wire \col_cnt_reg[12]_i_8_n_3 ;
  wire \col_cnt_reg[4]_i_2_n_0 ;
  wire \col_cnt_reg[4]_i_2_n_1 ;
  wire \col_cnt_reg[4]_i_2_n_2 ;
  wire \col_cnt_reg[4]_i_2_n_3 ;
  wire \col_cnt_reg[8]_i_2_n_0 ;
  wire \col_cnt_reg[8]_i_2_n_1 ;
  wire \col_cnt_reg[8]_i_2_n_2 ;
  wire \col_cnt_reg[8]_i_2_n_3 ;
  wire \col_cnt_reg_n_0_[0] ;
  wire \col_cnt_reg_n_0_[10] ;
  wire \col_cnt_reg_n_0_[11] ;
  wire \col_cnt_reg_n_0_[12] ;
  wire \col_cnt_reg_n_0_[1] ;
  wire \col_cnt_reg_n_0_[2] ;
  wire \col_cnt_reg_n_0_[3] ;
  wire \col_cnt_reg_n_0_[4] ;
  wire \col_cnt_reg_n_0_[5] ;
  wire \col_cnt_reg_n_0_[6] ;
  wire \col_cnt_reg_n_0_[7] ;
  wire \col_cnt_reg_n_0_[8] ;
  wire \col_cnt_reg_n_0_[9] ;
  wire core_d_out;
  wire core_en_i;
  wire core_en_i_i_1_n_0;
  wire [1:0]da;
  wire [12:1]data1;
  wire empty_match_reg;
  wire eof_i_i_1_n_0;
  wire eof_i_reg_0;
  wire eol_early_i0;
  wire eol_early_i_i_1_n_0;
  wire eol_expected;
  wire eol_expected0;
  wire eol_expected_d;
  wire eol_expected_d_i_1_n_0;
  wire eol_late_i3_out;
  wire eol_late_i_i_2_n_0;
  wire eol_late_i_i_3_n_0;
  wire eqOp;
  wire eqOp0_out;
  wire eqOp1_out;
  wire eqOp_0;
  wire eqOp_carry__0_i_1_n_0;
  wire eqOp_carry_i_1_n_0;
  wire eqOp_carry_i_2_n_0;
  wire eqOp_carry_i_3_n_0;
  wire eqOp_carry_i_4_n_0;
  wire eqOp_carry_n_0;
  wire eqOp_carry_n_1;
  wire eqOp_carry_n_2;
  wire eqOp_carry_n_3;
  wire \eqOp_inferred__3/i__carry_n_0 ;
  wire \eqOp_inferred__3/i__carry_n_1 ;
  wire \eqOp_inferred__3/i__carry_n_2 ;
  wire \eqOp_inferred__3/i__carry_n_3 ;
  wire \eqOp_inferred__4/i__carry_n_0 ;
  wire \eqOp_inferred__4/i__carry_n_1 ;
  wire \eqOp_inferred__4/i__carry_n_2 ;
  wire \eqOp_inferred__4/i__carry_n_3 ;
  wire fifo_rd_d;
  wire fifo_rd_d_i_1_n_0;
  wire fifo_rd_i;
  wire fifo_rd_i0;
  wire fifo_rd_i_i_1_n_0;
  wire fifo_wr_i;
  wire fifo_wr_i_i_10_n_0;
  wire fifo_wr_i_i_11_n_0;
  wire fifo_wr_i_i_12_n_0;
  wire fifo_wr_i_i_13_n_0;
  wire fifo_wr_i_i_14_n_0;
  wire fifo_wr_i_i_1_n_0;
  wire fifo_wr_i_i_4_n_0;
  wire fifo_wr_i_i_5_n_0;
  wire fifo_wr_i_i_6_n_0;
  wire fifo_wr_i_i_7_n_0;
  wire fifo_wr_i_i_8_n_0;
  wire fifo_wr_i_i_9_n_0;
  wire fifo_wr_i_reg_i_2_n_2;
  wire fifo_wr_i_reg_i_2_n_3;
  wire fifo_wr_i_reg_i_3_n_0;
  wire fifo_wr_i_reg_i_3_n_1;
  wire fifo_wr_i_reg_i_3_n_2;
  wire fifo_wr_i_reg_i_3_n_3;
  wire full_int_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire geqOp;
  wire geqOp_carry__0_i_1_n_0;
  wire geqOp_carry__0_i_2_n_0;
  wire geqOp_carry__0_i_3_n_0;
  wire geqOp_carry__0_i_4_n_0;
  wire geqOp_carry__0_i_5_n_0;
  wire geqOp_carry__0_i_6_n_0;
  wire geqOp_carry__0_n_2;
  wire geqOp_carry__0_n_3;
  wire geqOp_carry_i_1_n_0;
  wire geqOp_carry_i_2_n_0;
  wire geqOp_carry_i_3_n_0;
  wire geqOp_carry_i_4_n_0;
  wire geqOp_carry_i_5_n_0;
  wire geqOp_carry_i_6_n_0;
  wire geqOp_carry_i_7_n_0;
  wire geqOp_carry_i_8_n_0;
  wire geqOp_carry_n_0;
  wire geqOp_carry_n_1;
  wire geqOp_carry_n_2;
  wire geqOp_carry_n_3;
  wire gtOp;
  wire gtOp18_in;
  wire gtOp19_in;
  wire gtOp21_in;
  wire gtOp22_in;
  wire gtOp_carry__0_i_1_n_0;
  wire gtOp_carry__0_i_2_n_0;
  wire gtOp_carry__0_i_3_n_0;
  wire gtOp_carry__0_i_4_n_0;
  wire gtOp_carry__0_i_5_n_0;
  wire gtOp_carry__0_i_6_n_0;
  wire gtOp_carry__0_n_2;
  wire gtOp_carry__0_n_3;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_2_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_i_4_n_0;
  wire gtOp_carry_i_5_n_0;
  wire gtOp_carry_i_6_n_0;
  wire gtOp_carry_i_7_n_0;
  wire gtOp_carry_i_8_n_0;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry__0_n_2 ;
  wire \gtOp_inferred__0/i__carry__0_n_3 ;
  wire \gtOp_inferred__0/i__carry_n_0 ;
  wire \gtOp_inferred__0/i__carry_n_1 ;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry__0_n_2 ;
  wire \gtOp_inferred__2/i__carry__0_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_0 ;
  wire \gtOp_inferred__2/i__carry_n_1 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire \gtOp_inferred__3/i__carry__0_n_2 ;
  wire \gtOp_inferred__3/i__carry__0_n_3 ;
  wire \gtOp_inferred__3/i__carry_n_0 ;
  wire \gtOp_inferred__3/i__carry_n_1 ;
  wire \gtOp_inferred__3/i__carry_n_2 ;
  wire \gtOp_inferred__3/i__carry_n_3 ;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry__0_i_6__0_n_0;
  wire i__carry__0_i_6__1_n_0;
  wire i__carry__0_i_6_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_2__1_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_2__5_n_0;
  wire i__carry_i_2__6_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__0_n_0;
  wire i__carry_i_4__1_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_4__5_n_0;
  wire i__carry_i_4__6_n_0;
  wire i__carry_i_4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__2_n_0;
  wire i__carry_i_6__3_n_0;
  wire i__carry_i_6_n_0;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__2_n_0;
  wire i__carry_i_7__3_n_0;
  wire i__carry_i_7_n_0;
  wire i__carry_i_8__0_n_0;
  wire i__carry_i_8__1_n_0;
  wire i__carry_i_8__2_n_0;
  wire i__carry_i_8_n_0;
  wire in_fifo_reset;
  wire in_fifo_reset0;
  wire in_fifo_reset_i_3_n_0;
  wire in_fifo_reset_reg_0;
  wire [4:0]intc_if;
  wire leqOp16_in;
  wire leqOp20_in;
  wire leqOp23_in;
  wire leqOp_carry__0_i_1_n_0;
  wire leqOp_carry__0_i_2_n_0;
  wire leqOp_carry__0_i_3_n_0;
  wire leqOp_carry__0_i_4_n_0;
  wire leqOp_carry__0_i_5_n_0;
  wire leqOp_carry__0_i_6_n_0;
  wire leqOp_carry__0_n_2;
  wire leqOp_carry__0_n_3;
  wire leqOp_carry_i_1_n_0;
  wire leqOp_carry_i_2_n_0;
  wire leqOp_carry_i_3_n_0;
  wire leqOp_carry_i_4_n_0;
  wire leqOp_carry_i_5_n_0;
  wire leqOp_carry_i_6_n_0;
  wire leqOp_carry_i_7_n_0;
  wire leqOp_carry_i_8_n_0;
  wire leqOp_carry_n_0;
  wire leqOp_carry_n_1;
  wire leqOp_carry_n_2;
  wire leqOp_carry_n_3;
  wire \leqOp_inferred__0/i__carry__0_n_2 ;
  wire \leqOp_inferred__0/i__carry__0_n_3 ;
  wire \leqOp_inferred__0/i__carry_n_0 ;
  wire \leqOp_inferred__0/i__carry_n_1 ;
  wire \leqOp_inferred__0/i__carry_n_2 ;
  wire \leqOp_inferred__0/i__carry_n_3 ;
  wire \leqOp_inferred__1/i__carry__0_n_2 ;
  wire \leqOp_inferred__1/i__carry__0_n_3 ;
  wire \leqOp_inferred__1/i__carry_n_0 ;
  wire \leqOp_inferred__1/i__carry_n_1 ;
  wire \leqOp_inferred__1/i__carry_n_2 ;
  wire \leqOp_inferred__1/i__carry_n_3 ;
  wire line_cnt_tc_i_1_n_0;
  wire line_cnt_tc_i_2_n_0;
  wire line_cnt_tc_i_3_n_0;
  wire line_cnt_tc_i_4_n_0;
  wire line_cnt_tc_i_5_n_0;
  wire ltOp;
  wire ltOp_carry__0_i_1_n_0;
  wire ltOp_carry__0_i_2_n_0;
  wire ltOp_carry__0_i_3_n_0;
  wire ltOp_carry__0_i_4_n_0;
  wire ltOp_carry__0_i_5_n_0;
  wire ltOp_carry__0_i_6_n_0;
  wire ltOp_carry__0_n_1;
  wire ltOp_carry__0_n_2;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_i_4_n_0;
  wire ltOp_carry_i_5_n_0;
  wire ltOp_carry_i_6_n_0;
  wire ltOp_carry_i_7_n_0;
  wire ltOp_carry_i_8_n_0;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \ltOp_inferred__0/i__carry__0_n_3 ;
  wire \ltOp_inferred__0/i__carry_n_0 ;
  wire \ltOp_inferred__0/i__carry_n_1 ;
  wire \ltOp_inferred__0/i__carry_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire master_en;
  wire out_fifo_sof0;
  wire out_fifo_sof_i_2_n_0;
  wire pixel_cnt_tc_i_1_n_0;
  wire pixel_cnt_tc_i_3_n_0;
  wire pixel_cnt_tc_i_4_n_0;
  wire [12:0]plusOp;
  wire \read_ptr_int_reg[2] ;
  wire \read_ptr_int_reg[3] ;
  wire resetn_out;
  wire row_cnt;
  wire \row_cnt[0]_i_1_n_0 ;
  wire \row_cnt[0]_i_4_n_0 ;
  wire \row_cnt[0]_i_5_n_0 ;
  wire \row_cnt[0]_i_6_n_0 ;
  wire \row_cnt[0]_i_7_n_0 ;
  wire \row_cnt[0]_i_8_n_0 ;
  wire \row_cnt[12]_i_2_n_0 ;
  wire \row_cnt[4]_i_2_n_0 ;
  wire \row_cnt[4]_i_3_n_0 ;
  wire \row_cnt[4]_i_4_n_0 ;
  wire \row_cnt[4]_i_5_n_0 ;
  wire \row_cnt[8]_i_2_n_0 ;
  wire \row_cnt[8]_i_3_n_0 ;
  wire \row_cnt[8]_i_4_n_0 ;
  wire \row_cnt[8]_i_5_n_0 ;
  wire [12:0]row_cnt_reg;
  wire \row_cnt_reg[0]_i_3_n_0 ;
  wire \row_cnt_reg[0]_i_3_n_1 ;
  wire \row_cnt_reg[0]_i_3_n_2 ;
  wire \row_cnt_reg[0]_i_3_n_3 ;
  wire \row_cnt_reg[0]_i_3_n_4 ;
  wire \row_cnt_reg[0]_i_3_n_5 ;
  wire \row_cnt_reg[0]_i_3_n_6 ;
  wire \row_cnt_reg[0]_i_3_n_7 ;
  wire \row_cnt_reg[12]_i_1_n_7 ;
  wire \row_cnt_reg[4]_i_1_n_0 ;
  wire \row_cnt_reg[4]_i_1_n_1 ;
  wire \row_cnt_reg[4]_i_1_n_2 ;
  wire \row_cnt_reg[4]_i_1_n_3 ;
  wire \row_cnt_reg[4]_i_1_n_4 ;
  wire \row_cnt_reg[4]_i_1_n_5 ;
  wire \row_cnt_reg[4]_i_1_n_6 ;
  wire \row_cnt_reg[4]_i_1_n_7 ;
  wire \row_cnt_reg[8]_i_1_n_0 ;
  wire \row_cnt_reg[8]_i_1_n_1 ;
  wire \row_cnt_reg[8]_i_1_n_2 ;
  wire \row_cnt_reg[8]_i_1_n_3 ;
  wire \row_cnt_reg[8]_i_1_n_4 ;
  wire \row_cnt_reg[8]_i_1_n_5 ;
  wire \row_cnt_reg[8]_i_1_n_6 ;
  wire \row_cnt_reg[8]_i_1_n_7 ;
  wire sof_early_i_i_1_n_0;
  wire sof_expected;
  wire sof_expected0;
  wire sof_expected_i_2_n_0;
  wire sof_expected_i_3_n_0;
  wire sof_expected_i_4_n_0;
  wire sof_expected_i_5_n_0;
  wire sof_expected_i_6_n_0;
  wire sof_expected_i_7_n_0;
  wire sof_expected_i_8_n_0;
  wire sof_expected_i_9_n_0;
  wire sof_late_i2_out;
  wire [1:0]t_qb;
  wire [25:0]\time_control_regs[0] ;
  wire [12:0]total_cols;
  wire \total_cols[12]_i_2_n_0 ;
  wire \total_cols[12]_i_3_n_0 ;
  wire \total_cols[12]_i_4_n_0 ;
  wire \total_cols[12]_i_5_n_0 ;
  wire \total_cols[4]_i_2_n_0 ;
  wire \total_cols[4]_i_3_n_0 ;
  wire \total_cols[4]_i_4_n_0 ;
  wire \total_cols[4]_i_5_n_0 ;
  wire \total_cols[8]_i_2_n_0 ;
  wire \total_cols[8]_i_3_n_0 ;
  wire \total_cols[8]_i_4_n_0 ;
  wire \total_cols[8]_i_5_n_0 ;
  wire \total_cols_reg[12]_i_1_n_1 ;
  wire \total_cols_reg[12]_i_1_n_2 ;
  wire \total_cols_reg[12]_i_1_n_3 ;
  wire \total_cols_reg[4]_i_1_n_0 ;
  wire \total_cols_reg[4]_i_1_n_1 ;
  wire \total_cols_reg[4]_i_1_n_2 ;
  wire \total_cols_reg[4]_i_1_n_3 ;
  wire \total_cols_reg[8]_i_1_n_0 ;
  wire \total_cols_reg[8]_i_1_n_1 ;
  wire \total_cols_reg[8]_i_1_n_2 ;
  wire \total_cols_reg[8]_i_1_n_3 ;
  wire [12:0]total_rows;
  wire wen;
  wire \write_ptr_int_reg[2] ;
  wire [3:0]\NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_col_cnt_reg[12]_i_8_CO_UNCONNECTED ;
  wire [3:0]NLW_eqOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_eqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_eqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_eqOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW_eqOp_inferred__4/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_eqOp_inferred__4/i__carry__0_O_UNCONNECTED ;
  wire [3:3]NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED;
  wire [3:0]NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_geqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_geqOp_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_gtOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_leqOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_leqOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_leqOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:3]\NLW_leqOp_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_leqOp_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:3]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1 
       (.I0(aclken),
        .I1(\genr_control_regs[0] [0]),
        .I2(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .I3(full_int_reg),
        .I4(core_d_out),
        .I5(fifo_wr_i),
        .O(wen));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[11]_i_2 
       (.I0(\time_control_regs[0] [11]),
        .O(\active_cols_2[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[11]_i_3 
       (.I0(\time_control_regs[0] [10]),
        .O(\active_cols_2[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[11]_i_4 
       (.I0(\time_control_regs[0] [9]),
        .O(\active_cols_2[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[11]_i_5 
       (.I0(\time_control_regs[0] [8]),
        .O(\active_cols_2[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[12]_i_2 
       (.I0(\time_control_regs[0] [12]),
        .O(\active_cols_2[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[3]_i_2 
       (.I0(\time_control_regs[0] [3]),
        .O(\active_cols_2[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[3]_i_3 
       (.I0(\time_control_regs[0] [2]),
        .O(\active_cols_2[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \active_cols_2[3]_i_4 
       (.I0(\time_control_regs[0] [1]),
        .O(\active_cols_2[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[3]_i_5 
       (.I0(\time_control_regs[0] [0]),
        .O(\active_cols_2[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[7]_i_2 
       (.I0(\time_control_regs[0] [7]),
        .O(\active_cols_2[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[7]_i_3 
       (.I0(\time_control_regs[0] [6]),
        .O(\active_cols_2[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[7]_i_4 
       (.I0(\time_control_regs[0] [5]),
        .O(\active_cols_2[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \active_cols_2[7]_i_5 
       (.I0(\time_control_regs[0] [4]),
        .O(\active_cols_2[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[3]_i_1_n_7 ),
        .Q(active_cols_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[11]_i_1_n_5 ),
        .Q(active_cols_2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[11]_i_1_n_4 ),
        .Q(active_cols_2[11]),
        .R(1'b0));
  CARRY4 \active_cols_2_reg[11]_i_1 
       (.CI(\active_cols_2_reg[7]_i_1_n_0 ),
        .CO({\active_cols_2_reg[11]_i_1_n_0 ,\active_cols_2_reg[11]_i_1_n_1 ,\active_cols_2_reg[11]_i_1_n_2 ,\active_cols_2_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\active_cols_2_reg[11]_i_1_n_4 ,\active_cols_2_reg[11]_i_1_n_5 ,\active_cols_2_reg[11]_i_1_n_6 ,\active_cols_2_reg[11]_i_1_n_7 }),
        .S({\active_cols_2[11]_i_2_n_0 ,\active_cols_2[11]_i_3_n_0 ,\active_cols_2[11]_i_4_n_0 ,\active_cols_2[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[12]_i_1_n_7 ),
        .Q(active_cols_2[12]),
        .R(1'b0));
  CARRY4 \active_cols_2_reg[12]_i_1 
       (.CI(\active_cols_2_reg[11]_i_1_n_0 ),
        .CO(\NLW_active_cols_2_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_active_cols_2_reg[12]_i_1_O_UNCONNECTED [3:1],\active_cols_2_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\active_cols_2[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[3]_i_1_n_6 ),
        .Q(active_cols_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[3]_i_1_n_5 ),
        .Q(active_cols_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[3]_i_1_n_4 ),
        .Q(active_cols_2[3]),
        .R(1'b0));
  CARRY4 \active_cols_2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\active_cols_2_reg[3]_i_1_n_0 ,\active_cols_2_reg[3]_i_1_n_1 ,\active_cols_2_reg[3]_i_1_n_2 ,\active_cols_2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\time_control_regs[0] [1],1'b0}),
        .O({\active_cols_2_reg[3]_i_1_n_4 ,\active_cols_2_reg[3]_i_1_n_5 ,\active_cols_2_reg[3]_i_1_n_6 ,\active_cols_2_reg[3]_i_1_n_7 }),
        .S({\active_cols_2[3]_i_2_n_0 ,\active_cols_2[3]_i_3_n_0 ,\active_cols_2[3]_i_4_n_0 ,\active_cols_2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_7 ),
        .Q(active_cols_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_6 ),
        .Q(active_cols_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_5 ),
        .Q(active_cols_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[7]_i_1_n_4 ),
        .Q(active_cols_2[7]),
        .R(1'b0));
  CARRY4 \active_cols_2_reg[7]_i_1 
       (.CI(\active_cols_2_reg[3]_i_1_n_0 ),
        .CO({\active_cols_2_reg[7]_i_1_n_0 ,\active_cols_2_reg[7]_i_1_n_1 ,\active_cols_2_reg[7]_i_1_n_2 ,\active_cols_2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\active_cols_2_reg[7]_i_1_n_4 ,\active_cols_2_reg[7]_i_1_n_5 ,\active_cols_2_reg[7]_i_1_n_6 ,\active_cols_2_reg[7]_i_1_n_7 }),
        .S({\active_cols_2[7]_i_2_n_0 ,\active_cols_2[7]_i_3_n_0 ,\active_cols_2[7]_i_4_n_0 ,\active_cols_2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[11]_i_1_n_7 ),
        .Q(active_cols_2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \active_cols_2_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\active_cols_2_reg[11]_i_1_n_6 ),
        .Q(active_cols_2[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4FFF400)) 
    \col_cnt[0]_i_1 
       (.I0(sof_early_i_i_1_n_0),
        .I1(sof_late_i2_out),
        .I2(\col_cnt[0]_i_2_n_0 ),
        .I3(col_cnt),
        .I4(\col_cnt_reg_n_0_[0] ),
        .O(\col_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0B000B0)) 
    \col_cnt[0]_i_2 
       (.I0(geqOp),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\col_cnt[12]_i_4_n_0 ),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[0]),
        .O(\col_cnt[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[10]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[10]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[10]),
        .O(\col_cnt[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[11]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[11]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[11]),
        .O(\col_cnt[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2F00FFFF)) 
    \col_cnt[12]_i_1 
       (.I0(geqOp),
        .I1(eol_late_i3_out),
        .I2(\col_cnt[12]_i_4_n_0 ),
        .I3(col_cnt),
        .I4(resetn_out),
        .O(\col_cnt[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[12]_i_15 
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(\col_cnt[12]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[12]_i_16 
       (.I0(\col_cnt_reg_n_0_[11] ),
        .O(\col_cnt[12]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[12]_i_17 
       (.I0(\col_cnt_reg_n_0_[10] ),
        .O(\col_cnt[12]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[12]_i_18 
       (.I0(\col_cnt_reg_n_0_[9] ),
        .O(\col_cnt[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h000000003222F2F2)) 
    \col_cnt[12]_i_2 
       (.I0(ltOp),
        .I1(empty_match_reg),
        .I2(\read_ptr_int_reg[3] ),
        .I3(leqOp20_in),
        .I4(\col_cnt[12]_i_7_n_0 ),
        .I5(eof_i_reg_0),
        .O(col_cnt));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[12]_i_3 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[12]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[12]),
        .O(\col_cnt[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h80950000809580BF)) 
    \col_cnt[12]_i_4 
       (.I0(sof_expected),
        .I1(t_qb[1]),
        .I2(in_fifo_reset),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .I4(fifo_rd_d),
        .I5(\GEN_HAS_IRQ.intr_err_set_d_reg[2] ),
        .O(\col_cnt[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h07)) 
    \col_cnt[12]_i_7 
       (.I0(gtOp22_in),
        .I1(leqOp23_in),
        .I2(gtOp21_in),
        .O(\col_cnt[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA00FC00AA00)) 
    \col_cnt[1]_i_1 
       (.I0(\col_cnt_reg_n_0_[1] ),
        .I1(\col_cnt[1]_i_2_n_0 ),
        .I2(sof_late_i2_out),
        .I3(resetn_out),
        .I4(col_cnt),
        .I5(sof_early_i_i_1_n_0),
        .O(\col_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \col_cnt[1]_i_2 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(geqOp),
        .I2(data1[1]),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[1]),
        .O(\col_cnt[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4FFFFFFF40000)) 
    \col_cnt[2]_i_1 
       (.I0(sof_expected),
        .I1(\col_cnt[2]_i_2_n_0 ),
        .I2(sof_early_i_i_1_n_0),
        .I3(\col_cnt[2]_i_3_n_0 ),
        .I4(col_cnt),
        .I5(\col_cnt_reg_n_0_[2] ),
        .O(\col_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col_cnt[2]_i_2 
       (.I0(in_fifo_reset),
        .I1(t_qb[1]),
        .O(\col_cnt[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAA200020)) 
    \col_cnt[2]_i_3 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(geqOp),
        .I2(data1[2]),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[2]),
        .O(\col_cnt[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[3]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[3]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[3]),
        .O(\col_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[4]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[4]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[4]),
        .O(\col_cnt[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[4]_i_3 
       (.I0(\col_cnt_reg_n_0_[4] ),
        .O(\col_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[4]_i_4 
       (.I0(\col_cnt_reg_n_0_[3] ),
        .O(\col_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[4]_i_5 
       (.I0(\col_cnt_reg_n_0_[2] ),
        .O(\col_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[4]_i_6 
       (.I0(\col_cnt_reg_n_0_[1] ),
        .O(\col_cnt[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[5]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[5]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[5]),
        .O(\col_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[6]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[6]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[6]),
        .O(\col_cnt[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[7]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[7]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[7]),
        .O(\col_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[8]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[8]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[8]),
        .O(\col_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[8]_i_3 
       (.I0(\col_cnt_reg_n_0_[8] ),
        .O(\col_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[8]_i_4 
       (.I0(\col_cnt_reg_n_0_[7] ),
        .O(\col_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[8]_i_5 
       (.I0(\col_cnt_reg_n_0_[6] ),
        .O(\col_cnt[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \col_cnt[8]_i_6 
       (.I0(\col_cnt_reg_n_0_[5] ),
        .O(\col_cnt[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAA080008)) 
    \col_cnt[9]_i_1 
       (.I0(\col_cnt[12]_i_4_n_0 ),
        .I1(data1[9]),
        .I2(geqOp),
        .I3(eol_late_i3_out),
        .I4(active_cols_2[9]),
        .O(\col_cnt[9]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \col_cnt_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\col_cnt[0]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[10] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[10]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[10] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[11] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[11]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[11] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[12] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[12]_i_3_n_0 ),
        .Q(\col_cnt_reg_n_0_[12] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  CARRY4 \col_cnt_reg[12]_i_8 
       (.CI(\col_cnt_reg[8]_i_2_n_0 ),
        .CO({\NLW_col_cnt_reg[12]_i_8_CO_UNCONNECTED [3],\col_cnt_reg[12]_i_8_n_1 ,\col_cnt_reg[12]_i_8_n_2 ,\col_cnt_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[12:9]),
        .S({\col_cnt[12]_i_15_n_0 ,\col_cnt[12]_i_16_n_0 ,\col_cnt[12]_i_17_n_0 ,\col_cnt[12]_i_18_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\col_cnt[1]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\col_cnt[2]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[3] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[3]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[3] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[4] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[4]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[4] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  CARRY4 \col_cnt_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\col_cnt_reg[4]_i_2_n_0 ,\col_cnt_reg[4]_i_2_n_1 ,\col_cnt_reg[4]_i_2_n_2 ,\col_cnt_reg[4]_i_2_n_3 }),
        .CYINIT(\col_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[4:1]),
        .S({\col_cnt[4]_i_3_n_0 ,\col_cnt[4]_i_4_n_0 ,\col_cnt[4]_i_5_n_0 ,\col_cnt[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[5] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[5]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[5] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[6] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[6]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[6] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[7] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[7]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[7] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[8] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[8]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[8] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  CARRY4 \col_cnt_reg[8]_i_2 
       (.CI(\col_cnt_reg[4]_i_2_n_0 ),
        .CO({\col_cnt_reg[8]_i_2_n_0 ,\col_cnt_reg[8]_i_2_n_1 ,\col_cnt_reg[8]_i_2_n_2 ,\col_cnt_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S({\col_cnt[8]_i_3_n_0 ,\col_cnt[8]_i_4_n_0 ,\col_cnt[8]_i_5_n_0 ,\col_cnt[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \col_cnt_reg[9] 
       (.C(aclk),
        .CE(col_cnt),
        .D(\col_cnt[9]_i_1_n_0 ),
        .Q(\col_cnt_reg_n_0_[9] ),
        .R(\col_cnt[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC0A0A0A000A0A0A0)) 
    core_en_i_i_1
       (.I0(core_en_i),
        .I1(gtOp),
        .I2(resetn_out),
        .I3(\genr_control_regs[0] [0]),
        .I4(aclken),
        .I5(line_cnt_tc_i_3_n_0),
        .O(core_en_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    core_en_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(core_en_i_i_1_n_0),
        .Q(core_en_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAC000AAAA)) 
    eof_i_i_1
       (.I0(intc_if[0]),
        .I1(eqOp1_out),
        .I2(eqOp_0),
        .I3(line_cnt_tc_i_3_n_0),
        .I4(resetn_out),
        .I5(eof_i_reg_0),
        .O(eof_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eof_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eof_i_i_1_n_0),
        .Q(intc_if[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA0A000C0A0A0A0A0)) 
    eol_early_i_i_1
       (.I0(intc_if[4]),
        .I1(eol_early_i0),
        .I2(resetn_out),
        .I3(eol_expected_d),
        .I4(eof_i_reg_0),
        .I5(fifo_rd_d),
        .O(eol_early_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hC1C1C1C1000000C1)) 
    eol_early_i_i_2
       (.I0(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .I1(sof_expected),
        .I2(\col_cnt[2]_i_2_n_0 ),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .I4(eol_late_i_i_2_n_0),
        .I5(intc_if[4]),
        .O(eol_early_i0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h7)) 
    eol_early_i_i_3
       (.I0(aclken),
        .I1(\genr_control_regs[0] [0]),
        .O(eof_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_early_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eol_early_i_i_1_n_0),
        .Q(intc_if[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    eol_expected_d_i_1
       (.I0(eol_expected),
        .I1(fifo_rd_i),
        .I2(\genr_control_regs[0] [0]),
        .I3(aclken),
        .I4(eol_expected_d),
        .O(eol_expected_d_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_expected_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eol_expected_d_i_1_n_0),
        .Q(eol_expected_d),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    eol_expected_i_1
       (.I0(eqOp0_out),
        .I1(t_qb[1]),
        .I2(in_fifo_reset),
        .O(eol_expected0));
  FDRE #(
    .INIT(1'b0)) 
    eol_expected_reg
       (.C(aclk),
        .CE(master_en),
        .D(eol_expected0),
        .Q(eol_expected),
        .R(SR));
  LUT6 #(
    .INIT(64'h0AAA8AAA00008000)) 
    eol_late_i_i_1
       (.I0(eol_late_i_i_2_n_0),
        .I1(eol_late_i_i_3_n_0),
        .I2(fifo_rd_d),
        .I3(eol_expected_d),
        .I4(intc_if[4]),
        .I5(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .O(eol_late_i3_out));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h7)) 
    eol_late_i_i_2
       (.I0(in_fifo_reset),
        .I1(t_qb[0]),
        .O(eol_late_i_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h8087)) 
    eol_late_i_i_3
       (.I0(in_fifo_reset),
        .I1(t_qb[1]),
        .I2(sof_expected),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .O(eol_late_i_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    eol_late_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(eol_late_i3_out),
        .Q(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .R(SR));
  CARRY4 eqOp_carry
       (.CI(1'b0),
        .CO({eqOp_carry_n_0,eqOp_carry_n_1,eqOp_carry_n_2,eqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry_O_UNCONNECTED[3:0]),
        .S({eqOp_carry_i_1_n_0,eqOp_carry_i_2_n_0,eqOp_carry_i_3_n_0,eqOp_carry_i_4_n_0}));
  CARRY4 eqOp_carry__0
       (.CI(eqOp_carry_n_0),
        .CO({NLW_eqOp_carry__0_CO_UNCONNECTED[3:1],eqOp0_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_eqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,eqOp_carry__0_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    eqOp_carry__0_i_1
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(eqOp_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_1
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\time_control_regs[0] [10]),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\time_control_regs[0] [11]),
        .I4(\time_control_regs[0] [9]),
        .I5(\col_cnt_reg_n_0_[9] ),
        .O(eqOp_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_2
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\time_control_regs[0] [7]),
        .I2(\col_cnt_reg_n_0_[6] ),
        .I3(\time_control_regs[0] [6]),
        .I4(\time_control_regs[0] [8]),
        .I5(\col_cnt_reg_n_0_[8] ),
        .O(eqOp_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_3
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\time_control_regs[0] [4]),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(\time_control_regs[0] [5]),
        .I4(\time_control_regs[0] [3]),
        .I5(\col_cnt_reg_n_0_[3] ),
        .O(eqOp_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    eqOp_carry_i_4
       (.I0(\col_cnt_reg_n_0_[1] ),
        .I1(\time_control_regs[0] [1]),
        .I2(\col_cnt_reg_n_0_[0] ),
        .I3(\time_control_regs[0] [0]),
        .I4(\time_control_regs[0] [2]),
        .I5(\col_cnt_reg_n_0_[2] ),
        .O(eqOp_carry_i_4_n_0));
  CARRY4 \eqOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__3/i__carry_n_0 ,\eqOp_inferred__3/i__carry_n_1 ,\eqOp_inferred__3/i__carry_n_2 ,\eqOp_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4_n_0}));
  CARRY4 \eqOp_inferred__3/i__carry__0 
       (.CI(\eqOp_inferred__3/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__3/i__carry__0_CO_UNCONNECTED [3:1],eqOp1_out}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1__5_n_0}));
  CARRY4 \eqOp_inferred__4/i__carry 
       (.CI(1'b0),
        .CO({\eqOp_inferred__4/i__carry_n_0 ,\eqOp_inferred__4/i__carry_n_1 ,\eqOp_inferred__4/i__carry_n_2 ,\eqOp_inferred__4/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__4/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__1_n_0,i__carry_i_2__1_n_0,i__carry_i_3__1_n_0,i__carry_i_4__1_n_0}));
  CARRY4 \eqOp_inferred__4/i__carry__0 
       (.CI(\eqOp_inferred__4/i__carry_n_0 ),
        .CO({\NLW_eqOp_inferred__4/i__carry__0_CO_UNCONNECTED [3:1],eqOp_0}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_eqOp_inferred__4/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,i__carry__0_i_1__6_n_0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    fifo_rd_d_i_1
       (.I0(fifo_rd_i),
        .I1(resetn_out),
        .I2(\genr_control_regs[0] [0]),
        .I3(aclken),
        .I4(fifo_rd_d),
        .O(fifo_rd_d_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_rd_d_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rd_d_i_1_n_0),
        .Q(fifo_rd_d),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0A0A0A000A0A0A0)) 
    fifo_rd_i_i_1
       (.I0(fifo_rd_i),
        .I1(fifo_rd_i0),
        .I2(resetn_out),
        .I3(\genr_control_regs[0] [0]),
        .I4(aclken),
        .I5(line_cnt_tc_i_3_n_0),
        .O(fifo_rd_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    fifo_rd_i_i_2
       (.I0(sof_late_i2_out),
        .I1(leqOp20_in),
        .I2(leqOp16_in),
        .I3(in_fifo_reset),
        .I4(t_qb[1]),
        .O(fifo_rd_i0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_rd_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_rd_i_i_1_n_0),
        .Q(fifo_rd_i),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    fifo_wr_i_i_1
       (.I0(fifo_wr_i),
        .I1(gtOp18_in),
        .I2(gtOp19_in),
        .I3(resetn_out),
        .I4(eof_i_reg_0),
        .I5(line_cnt_tc_i_3_n_0),
        .O(fifo_wr_i_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_10
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .O(fifo_wr_i_i_10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_11
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(fifo_wr_i_i_11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_12
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(fifo_wr_i_i_12_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_wr_i_i_13
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(fifo_wr_i_i_13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    fifo_wr_i_i_14
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .O(fifo_wr_i_i_14_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_4
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .O(fifo_wr_i_i_4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_5
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .O(fifo_wr_i_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    fifo_wr_i_i_6
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(fifo_wr_i_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_7
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .O(fifo_wr_i_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    fifo_wr_i_i_8
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(fifo_wr_i_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    fifo_wr_i_i_9
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .O(fifo_wr_i_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    fifo_wr_i_reg
       (.C(aclk),
        .CE(1'b1),
        .D(fifo_wr_i_i_1_n_0),
        .Q(fifo_wr_i),
        .R(1'b0));
  CARRY4 fifo_wr_i_reg_i_2
       (.CI(fifo_wr_i_reg_i_3_n_0),
        .CO({NLW_fifo_wr_i_reg_i_2_CO_UNCONNECTED[3],gtOp19_in,fifo_wr_i_reg_i_2_n_2,fifo_wr_i_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\col_cnt_reg_n_0_[12] ,fifo_wr_i_i_4_n_0,fifo_wr_i_i_5_n_0}),
        .O(NLW_fifo_wr_i_reg_i_2_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wr_i_i_6_n_0,fifo_wr_i_i_7_n_0,fifo_wr_i_i_8_n_0}));
  CARRY4 fifo_wr_i_reg_i_3
       (.CI(1'b0),
        .CO({fifo_wr_i_reg_i_3_n_0,fifo_wr_i_reg_i_3_n_1,fifo_wr_i_reg_i_3_n_2,fifo_wr_i_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({fifo_wr_i_i_9_n_0,fifo_wr_i_i_10_n_0,1'b0,\col_cnt_reg_n_0_[1] }),
        .O(NLW_fifo_wr_i_reg_i_3_O_UNCONNECTED[3:0]),
        .S({fifo_wr_i_i_11_n_0,fifo_wr_i_i_12_n_0,fifo_wr_i_i_13_n_0,fifo_wr_i_i_14_n_0}));
  CARRY4 geqOp_carry
       (.CI(1'b0),
        .CO({geqOp_carry_n_0,geqOp_carry_n_1,geqOp_carry_n_2,geqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({geqOp_carry_i_1_n_0,geqOp_carry_i_2_n_0,geqOp_carry_i_3_n_0,geqOp_carry_i_4_n_0}),
        .O(NLW_geqOp_carry_O_UNCONNECTED[3:0]),
        .S({geqOp_carry_i_5_n_0,geqOp_carry_i_6_n_0,geqOp_carry_i_7_n_0,geqOp_carry_i_8_n_0}));
  CARRY4 geqOp_carry__0
       (.CI(geqOp_carry_n_0),
        .CO({NLW_geqOp_carry__0_CO_UNCONNECTED[3],geqOp,geqOp_carry__0_n_2,geqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,geqOp_carry__0_i_1_n_0,geqOp_carry__0_i_2_n_0,geqOp_carry__0_i_3_n_0}),
        .O(NLW_geqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,geqOp_carry__0_i_4_n_0,geqOp_carry__0_i_5_n_0,geqOp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    geqOp_carry__0_i_1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(total_cols[12]),
        .O(geqOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_2
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(total_cols[10]),
        .I2(total_cols[11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(geqOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry__0_i_3
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(total_cols[8]),
        .I2(total_cols[9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(geqOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    geqOp_carry__0_i_4
       (.I0(total_cols[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(geqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_5
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(total_cols[11]),
        .O(geqOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry__0_i_6
       (.I0(total_cols[9]),
        .I1(\col_cnt_reg_n_0_[9] ),
        .I2(total_cols[8]),
        .I3(\col_cnt_reg_n_0_[8] ),
        .O(geqOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_1
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(total_cols[6]),
        .I2(total_cols[7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(geqOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_2
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(total_cols[4]),
        .I2(total_cols[5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(geqOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_3
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(total_cols[2]),
        .I2(total_cols[3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(geqOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    geqOp_carry_i_4
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(total_cols[0]),
        .I2(total_cols[1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(geqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_5
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(total_cols[7]),
        .O(geqOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_6
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(total_cols[5]),
        .O(geqOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_7
       (.I0(total_cols[3]),
        .I1(\col_cnt_reg_n_0_[3] ),
        .I2(total_cols[2]),
        .I3(\col_cnt_reg_n_0_[2] ),
        .O(geqOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    geqOp_carry_i_8
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(total_cols[1]),
        .O(geqOp_carry_i_8_n_0));
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({gtOp_carry_i_1_n_0,gtOp_carry_i_2_n_0,gtOp_carry_i_3_n_0,gtOp_carry_i_4_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({gtOp_carry_i_5_n_0,gtOp_carry_i_6_n_0,gtOp_carry_i_7_n_0,gtOp_carry_i_8_n_0}));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({NLW_gtOp_carry__0_CO_UNCONNECTED[3],gtOp22_in,gtOp_carry__0_n_2,gtOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,gtOp_carry__0_i_1_n_0,gtOp_carry__0_i_2_n_0,gtOp_carry__0_i_3_n_0}),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,gtOp_carry__0_i_4_n_0,gtOp_carry__0_i_5_n_0,gtOp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry__0_i_1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(\time_control_regs[0] [12]),
        .O(gtOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    gtOp_carry__0_i_2
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\time_control_regs[0] [11]),
        .I2(\time_control_regs[0] [10]),
        .I3(\col_cnt_reg_n_0_[10] ),
        .O(gtOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    gtOp_carry__0_i_3
       (.I0(\time_control_regs[0] [8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(\time_control_regs[0] [9]),
        .O(gtOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    gtOp_carry__0_i_4
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(gtOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_5
       (.I0(\time_control_regs[0] [11]),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(\time_control_regs[0] [10]),
        .I3(\col_cnt_reg_n_0_[10] ),
        .O(gtOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry__0_i_6
       (.I0(\time_control_regs[0] [8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\time_control_regs[0] [9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(gtOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    gtOp_carry_i_1
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\time_control_regs[0] [7]),
        .I2(\time_control_regs[0] [6]),
        .I3(\col_cnt_reg_n_0_[6] ),
        .O(gtOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    gtOp_carry_i_2
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(\time_control_regs[0] [5]),
        .I2(\time_control_regs[0] [4]),
        .I3(\col_cnt_reg_n_0_[4] ),
        .O(gtOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    gtOp_carry_i_3
       (.I0(\time_control_regs[0] [2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\time_control_regs[0] [3]),
        .O(gtOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2B22)) 
    gtOp_carry_i_4
       (.I0(\col_cnt_reg_n_0_[1] ),
        .I1(\time_control_regs[0] [1]),
        .I2(\time_control_regs[0] [0]),
        .I3(\col_cnt_reg_n_0_[0] ),
        .O(gtOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5
       (.I0(\time_control_regs[0] [6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\time_control_regs[0] [7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(gtOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6
       (.I0(\time_control_regs[0] [5]),
        .I1(\col_cnt_reg_n_0_[5] ),
        .I2(\time_control_regs[0] [4]),
        .I3(\col_cnt_reg_n_0_[4] ),
        .O(gtOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7
       (.I0(\time_control_regs[0] [2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\time_control_regs[0] [3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(gtOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_8
       (.I0(\time_control_regs[0] [0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\time_control_regs[0] [1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(gtOp_carry_i_8_n_0));
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__0/i__carry_n_0 ,\gtOp_inferred__0/i__carry_n_1 ,\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__2_n_0,i__carry_i_2__2_n_0,i__carry_i_3__2_n_0,i__carry_i_4__2_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__1_n_0,i__carry_i_6__3_n_0,i__carry_i_7__3_n_0,i__carry_i_8__2_n_0}));
  CARRY4 \gtOp_inferred__0/i__carry__0 
       (.CI(\gtOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__0/i__carry__0_CO_UNCONNECTED [3],gtOp21_in,\gtOp_inferred__0/i__carry__0_n_2 ,\gtOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__2_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__2_n_0,i__carry__0_i_6__1_n_0}));
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__2/i__carry_n_0 ,\gtOp_inferred__2/i__carry_n_1 ,\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__5_n_0,i__carry_i_2__4_n_0,i__carry_i_3__4_n_0,i__carry_i_4__4_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__3_n_0,i__carry_i_6__1_n_0,i__carry_i_7__1_n_0,i__carry_i_8__1_n_0}));
  CARRY4 \gtOp_inferred__2/i__carry__0 
       (.CI(\gtOp_inferred__2/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__2/i__carry__0_CO_UNCONNECTED [3],gtOp18_in,\gtOp_inferred__2/i__carry__0_n_2 ,\gtOp_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,row_cnt_reg[12],i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__1_n_0}));
  CARRY4 \gtOp_inferred__3/i__carry 
       (.CI(1'b0),
        .CO({\gtOp_inferred__3/i__carry_n_0 ,\gtOp_inferred__3/i__carry_n_1 ,\gtOp_inferred__3/i__carry_n_2 ,\gtOp_inferred__3/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i__carry_i_1__6_n_0,i__carry_i_2__5_n_0,i__carry_i_3__5_n_0,\col_cnt_reg_n_0_[1] }),
        .O(\NLW_gtOp_inferred__3/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_4__6_n_0,i__carry_i_5__4_n_0,i__carry_i_6__2_n_0,i__carry_i_7__2_n_0}));
  CARRY4 \gtOp_inferred__3/i__carry__0 
       (.CI(\gtOp_inferred__3/i__carry_n_0 ),
        .CO({\NLW_gtOp_inferred__3/i__carry__0_CO_UNCONNECTED [3],gtOp,\gtOp_inferred__3/i__carry__0_n_2 ,\gtOp_inferred__3/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\col_cnt_reg_n_0_[12] ,i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0}),
        .O(\NLW_gtOp_inferred__3/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_3__1_n_0,i__carry__0_i_4_n_0,i__carry__0_i_5__3_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1
       (.I0(total_cols[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(i__carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__0
       (.I0(row_cnt_reg[12]),
        .I1(\time_control_regs[0] [25]),
        .O(i__carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__1
       (.I0(\time_control_regs[0] [25]),
        .I1(row_cnt_reg[12]),
        .O(i__carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__2
       (.I0(row_cnt_reg[11]),
        .I1(row_cnt_reg[10]),
        .O(i__carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_1__3
       (.I0(\col_cnt_reg_n_0_[11] ),
        .I1(\col_cnt_reg_n_0_[10] ),
        .O(i__carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__4
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(i__carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__5
       (.I0(total_cols[12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(i__carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__6
       (.I0(total_rows[12]),
        .I1(row_cnt_reg[12]),
        .O(i__carry__0_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(total_cols[11]),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__0
       (.I0(row_cnt_reg[10]),
        .I1(\time_control_regs[0] [23]),
        .I2(\time_control_regs[0] [24]),
        .I3(row_cnt_reg[11]),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_2__1
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg[10]),
        .I2(row_cnt_reg[11]),
        .I3(\time_control_regs[0] [24]),
        .O(i__carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__2
       (.I0(row_cnt_reg[9]),
        .I1(row_cnt_reg[8]),
        .O(i__carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry__0_i_2__3
       (.I0(\col_cnt_reg_n_0_[9] ),
        .I1(\col_cnt_reg_n_0_[8] ),
        .O(i__carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_2__4
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .O(i__carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3
       (.I0(total_cols[8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\col_cnt_reg_n_0_[9] ),
        .I3(total_cols[9]),
        .O(i__carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__0
       (.I0(row_cnt_reg[12]),
        .O(i__carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3__1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .O(i__carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__2
       (.I0(row_cnt_reg[8]),
        .I1(\time_control_regs[0] [21]),
        .I2(\time_control_regs[0] [22]),
        .I3(row_cnt_reg[9]),
        .O(i__carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry__0_i_3__3
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg[8]),
        .I2(row_cnt_reg[9]),
        .I3(\time_control_regs[0] [22]),
        .O(i__carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4
       (.I0(\col_cnt_reg_n_0_[10] ),
        .I1(\col_cnt_reg_n_0_[11] ),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_4__0
       (.I0(row_cnt_reg[10]),
        .I1(row_cnt_reg[11]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(total_cols[12]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(\time_control_regs[0] [25]),
        .I1(row_cnt_reg[12]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(row_cnt_reg[12]),
        .I1(\time_control_regs[0] [25]),
        .O(i__carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5
       (.I0(total_cols[10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(total_cols[11]),
        .O(i__carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__0
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg[10]),
        .I2(row_cnt_reg[11]),
        .I3(\time_control_regs[0] [24]),
        .O(i__carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__1
       (.I0(row_cnt_reg[8]),
        .I1(row_cnt_reg[9]),
        .O(i__carry__0_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_5__2
       (.I0(\time_control_regs[0] [23]),
        .I1(row_cnt_reg[10]),
        .I2(row_cnt_reg[11]),
        .I3(\time_control_regs[0] [24]),
        .O(i__carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry__0_i_5__3
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(i__carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6
       (.I0(total_cols[9]),
        .I1(\col_cnt_reg_n_0_[9] ),
        .I2(total_cols[8]),
        .I3(\col_cnt_reg_n_0_[8] ),
        .O(i__carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__0
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg[8]),
        .I2(row_cnt_reg[9]),
        .I3(\time_control_regs[0] [22]),
        .O(i__carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_6__1
       (.I0(\time_control_regs[0] [21]),
        .I1(row_cnt_reg[8]),
        .I2(row_cnt_reg[9]),
        .I3(\time_control_regs[0] [22]),
        .O(i__carry__0_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(total_cols[7]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(total_cols[11]),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(\col_cnt_reg_n_0_[10] ),
        .I3(total_cols[10]),
        .I4(total_cols[9]),
        .I5(\col_cnt_reg_n_0_[9] ),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(total_rows[10]),
        .I1(row_cnt_reg[10]),
        .I2(total_rows[11]),
        .I3(row_cnt_reg[11]),
        .I4(row_cnt_reg[9]),
        .I5(total_rows[9]),
        .O(i__carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__2
       (.I0(row_cnt_reg[6]),
        .I1(\time_control_regs[0] [19]),
        .I2(\time_control_regs[0] [20]),
        .I3(row_cnt_reg[7]),
        .O(i__carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_1__3
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg[6]),
        .I2(row_cnt_reg[7]),
        .I3(\time_control_regs[0] [20]),
        .O(i__carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i__carry_i_1__4
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__5
       (.I0(row_cnt_reg[7]),
        .I1(row_cnt_reg[6]),
        .O(i__carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1__6
       (.I0(\col_cnt_reg_n_0_[7] ),
        .I1(\col_cnt_reg_n_0_[6] ),
        .O(i__carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(total_cols[5]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(total_cols[7]),
        .I1(\col_cnt_reg_n_0_[7] ),
        .I2(\col_cnt_reg_n_0_[6] ),
        .I3(total_cols[6]),
        .I4(total_cols[8]),
        .I5(\col_cnt_reg_n_0_[8] ),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(total_rows[6]),
        .I1(row_cnt_reg[6]),
        .I2(total_rows[7]),
        .I3(row_cnt_reg[7]),
        .I4(row_cnt_reg[8]),
        .I5(total_rows[8]),
        .O(i__carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__2
       (.I0(row_cnt_reg[4]),
        .I1(\time_control_regs[0] [17]),
        .I2(\time_control_regs[0] [18]),
        .I3(row_cnt_reg[5]),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_2__3
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg[4]),
        .I2(row_cnt_reg[5]),
        .I3(\time_control_regs[0] [18]),
        .O(i__carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__4
       (.I0(row_cnt_reg[5]),
        .I1(row_cnt_reg[4]),
        .O(i__carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__5
       (.I0(\col_cnt_reg_n_0_[5] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .O(i__carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__6
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(i__carry_i_2__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3
       (.I0(total_cols[2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(total_cols[3]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(total_cols[5]),
        .I1(\col_cnt_reg_n_0_[5] ),
        .I2(\col_cnt_reg_n_0_[4] ),
        .I3(total_cols[4]),
        .I4(total_cols[3]),
        .I5(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(total_rows[4]),
        .I1(row_cnt_reg[4]),
        .I2(total_rows[5]),
        .I3(row_cnt_reg[5]),
        .I4(row_cnt_reg[3]),
        .I5(total_rows[3]),
        .O(i__carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__2
       (.I0(row_cnt_reg[2]),
        .I1(\time_control_regs[0] [15]),
        .I2(\time_control_regs[0] [16]),
        .I3(row_cnt_reg[3]),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_3__3
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg[2]),
        .I2(row_cnt_reg[3]),
        .I3(\time_control_regs[0] [16]),
        .O(i__carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__4
       (.I0(row_cnt_reg[3]),
        .I1(row_cnt_reg[2]),
        .O(i__carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_3__5
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_3__6
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(i__carry_i_3__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(total_cols[1]),
        .I1(\col_cnt_reg_n_0_[1] ),
        .I2(\col_cnt_reg_n_0_[0] ),
        .I3(total_cols[0]),
        .I4(total_cols[2]),
        .I5(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__0
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(total_cols[1]),
        .O(i__carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__1
       (.I0(total_rows[0]),
        .I1(row_cnt_reg[0]),
        .I2(total_rows[1]),
        .I3(row_cnt_reg[1]),
        .I4(row_cnt_reg[2]),
        .I5(total_rows[2]),
        .O(i__carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__2
       (.I0(row_cnt_reg[0]),
        .I1(\time_control_regs[0] [13]),
        .I2(\time_control_regs[0] [14]),
        .I3(row_cnt_reg[1]),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    i__carry_i_4__3
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg[0]),
        .I2(row_cnt_reg[1]),
        .I3(\time_control_regs[0] [14]),
        .O(i__carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_4__4
       (.I0(row_cnt_reg[1]),
        .I1(row_cnt_reg[0]),
        .O(i__carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__5
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(i__carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_4__6
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(i__carry_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5
       (.I0(total_cols[6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\col_cnt_reg_n_0_[7] ),
        .I3(total_cols[7]),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__0
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg[6]),
        .I2(row_cnt_reg[7]),
        .I3(\time_control_regs[0] [20]),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_5__1
       (.I0(\time_control_regs[0] [19]),
        .I1(row_cnt_reg[6]),
        .I2(row_cnt_reg[7]),
        .I3(\time_control_regs[0] [20]),
        .O(i__carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i__carry_i_5__2
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__3
       (.I0(row_cnt_reg[6]),
        .I1(row_cnt_reg[7]),
        .O(i__carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5__4
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(i__carry_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6
       (.I0(total_cols[4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\col_cnt_reg_n_0_[5] ),
        .I3(total_cols[5]),
        .O(i__carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__0
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg[4]),
        .I2(row_cnt_reg[5]),
        .I3(\time_control_regs[0] [18]),
        .O(i__carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__1
       (.I0(row_cnt_reg[4]),
        .I1(row_cnt_reg[5]),
        .O(i__carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6__2
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(i__carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_6__3
       (.I0(\time_control_regs[0] [17]),
        .I1(row_cnt_reg[4]),
        .I2(row_cnt_reg[5]),
        .I3(\time_control_regs[0] [18]),
        .O(i__carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(total_cols[3]),
        .I1(\col_cnt_reg_n_0_[3] ),
        .I2(total_cols[2]),
        .I3(\col_cnt_reg_n_0_[2] ),
        .O(i__carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__0
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg[2]),
        .I2(row_cnt_reg[3]),
        .I3(\time_control_regs[0] [16]),
        .O(i__carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_7__1
       (.I0(row_cnt_reg[2]),
        .I1(row_cnt_reg[3]),
        .O(i__carry_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_7__2
       (.I0(\col_cnt_reg_n_0_[0] ),
        .I1(\col_cnt_reg_n_0_[1] ),
        .O(i__carry_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7__3
       (.I0(\time_control_regs[0] [15]),
        .I1(row_cnt_reg[2]),
        .I2(row_cnt_reg[3]),
        .I3(\time_control_regs[0] [16]),
        .O(i__carry_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(total_cols[0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(total_cols[1]),
        .O(i__carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__0
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg[0]),
        .I2(row_cnt_reg[1]),
        .I3(\time_control_regs[0] [14]),
        .O(i__carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_8__1
       (.I0(row_cnt_reg[0]),
        .I1(row_cnt_reg[1]),
        .O(i__carry_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8__2
       (.I0(\time_control_regs[0] [13]),
        .I1(row_cnt_reg[0]),
        .I2(row_cnt_reg[1]),
        .I3(\time_control_regs[0] [14]),
        .O(i__carry_i_8__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'hB)) 
    in_fifo_reset_i_1
       (.I0(in_fifo_reset),
        .I1(in_fifo_reset_reg_0),
        .O(in_fifo_reset0));
  LUT6 #(
    .INIT(64'hCDCDCDCDCDCDCDDD)) 
    in_fifo_reset_i_2
       (.I0(in_fifo_reset_i_3_n_0),
        .I1(eof_i_reg_0),
        .I2(fifo_rd_i),
        .I3(eol_late_i_i_2_n_0),
        .I4(eol_expected_d),
        .I5(\genr_control_regs[0] [1]),
        .O(in_fifo_reset_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hFEEE0EEE)) 
    in_fifo_reset_i_3
       (.I0(eol_expected_d),
        .I1(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .I2(in_fifo_reset),
        .I3(t_qb[0]),
        .I4(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .O(in_fifo_reset_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    in_fifo_reset_reg
       (.C(aclk),
        .CE(master_en),
        .D(in_fifo_reset0),
        .Q(in_fifo_reset),
        .R(SR));
  LUT4 #(
    .INIT(16'h0080)) 
    \intc_if[0]_INST_0 
       (.I0(core_en_i),
        .I1(aclken),
        .I2(\genr_control_regs[0] [0]),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .O(E));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \intc_if[4]_INST_0 
       (.I0(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .I1(\GEN_HAS_IRQ.intr_err_set_d_reg[2] ),
        .I2(intc_if[4]),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .O(intc_if[3]));
  CARRY4 leqOp_carry
       (.CI(1'b0),
        .CO({leqOp_carry_n_0,leqOp_carry_n_1,leqOp_carry_n_2,leqOp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({leqOp_carry_i_1_n_0,leqOp_carry_i_2_n_0,leqOp_carry_i_3_n_0,leqOp_carry_i_4_n_0}),
        .O(NLW_leqOp_carry_O_UNCONNECTED[3:0]),
        .S({leqOp_carry_i_5_n_0,leqOp_carry_i_6_n_0,leqOp_carry_i_7_n_0,leqOp_carry_i_8_n_0}));
  CARRY4 leqOp_carry__0
       (.CI(leqOp_carry_n_0),
        .CO({NLW_leqOp_carry__0_CO_UNCONNECTED[3],leqOp20_in,leqOp_carry__0_n_2,leqOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,leqOp_carry__0_i_1_n_0,leqOp_carry__0_i_2_n_0,leqOp_carry__0_i_3_n_0}),
        .O(NLW_leqOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,leqOp_carry__0_i_4_n_0,leqOp_carry__0_i_5_n_0,leqOp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    leqOp_carry__0_i_1
       (.I0(\time_control_regs[0] [12]),
        .I1(\col_cnt_reg_n_0_[12] ),
        .O(leqOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry__0_i_2
       (.I0(\time_control_regs[0] [10]),
        .I1(\col_cnt_reg_n_0_[10] ),
        .I2(\time_control_regs[0] [11]),
        .I3(\col_cnt_reg_n_0_[11] ),
        .O(leqOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    leqOp_carry__0_i_3
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\time_control_regs[0] [8]),
        .I2(\time_control_regs[0] [9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(leqOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    leqOp_carry__0_i_4
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(\time_control_regs[0] [12]),
        .O(leqOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry__0_i_5
       (.I0(\time_control_regs[0] [11]),
        .I1(\col_cnt_reg_n_0_[11] ),
        .I2(\time_control_regs[0] [10]),
        .I3(\col_cnt_reg_n_0_[10] ),
        .O(leqOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry__0_i_6
       (.I0(\time_control_regs[0] [8]),
        .I1(\col_cnt_reg_n_0_[8] ),
        .I2(\time_control_regs[0] [9]),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(leqOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_1
       (.I0(\time_control_regs[0] [6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\time_control_regs[0] [7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(leqOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_2
       (.I0(\time_control_regs[0] [4]),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\time_control_regs[0] [5]),
        .I3(\col_cnt_reg_n_0_[5] ),
        .O(leqOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h40F4)) 
    leqOp_carry_i_3
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\time_control_regs[0] [2]),
        .I2(\time_control_regs[0] [3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(leqOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h20F2)) 
    leqOp_carry_i_4
       (.I0(\time_control_regs[0] [0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\time_control_regs[0] [1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(leqOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_5
       (.I0(\time_control_regs[0] [6]),
        .I1(\col_cnt_reg_n_0_[6] ),
        .I2(\time_control_regs[0] [7]),
        .I3(\col_cnt_reg_n_0_[7] ),
        .O(leqOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_6
       (.I0(\time_control_regs[0] [5]),
        .I1(\col_cnt_reg_n_0_[5] ),
        .I2(\time_control_regs[0] [4]),
        .I3(\col_cnt_reg_n_0_[4] ),
        .O(leqOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_7
       (.I0(\time_control_regs[0] [2]),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\time_control_regs[0] [3]),
        .I3(\col_cnt_reg_n_0_[3] ),
        .O(leqOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    leqOp_carry_i_8
       (.I0(\time_control_regs[0] [0]),
        .I1(\col_cnt_reg_n_0_[0] ),
        .I2(\time_control_regs[0] [1]),
        .I3(\col_cnt_reg_n_0_[1] ),
        .O(leqOp_carry_i_8_n_0));
  CARRY4 \leqOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\leqOp_inferred__0/i__carry_n_0 ,\leqOp_inferred__0/i__carry_n_1 ,\leqOp_inferred__0/i__carry_n_2 ,\leqOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4__0_n_0}),
        .O(\NLW_leqOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,i__carry_i_7_n_0,i__carry_i_8_n_0}));
  CARRY4 \leqOp_inferred__0/i__carry__0 
       (.CI(\leqOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_leqOp_inferred__0/i__carry__0_CO_UNCONNECTED [3],leqOp23_in,\leqOp_inferred__0/i__carry__0_n_2 ,\leqOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0}),
        .O(\NLW_leqOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_4__1_n_0,i__carry__0_i_5_n_0,i__carry__0_i_6_n_0}));
  CARRY4 \leqOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\leqOp_inferred__1/i__carry_n_0 ,\leqOp_inferred__1/i__carry_n_1 ,\leqOp_inferred__1/i__carry_n_2 ,\leqOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1__3_n_0,i__carry_i_2__3_n_0,i__carry_i_3__3_n_0,i__carry_i_4__3_n_0}),
        .O(\NLW_leqOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5__0_n_0,i__carry_i_6__0_n_0,i__carry_i_7__0_n_0,i__carry_i_8__0_n_0}));
  CARRY4 \leqOp_inferred__1/i__carry__0 
       (.CI(\leqOp_inferred__1/i__carry_n_0 ),
        .CO({\NLW_leqOp_inferred__1/i__carry__0_CO_UNCONNECTED [3],leqOp16_in,\leqOp_inferred__1/i__carry__0_n_2 ,\leqOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__3_n_0}),
        .O(\NLW_leqOp_inferred__1/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__0_n_0,i__carry__0_i_6__0_n_0}));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    line_cnt_tc_i_1
       (.I0(line_cnt_tc_i_2_n_0),
        .I1(aclken),
        .I2(\genr_control_regs[0] [0]),
        .I3(resetn_out),
        .I4(line_cnt_tc_i_3_n_0),
        .I5(intc_if[2]),
        .O(line_cnt_tc_i_1_n_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    line_cnt_tc_i_2
       (.I0(row_cnt_reg[5]),
        .I1(row_cnt_reg[3]),
        .I2(row_cnt_reg[0]),
        .I3(line_cnt_tc_i_4_n_0),
        .I4(line_cnt_tc_i_5_n_0),
        .O(line_cnt_tc_i_2_n_0));
  LUT6 #(
    .INIT(64'h0050FFFF005000D0)) 
    line_cnt_tc_i_3
       (.I0(\col_cnt[12]_i_7_n_0 ),
        .I1(leqOp20_in),
        .I2(\write_ptr_int_reg[2] ),
        .I3(\read_ptr_int_reg[2] ),
        .I4(empty_match_reg),
        .I5(ltOp),
        .O(line_cnt_tc_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    line_cnt_tc_i_4
       (.I0(row_cnt_reg[6]),
        .I1(row_cnt_reg[4]),
        .I2(row_cnt_reg[2]),
        .I3(row_cnt_reg[1]),
        .O(line_cnt_tc_i_4_n_0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    line_cnt_tc_i_5
       (.I0(row_cnt_reg[12]),
        .I1(row_cnt_reg[10]),
        .I2(row_cnt_reg[9]),
        .I3(row_cnt_reg[11]),
        .I4(row_cnt_reg[7]),
        .I5(row_cnt_reg[8]),
        .O(line_cnt_tc_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    line_cnt_tc_reg
       (.C(aclk),
        .CE(1'b1),
        .D(line_cnt_tc_i_1_n_0),
        .Q(intc_if[2]),
        .R(1'b0));
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({ltOp_carry_i_1_n_0,ltOp_carry_i_2_n_0,ltOp_carry_i_3_n_0,ltOp_carry_i_4_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({ltOp_carry_i_5_n_0,ltOp_carry_i_6_n_0,ltOp_carry_i_7_n_0,ltOp_carry_i_8_n_0}));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3],ltOp_carry__0_n_1,ltOp_carry__0_n_2,ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,ltOp_carry__0_i_1_n_0,ltOp_carry__0_i_2_n_0,ltOp_carry__0_i_3_n_0}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,ltOp_carry__0_i_4_n_0,ltOp_carry__0_i_5_n_0,ltOp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    ltOp_carry__0_i_1
       (.I0(total_rows[12]),
        .I1(row_cnt_reg[12]),
        .O(ltOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry__0_i_2
       (.I0(total_rows[11]),
        .I1(row_cnt_reg[11]),
        .I2(total_rows[10]),
        .I3(row_cnt_reg[10]),
        .O(ltOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry__0_i_3
       (.I0(total_rows[9]),
        .I1(row_cnt_reg[9]),
        .I2(total_rows[8]),
        .I3(row_cnt_reg[8]),
        .O(ltOp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    ltOp_carry__0_i_4
       (.I0(row_cnt_reg[12]),
        .I1(total_rows[12]),
        .O(ltOp_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_5
       (.I0(row_cnt_reg[11]),
        .I1(total_rows[11]),
        .I2(row_cnt_reg[10]),
        .I3(total_rows[10]),
        .O(ltOp_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry__0_i_6
       (.I0(row_cnt_reg[9]),
        .I1(total_rows[9]),
        .I2(row_cnt_reg[8]),
        .I3(total_rows[8]),
        .O(ltOp_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry_i_1
       (.I0(total_rows[7]),
        .I1(row_cnt_reg[7]),
        .I2(total_rows[6]),
        .I3(row_cnt_reg[6]),
        .O(ltOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry_i_2
       (.I0(total_rows[5]),
        .I1(row_cnt_reg[5]),
        .I2(total_rows[4]),
        .I3(row_cnt_reg[4]),
        .O(ltOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry_i_3
       (.I0(total_rows[3]),
        .I1(row_cnt_reg[3]),
        .I2(total_rows[2]),
        .I3(row_cnt_reg[2]),
        .O(ltOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    ltOp_carry_i_4
       (.I0(total_rows[1]),
        .I1(row_cnt_reg[1]),
        .I2(total_rows[0]),
        .I3(row_cnt_reg[0]),
        .O(ltOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5
       (.I0(row_cnt_reg[7]),
        .I1(total_rows[7]),
        .I2(row_cnt_reg[6]),
        .I3(total_rows[6]),
        .O(ltOp_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6
       (.I0(row_cnt_reg[5]),
        .I1(total_rows[5]),
        .I2(row_cnt_reg[4]),
        .I3(total_rows[4]),
        .O(ltOp_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7
       (.I0(row_cnt_reg[3]),
        .I1(total_rows[3]),
        .I2(row_cnt_reg[2]),
        .I3(total_rows[2]),
        .O(ltOp_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8
       (.I0(row_cnt_reg[1]),
        .I1(total_rows[1]),
        .I2(row_cnt_reg[0]),
        .I3(total_rows[0]),
        .O(ltOp_carry_i_8_n_0));
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ltOp_inferred__0/i__carry_n_0 ,\ltOp_inferred__0/i__carry_n_1 ,\ltOp_inferred__0/i__carry_n_2 ,\ltOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__4_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_2__6_n_0,i__carry_i_3__6_n_0,i__carry_i_4__5_n_0,i__carry_i_5__2_n_0}));
  CARRY4 \ltOp_inferred__0/i__carry__0 
       (.CI(\ltOp_inferred__0/i__carry_n_0 ),
        .CO({\NLW_ltOp_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],ltOp,\ltOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ltOp_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    out_fifo_eol_reg
       (.C(aclk),
        .CE(master_en),
        .D(eqOp1_out),
        .Q(da[0]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    out_fifo_sof_i_1
       (.I0(sof_expected_i_2_n_0),
        .I1(out_fifo_sof_i_2_n_0),
        .I2(\col_cnt_reg_n_0_[11] ),
        .I3(\col_cnt_reg_n_0_[10] ),
        .I4(\col_cnt_reg_n_0_[7] ),
        .I5(\col_cnt_reg_n_0_[6] ),
        .O(out_fifo_sof0));
  LUT2 #(
    .INIT(4'h8)) 
    out_fifo_sof_i_2
       (.I0(\col_cnt_reg_n_0_[2] ),
        .I1(\col_cnt_reg_n_0_[3] ),
        .O(out_fifo_sof_i_2_n_0));
  FDSE #(
    .INIT(1'b0)) 
    out_fifo_sof_reg
       (.C(aclk),
        .CE(master_en),
        .D(out_fifo_sof0),
        .Q(da[1]),
        .S(SR));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    pixel_cnt_tc_i_1
       (.I0(eqOp),
        .I1(aclken),
        .I2(\genr_control_regs[0] [0]),
        .I3(resetn_out),
        .I4(line_cnt_tc_i_3_n_0),
        .I5(intc_if[1]),
        .O(pixel_cnt_tc_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    pixel_cnt_tc_i_2
       (.I0(pixel_cnt_tc_i_3_n_0),
        .I1(pixel_cnt_tc_i_4_n_0),
        .I2(\col_cnt_reg_n_0_[6] ),
        .I3(\col_cnt_reg_n_0_[5] ),
        .I4(\col_cnt_reg_n_0_[0] ),
        .O(eqOp));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    pixel_cnt_tc_i_3
       (.I0(\col_cnt_reg_n_0_[3] ),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\col_cnt_reg_n_0_[1] ),
        .I3(\col_cnt_reg_n_0_[11] ),
        .I4(\col_cnt_reg_n_0_[7] ),
        .I5(\col_cnt_reg_n_0_[8] ),
        .O(pixel_cnt_tc_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    pixel_cnt_tc_i_4
       (.I0(\col_cnt_reg_n_0_[12] ),
        .I1(\col_cnt_reg_n_0_[4] ),
        .I2(\col_cnt_reg_n_0_[10] ),
        .I3(\col_cnt_reg_n_0_[9] ),
        .O(pixel_cnt_tc_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    pixel_cnt_tc_reg
       (.C(aclk),
        .CE(1'b1),
        .D(pixel_cnt_tc_i_1_n_0),
        .Q(intc_if[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55540000FFFFFFFF)) 
    \row_cnt[0]_i_1 
       (.I0(eof_i_reg_0),
        .I1(sof_late_i2_out),
        .I2(\row_cnt[0]_i_4_n_0 ),
        .I3(sof_early_i_i_1_n_0),
        .I4(line_cnt_tc_i_3_n_0),
        .I5(resetn_out),
        .O(\row_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \row_cnt[0]_i_2 
       (.I0(col_cnt),
        .I1(geqOp),
        .I2(eol_late_i3_out),
        .O(row_cnt));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    \row_cnt[0]_i_4 
       (.I0(eol_late_i3_out),
        .I1(geqOp),
        .I2(ltOp_carry__0_n_1),
        .I3(in_fifo_reset),
        .I4(t_qb[1]),
        .I5(sof_expected),
        .O(\row_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[0]_i_5 
       (.I0(row_cnt_reg[3]),
        .O(\row_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[0]_i_6 
       (.I0(row_cnt_reg[2]),
        .O(\row_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[0]_i_7 
       (.I0(row_cnt_reg[1]),
        .O(\row_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \row_cnt[0]_i_8 
       (.I0(row_cnt_reg[0]),
        .O(\row_cnt[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[12]_i_2 
       (.I0(row_cnt_reg[12]),
        .O(\row_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[4]_i_2 
       (.I0(row_cnt_reg[7]),
        .O(\row_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[4]_i_3 
       (.I0(row_cnt_reg[6]),
        .O(\row_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[4]_i_4 
       (.I0(row_cnt_reg[5]),
        .O(\row_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[4]_i_5 
       (.I0(row_cnt_reg[4]),
        .O(\row_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[8]_i_2 
       (.I0(row_cnt_reg[11]),
        .O(\row_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[8]_i_3 
       (.I0(row_cnt_reg[10]),
        .O(\row_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[8]_i_4 
       (.I0(row_cnt_reg[9]),
        .O(\row_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_cnt[8]_i_5 
       (.I0(row_cnt_reg[8]),
        .O(\row_cnt[8]_i_5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \row_cnt_reg[0] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[0]_i_3_n_7 ),
        .Q(row_cnt_reg[0]),
        .S(\row_cnt[0]_i_1_n_0 ));
  CARRY4 \row_cnt_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\row_cnt_reg[0]_i_3_n_0 ,\row_cnt_reg[0]_i_3_n_1 ,\row_cnt_reg[0]_i_3_n_2 ,\row_cnt_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\row_cnt_reg[0]_i_3_n_4 ,\row_cnt_reg[0]_i_3_n_5 ,\row_cnt_reg[0]_i_3_n_6 ,\row_cnt_reg[0]_i_3_n_7 }),
        .S({\row_cnt[0]_i_5_n_0 ,\row_cnt[0]_i_6_n_0 ,\row_cnt[0]_i_7_n_0 ,\row_cnt[0]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[10] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[8]_i_1_n_5 ),
        .Q(row_cnt_reg[10]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[11] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[8]_i_1_n_4 ),
        .Q(row_cnt_reg[11]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[12] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[12]_i_1_n_7 ),
        .Q(row_cnt_reg[12]),
        .R(\row_cnt[0]_i_1_n_0 ));
  CARRY4 \row_cnt_reg[12]_i_1 
       (.CI(\row_cnt_reg[8]_i_1_n_0 ),
        .CO(\NLW_row_cnt_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_cnt_reg[12]_i_1_O_UNCONNECTED [3:1],\row_cnt_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\row_cnt[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[1] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[0]_i_3_n_6 ),
        .Q(row_cnt_reg[1]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[2] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[0]_i_3_n_5 ),
        .Q(row_cnt_reg[2]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[3] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[0]_i_3_n_4 ),
        .Q(row_cnt_reg[3]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[4] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[4]_i_1_n_7 ),
        .Q(row_cnt_reg[4]),
        .R(\row_cnt[0]_i_1_n_0 ));
  CARRY4 \row_cnt_reg[4]_i_1 
       (.CI(\row_cnt_reg[0]_i_3_n_0 ),
        .CO({\row_cnt_reg[4]_i_1_n_0 ,\row_cnt_reg[4]_i_1_n_1 ,\row_cnt_reg[4]_i_1_n_2 ,\row_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_cnt_reg[4]_i_1_n_4 ,\row_cnt_reg[4]_i_1_n_5 ,\row_cnt_reg[4]_i_1_n_6 ,\row_cnt_reg[4]_i_1_n_7 }),
        .S({\row_cnt[4]_i_2_n_0 ,\row_cnt[4]_i_3_n_0 ,\row_cnt[4]_i_4_n_0 ,\row_cnt[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[5] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[4]_i_1_n_6 ),
        .Q(row_cnt_reg[5]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[6] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[4]_i_1_n_5 ),
        .Q(row_cnt_reg[6]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[7] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[4]_i_1_n_4 ),
        .Q(row_cnt_reg[7]),
        .R(\row_cnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[8] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[8]_i_1_n_7 ),
        .Q(row_cnt_reg[8]),
        .R(\row_cnt[0]_i_1_n_0 ));
  CARRY4 \row_cnt_reg[8]_i_1 
       (.CI(\row_cnt_reg[4]_i_1_n_0 ),
        .CO({\row_cnt_reg[8]_i_1_n_0 ,\row_cnt_reg[8]_i_1_n_1 ,\row_cnt_reg[8]_i_1_n_2 ,\row_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\row_cnt_reg[8]_i_1_n_4 ,\row_cnt_reg[8]_i_1_n_5 ,\row_cnt_reg[8]_i_1_n_6 ,\row_cnt_reg[8]_i_1_n_7 }),
        .S({\row_cnt[8]_i_2_n_0 ,\row_cnt[8]_i_3_n_0 ,\row_cnt[8]_i_4_n_0 ,\row_cnt[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \row_cnt_reg[9] 
       (.C(aclk),
        .CE(row_cnt),
        .D(\row_cnt_reg[8]_i_1_n_6 ),
        .Q(row_cnt_reg[9]),
        .R(\row_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008FFFF00080000)) 
    sof_early_i_i_1
       (.I0(t_qb[1]),
        .I1(in_fifo_reset),
        .I2(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .I3(sof_expected),
        .I4(fifo_rd_d),
        .I5(\GEN_HAS_IRQ.intr_err_set_d_reg[2] ),
        .O(sof_early_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_early_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_early_i_i_1_n_0),
        .Q(\GEN_HAS_IRQ.intr_err_set_d_reg[2] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sof_expected_i_1
       (.I0(sof_expected_i_2_n_0),
        .I1(\col_cnt_reg_n_0_[2] ),
        .I2(\col_cnt_reg_n_0_[3] ),
        .I3(\col_cnt_reg_n_0_[11] ),
        .I4(\col_cnt_reg_n_0_[10] ),
        .I5(sof_expected_i_3_n_0),
        .O(sof_expected0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    sof_expected_i_2
       (.I0(sof_expected_i_4_n_0),
        .I1(sof_expected_i_5_n_0),
        .I2(\col_cnt_reg_n_0_[12] ),
        .I3(\col_cnt_reg_n_0_[0] ),
        .I4(\col_cnt_reg_n_0_[1] ),
        .I5(row_cnt_reg[12]),
        .O(sof_expected_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_3
       (.I0(\col_cnt_reg_n_0_[6] ),
        .I1(\col_cnt_reg_n_0_[7] ),
        .O(sof_expected_i_3_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    sof_expected_i_4
       (.I0(row_cnt_reg[1]),
        .I1(row_cnt_reg[0]),
        .I2(row_cnt_reg[2]),
        .I3(row_cnt_reg[3]),
        .I4(sof_expected_i_6_n_0),
        .I5(sof_expected_i_7_n_0),
        .O(sof_expected_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sof_expected_i_5
       (.I0(sof_expected_i_8_n_0),
        .I1(row_cnt_reg[8]),
        .I2(row_cnt_reg[9]),
        .I3(sof_expected_i_9_n_0),
        .I4(row_cnt_reg[4]),
        .I5(row_cnt_reg[5]),
        .O(sof_expected_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_6
       (.I0(row_cnt_reg[10]),
        .I1(row_cnt_reg[11]),
        .O(sof_expected_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_7
       (.I0(row_cnt_reg[6]),
        .I1(row_cnt_reg[7]),
        .O(sof_expected_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_8
       (.I0(\col_cnt_reg_n_0_[8] ),
        .I1(\col_cnt_reg_n_0_[9] ),
        .O(sof_expected_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sof_expected_i_9
       (.I0(\col_cnt_reg_n_0_[4] ),
        .I1(\col_cnt_reg_n_0_[5] ),
        .O(sof_expected_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sof_expected_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_expected0),
        .Q(sof_expected),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    sof_late_i_i_2
       (.I0(\genr_control_regs[0] [0]),
        .I1(aclken),
        .O(master_en));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    sof_late_i_i_3
       (.I0(in_fifo_reset),
        .I1(t_qb[1]),
        .I2(sof_expected),
        .I3(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .I4(fifo_rd_d),
        .O(sof_late_i2_out));
  FDRE #(
    .INIT(1'b0)) 
    sof_late_i_reg
       (.C(aclk),
        .CE(master_en),
        .D(sof_late_i2_out),
        .Q(\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \total_cols[0]_i_1 
       (.I0(\time_control_regs[0] [0]),
        .O(plusOp[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[12]_i_2 
       (.I0(\time_control_regs[0] [12]),
        .O(\total_cols[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[12]_i_3 
       (.I0(\time_control_regs[0] [11]),
        .O(\total_cols[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[12]_i_4 
       (.I0(\time_control_regs[0] [10]),
        .O(\total_cols[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[12]_i_5 
       (.I0(\time_control_regs[0] [9]),
        .O(\total_cols[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[4]_i_2 
       (.I0(\time_control_regs[0] [4]),
        .O(\total_cols[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_cols[4]_i_3 
       (.I0(\time_control_regs[0] [3]),
        .O(\total_cols[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \total_cols[4]_i_4 
       (.I0(\time_control_regs[0] [2]),
        .O(\total_cols[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[4]_i_5 
       (.I0(\time_control_regs[0] [1]),
        .O(\total_cols[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[8]_i_2 
       (.I0(\time_control_regs[0] [8]),
        .O(\total_cols[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[8]_i_3 
       (.I0(\time_control_regs[0] [7]),
        .O(\total_cols[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[8]_i_4 
       (.I0(\time_control_regs[0] [6]),
        .O(\total_cols[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \total_cols[8]_i_5 
       (.I0(\time_control_regs[0] [5]),
        .O(\total_cols[8]_i_5_n_0 ));
  FDRE \total_cols_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(total_cols[0]),
        .R(1'b0));
  FDRE \total_cols_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[10]),
        .Q(total_cols[10]),
        .R(1'b0));
  FDRE \total_cols_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[11]),
        .Q(total_cols[11]),
        .R(1'b0));
  FDRE \total_cols_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[12]),
        .Q(total_cols[12]),
        .R(1'b0));
  CARRY4 \total_cols_reg[12]_i_1 
       (.CI(\total_cols_reg[8]_i_1_n_0 ),
        .CO({\NLW_total_cols_reg[12]_i_1_CO_UNCONNECTED [3],\total_cols_reg[12]_i_1_n_1 ,\total_cols_reg[12]_i_1_n_2 ,\total_cols_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\total_cols[12]_i_2_n_0 ,\total_cols[12]_i_3_n_0 ,\total_cols[12]_i_4_n_0 ,\total_cols[12]_i_5_n_0 }));
  FDRE \total_cols_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(total_cols[1]),
        .R(1'b0));
  FDRE \total_cols_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[2]),
        .Q(total_cols[2]),
        .R(1'b0));
  FDRE \total_cols_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(total_cols[3]),
        .R(1'b0));
  FDRE \total_cols_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(total_cols[4]),
        .R(1'b0));
  CARRY4 \total_cols_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\total_cols_reg[4]_i_1_n_0 ,\total_cols_reg[4]_i_1_n_1 ,\total_cols_reg[4]_i_1_n_2 ,\total_cols_reg[4]_i_1_n_3 }),
        .CYINIT(\time_control_regs[0] [0]),
        .DI({1'b0,\time_control_regs[0] [3:2],1'b0}),
        .O(plusOp[4:1]),
        .S({\total_cols[4]_i_2_n_0 ,\total_cols[4]_i_3_n_0 ,\total_cols[4]_i_4_n_0 ,\total_cols[4]_i_5_n_0 }));
  FDRE \total_cols_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(total_cols[5]),
        .R(1'b0));
  FDRE \total_cols_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[6]),
        .Q(total_cols[6]),
        .R(1'b0));
  FDRE \total_cols_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[7]),
        .Q(total_cols[7]),
        .R(1'b0));
  FDRE \total_cols_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[8]),
        .Q(total_cols[8]),
        .R(1'b0));
  CARRY4 \total_cols_reg[8]_i_1 
       (.CI(\total_cols_reg[4]_i_1_n_0 ),
        .CO({\total_cols_reg[8]_i_1_n_0 ,\total_cols_reg[8]_i_1_n_1 ,\total_cols_reg[8]_i_1_n_2 ,\total_cols_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\total_cols[8]_i_2_n_0 ,\total_cols[8]_i_3_n_0 ,\total_cols[8]_i_4_n_0 ,\total_cols[8]_i_5_n_0 }));
  FDRE \total_cols_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(plusOp[9]),
        .Q(total_cols[9]),
        .R(1'b0));
  FDRE \total_rows_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [13]),
        .Q(total_rows[0]),
        .R(1'b0));
  FDRE \total_rows_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [23]),
        .Q(total_rows[10]),
        .R(1'b0));
  FDRE \total_rows_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [24]),
        .Q(total_rows[11]),
        .R(1'b0));
  FDRE \total_rows_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [25]),
        .Q(total_rows[12]),
        .R(1'b0));
  FDRE \total_rows_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [14]),
        .Q(total_rows[1]),
        .R(1'b0));
  FDRE \total_rows_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [15]),
        .Q(total_rows[2]),
        .R(1'b0));
  FDRE \total_rows_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [16]),
        .Q(total_rows[3]),
        .R(1'b0));
  FDRE \total_rows_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [17]),
        .Q(total_rows[4]),
        .R(1'b0));
  FDRE \total_rows_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [18]),
        .Q(total_rows[5]),
        .R(1'b0));
  FDRE \total_rows_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [19]),
        .Q(total_rows[6]),
        .R(1'b0));
  FDRE \total_rows_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [20]),
        .Q(total_rows[7]),
        .R(1'b0));
  FDRE \total_rows_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [21]),
        .Q(total_rows[8]),
        .R(1'b0));
  FDRE \total_rows_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\time_control_regs[0] [22]),
        .Q(total_rows[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axis_input_buffer" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_axis_input_buffer
   (s_axis_video_tready,
    \col_cnt_reg[3] ,
    reg_update,
    Q,
    SR,
    master_en,
    aclk,
    fifo_rd_i_reg,
    resetn_out,
    \genr_control_regs[0] ,
    aclken,
    s_axis_video_tvalid,
    da);
  output s_axis_video_tready;
  output \col_cnt_reg[3] ;
  output reg_update;
  output [25:0]Q;
  input [0:0]SR;
  input master_en;
  input aclk;
  input fifo_rd_i_reg;
  input resetn_out;
  input [1:0]\genr_control_regs[0] ;
  input aclken;
  input s_axis_video_tvalid;
  input [25:0]da;

  wire [25:0]Q;
  wire [0:0]SR;
  wire U_AXIS_SYNC_FIFO_n_0;
  wire aclk;
  wire aclken;
  wire \col_cnt_reg[3] ;
  wire [25:0]da;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire master_en;
  wire reg_update;
  wire resetn_out;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_synch_fifo U_AXIS_SYNC_FIFO
       (.Q(Q),
        .SR(SR),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[3] (\col_cnt_reg[3] ),
        .da(da),
        .fifo_rd_i_reg(fifo_rd_i_reg),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_tready_int_reg(U_AXIS_SYNC_FIFO_n_0),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid));
  FDRE s_axis_tready_int_reg
       (.C(aclk),
        .CE(master_en),
        .D(U_AXIS_SYNC_FIFO_n_0),
        .Q(s_axis_video_tready),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axis_output_buffer" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_axis_output_buffer
   (\write_ptr_int_reg[0] ,
    \col_cnt_reg[3] ,
    \row_cnt_reg[12] ,
    \row_cnt_reg[12]_0 ,
    m_axis_video_tvalid,
    O23,
    SR,
    aclk,
    m_axis_video_tready,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ,
    \genr_control_regs[0] ,
    aclken,
    wen,
    fifo_wr_i,
    core_d_out,
    eol_late_i_reg,
    da);
  output \write_ptr_int_reg[0] ;
  output \col_cnt_reg[3] ;
  output \row_cnt_reg[12] ;
  output \row_cnt_reg[12]_0 ;
  output m_axis_video_tvalid;
  output [25:0]O23;
  input [0:0]SR;
  input aclk;
  input m_axis_video_tready;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  input [0:0]\genr_control_regs[0] ;
  input aclken;
  input wen;
  input fifo_wr_i;
  input core_d_out;
  input eol_late_i_reg;
  input [25:0]da;

  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  wire [25:0]O23;
  wire [0:0]SR;
  wire aclk;
  wire aclken;
  wire \col_cnt_reg[3] ;
  wire core_d_out;
  wire [25:0]da;
  wire eol_late_i_reg;
  wire fifo_wr_i;
  wire [0:0]\genr_control_regs[0] ;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire \row_cnt_reg[12] ;
  wire \row_cnt_reg[12]_0 ;
  wire wen;
  wire \write_ptr_int_reg[0] ;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_synch_fifo_fallthru UOSD_AXIS_SYNC_FIFO
       (.\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] (\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ),
        .O23(O23),
        .SR(SR),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[3] (\col_cnt_reg[3] ),
        .core_d_out(core_d_out),
        .da(da),
        .eol_late_i_reg(eol_late_i_reg),
        .fifo_wr_i(fifo_wr_i),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .\row_cnt_reg[12] (\row_cnt_reg[12] ),
        .\row_cnt_reg[12]_0 (\row_cnt_reg[12]_0 ),
        .wen(wen),
        .\write_ptr_int_reg[0]_0 (\write_ptr_int_reg[0] ));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay
   (y_intb,
    E,
    Q,
    aclk);
  output [7:0]y_intb;
  input [0:0]E;
  input [7:0]Q;
  input aclk;

  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \needs_delay.shift_register_reg[3][0]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][1]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][2]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][3]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][4]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][5]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][6]_srl3_n_0 ;
  wire \needs_delay.shift_register_reg[3][7]_srl3_n_0 ;
  wire [7:0]y_intb;

  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_G/needs_delay.shift_register_reg[3][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[3][7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][0]_srl3_n_0 ),
        .Q(y_intb[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][1]_srl3_n_0 ),
        .Q(y_intb[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][2]_srl3_n_0 ),
        .Q(y_intb[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][3]_srl3_n_0 ),
        .Q(y_intb[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][4]_srl3_n_0 ),
        .Q(y_intb[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][5]_srl3_n_0 ),
        .Q(y_intb[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][6]_srl3_n_0 ),
        .Q(y_intb[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[4][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[3][7]_srl3_n_0 ),
        .Q(y_intb[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized0
   (D,
    CO,
    E,
    Q,
    aclk,
    s,
    \needs_delay.shift_register_reg[1][0] );
  output [7:0]D;
  output [0:0]CO;
  input [0:0]E;
  input [7:0]Q;
  input aclk;
  input [6:0]s;
  input \needs_delay.shift_register_reg[1][0] ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire [7:0]b_int;
  wire \needs_delay.shift_register[1][3]_i_3__2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4__2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_5__2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_6__0_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2__2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3__2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4__2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5__2_n_0 ;
  wire \needs_delay.shift_register_reg[1][0] ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__1_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__1_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__1_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__1_n_3 ;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire [6:0]s;

  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_3__2 
       (.I0(b_int[3]),
        .I1(s[2]),
        .O(\needs_delay.shift_register[1][3]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_4__2 
       (.I0(b_int[2]),
        .I1(s[1]),
        .O(\needs_delay.shift_register[1][3]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_5__2 
       (.I0(b_int[1]),
        .I1(s[0]),
        .O(\needs_delay.shift_register[1][3]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_6__0 
       (.I0(b_int[0]),
        .O(\needs_delay.shift_register[1][3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_2__2 
       (.I0(b_int[7]),
        .I1(s[6]),
        .O(\needs_delay.shift_register[1][7]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_3__2 
       (.I0(b_int[6]),
        .I1(s[5]),
        .O(\needs_delay.shift_register[1][7]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_4__2 
       (.I0(b_int[5]),
        .I1(s[4]),
        .O(\needs_delay.shift_register[1][7]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_5__2 
       (.I0(b_int[4]),
        .I1(s[3]),
        .O(\needs_delay.shift_register[1][7]_i_5__2_n_0 ));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1__1 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1__1_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1__1_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1__1_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1__1_n_3 }),
        .CYINIT(\needs_delay.shift_register_reg[1][0] ),
        .DI(b_int[3:0]),
        .O(D[3:0]),
        .S({\needs_delay.shift_register[1][3]_i_3__2_n_0 ,\needs_delay.shift_register[1][3]_i_4__2_n_0 ,\needs_delay.shift_register[1][3]_i_5__2_n_0 ,\needs_delay.shift_register[1][3]_i_6__0_n_0 }));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1__1 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1__1_n_0 ),
        .CO({CO,\needs_delay.shift_register_reg[1][7]_i_1__1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1__1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(b_int[7:4]),
        .O(D[7:4]),
        .S({\needs_delay.shift_register[1][7]_i_2__2_n_0 ,\needs_delay.shift_register[1][7]_i_3__2_n_0 ,\needs_delay.shift_register[1][7]_i_4__2_n_0 ,\needs_delay.shift_register[1][7]_i_5__2_n_0 }));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_B/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(b_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(b_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(b_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(b_int[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(b_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(b_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(b_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(b_int[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized0_4
   (D,
    \needs_delay.shift_register_reg[1][10] ,
    E,
    Q,
    aclk,
    s,
    \needs_delay.shift_register_reg[1][0] );
  output [7:0]D;
  output [0:0]\needs_delay.shift_register_reg[1][10] ;
  input [0:0]E;
  input [7:0]Q;
  input aclk;
  input [6:0]s;
  input \needs_delay.shift_register_reg[1][0] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire aclk;
  wire \needs_delay.shift_register[1][3]_i_2__2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_3__1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4__1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_5__0_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2__1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3__1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4__1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5__1_n_0 ;
  wire \needs_delay.shift_register_reg[1][0] ;
  wire [0:0]\needs_delay.shift_register_reg[1][10] ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__2_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__2_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__2_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__2_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__2_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__2_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__2_n_3 ;
  wire \needs_delay.shift_register_reg[4][0]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][1]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][2]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][3]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][4]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][5]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][6]_srl4_n_0 ;
  wire \needs_delay.shift_register_reg[4][7]_srl4_n_0 ;
  wire [7:0]r_int;
  wire [6:0]s;

  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_2__2 
       (.I0(r_int[3]),
        .I1(s[2]),
        .O(\needs_delay.shift_register[1][3]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_3__1 
       (.I0(r_int[2]),
        .I1(s[1]),
        .O(\needs_delay.shift_register[1][3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_4__1 
       (.I0(r_int[1]),
        .I1(s[0]),
        .O(\needs_delay.shift_register[1][3]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_5__0 
       (.I0(r_int[0]),
        .O(\needs_delay.shift_register[1][3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_2__1 
       (.I0(r_int[7]),
        .I1(s[6]),
        .O(\needs_delay.shift_register[1][7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_3__1 
       (.I0(r_int[6]),
        .I1(s[5]),
        .O(\needs_delay.shift_register[1][7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_4__1 
       (.I0(r_int[5]),
        .I1(s[4]),
        .O(\needs_delay.shift_register[1][7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_5__1 
       (.I0(r_int[4]),
        .I1(s[3]),
        .O(\needs_delay.shift_register[1][7]_i_5__1_n_0 ));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1__2 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1__2_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1__2_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1__2_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1__2_n_3 }),
        .CYINIT(\needs_delay.shift_register_reg[1][0] ),
        .DI(r_int[3:0]),
        .O(D[3:0]),
        .S({\needs_delay.shift_register[1][3]_i_2__2_n_0 ,\needs_delay.shift_register[1][3]_i_3__1_n_0 ,\needs_delay.shift_register[1][3]_i_4__1_n_0 ,\needs_delay.shift_register[1][3]_i_5__0_n_0 }));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1__2 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1__2_n_0 ),
        .CO({\needs_delay.shift_register_reg[1][10] ,\needs_delay.shift_register_reg[1][7]_i_1__2_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1__2_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(r_int[7:4]),
        .O(D[7:4]),
        .S({\needs_delay.shift_register[1][7]_i_2__1_n_0 ,\needs_delay.shift_register[1][7]_i_3__1_n_0 ,\needs_delay.shift_register[1][7]_i_4__1_n_0 ,\needs_delay.shift_register[1][7]_i_5__1_n_0 }));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[0]),
        .Q(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[1]),
        .Q(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[2]),
        .Q(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[3]),
        .Q(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[4]),
        .Q(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[5]),
        .Q(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[6]),
        .Q(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_R/needs_delay.shift_register_reg[4][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[4][7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(Q[7]),
        .Q(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][0]_srl4_n_0 ),
        .Q(r_int[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][1]_srl4_n_0 ),
        .Q(r_int[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][2]_srl4_n_0 ),
        .Q(r_int[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][3]_srl4_n_0 ),
        .Q(r_int[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][4]_srl4_n_0 ),
        .Q(r_int[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][5]_srl4_n_0 ),
        .Q(r_int[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][6]_srl4_n_0 ),
        .Q(r_int[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[5][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[4][7]_srl4_n_0 ),
        .Q(r_int[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delay" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized1
   (\needs_delay.shift_register_reg[1][9] ,
    \needs_delay.shift_register_reg[1][8] ,
    \needs_delay.shift_register_reg[1][7] ,
    \needs_delay.shift_register_reg[1][6] ,
    \needs_delay.shift_register_reg[1][5] ,
    \needs_delay.shift_register_reg[1][4] ,
    \needs_delay.shift_register_reg[1][3] ,
    \needs_delay.shift_register_reg[1][2] ,
    \needs_delay.shift_register_reg[1][1] ,
    \needs_delay.shift_register_reg[1][0] ,
    \needs_delay.shift_register_reg[1][9]_0 ,
    \needs_delay.shift_register_reg[1][9]_1 ,
    S,
    DI,
    E,
    s,
    aclk,
    \core_control_regs[0] );
  output \needs_delay.shift_register_reg[1][9] ;
  output \needs_delay.shift_register_reg[1][8] ;
  output \needs_delay.shift_register_reg[1][7] ;
  output \needs_delay.shift_register_reg[1][6] ;
  output \needs_delay.shift_register_reg[1][5] ;
  output \needs_delay.shift_register_reg[1][4] ;
  output \needs_delay.shift_register_reg[1][3] ;
  output \needs_delay.shift_register_reg[1][2] ;
  output \needs_delay.shift_register_reg[1][1] ;
  output \needs_delay.shift_register_reg[1][0] ;
  output [0:0]\needs_delay.shift_register_reg[1][9]_0 ;
  output [0:0]\needs_delay.shift_register_reg[1][9]_1 ;
  output [3:0]S;
  output [3:0]DI;
  input [0:0]E;
  input [9:0]s;
  input aclk;
  input [7:0]\core_control_regs[0] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[0] ;
  wire \needs_delay.shift_register_reg[1][0] ;
  wire \needs_delay.shift_register_reg[1][1] ;
  wire \needs_delay.shift_register_reg[1][2] ;
  wire \needs_delay.shift_register_reg[1][3] ;
  wire \needs_delay.shift_register_reg[1][4] ;
  wire \needs_delay.shift_register_reg[1][5] ;
  wire \needs_delay.shift_register_reg[1][6] ;
  wire \needs_delay.shift_register_reg[1][7] ;
  wire \needs_delay.shift_register_reg[1][8] ;
  wire \needs_delay.shift_register_reg[1][9] ;
  wire [0:0]\needs_delay.shift_register_reg[1][9]_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][9]_1 ;
  wire \needs_delay.shift_register_reg[2][0]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][1]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][2]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][3]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][4]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][5]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][6]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][7]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][8]_srl2_n_0 ;
  wire \needs_delay.shift_register_reg[2][9]_srl2_n_0 ;
  wire [9:0]s;

  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry__0_i_1__0
       (.I0(\needs_delay.shift_register_reg[1][8] ),
        .I1(\needs_delay.shift_register_reg[1][9] ),
        .O(\needs_delay.shift_register_reg[1][9]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_2__0
       (.I0(\needs_delay.shift_register_reg[1][8] ),
        .I1(\needs_delay.shift_register_reg[1][9] ),
        .O(\needs_delay.shift_register_reg[1][9]_1 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_1__0
       (.I0(\needs_delay.shift_register_reg[1][6] ),
        .I1(\core_control_regs[0] [6]),
        .I2(\core_control_regs[0] [7]),
        .I3(\needs_delay.shift_register_reg[1][7] ),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_2__0
       (.I0(\needs_delay.shift_register_reg[1][4] ),
        .I1(\core_control_regs[0] [4]),
        .I2(\core_control_regs[0] [5]),
        .I3(\needs_delay.shift_register_reg[1][5] ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_3__0
       (.I0(\needs_delay.shift_register_reg[1][2] ),
        .I1(\core_control_regs[0] [2]),
        .I2(\core_control_regs[0] [3]),
        .I3(\needs_delay.shift_register_reg[1][3] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_4__0
       (.I0(\needs_delay.shift_register_reg[1][0] ),
        .I1(\core_control_regs[0] [0]),
        .I2(\core_control_regs[0] [1]),
        .I3(\needs_delay.shift_register_reg[1][1] ),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5__0
       (.I0(\needs_delay.shift_register_reg[1][6] ),
        .I1(\core_control_regs[0] [6]),
        .I2(\needs_delay.shift_register_reg[1][7] ),
        .I3(\core_control_regs[0] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6__0
       (.I0(\needs_delay.shift_register_reg[1][4] ),
        .I1(\core_control_regs[0] [4]),
        .I2(\needs_delay.shift_register_reg[1][5] ),
        .I3(\core_control_regs[0] [5]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7__0
       (.I0(\needs_delay.shift_register_reg[1][2] ),
        .I1(\core_control_regs[0] [2]),
        .I2(\needs_delay.shift_register_reg[1][3] ),
        .I3(\core_control_regs[0] [3]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_8__0
       (.I0(\needs_delay.shift_register_reg[1][0] ),
        .I1(\core_control_regs[0] [0]),
        .I2(\needs_delay.shift_register_reg[1][1] ),
        .I3(\core_control_regs[0] [1]),
        .O(S[0]));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][0]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[0]),
        .Q(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[1]),
        .Q(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][2]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[2]),
        .Q(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][3]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[3]),
        .Q(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][4]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[4]),
        .Q(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][5]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[5]),
        .Q(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][6]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[6]),
        .Q(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][7]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[7]),
        .Q(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][8]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[8]),
        .Q(\needs_delay.shift_register_reg[2][8]_srl2_n_0 ));
  (* srl_bus_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2] " *) 
  (* srl_name = "U0/\rgb2ycrcb_top_inst/intcore/del_Y/needs_delay.shift_register_reg[2][9]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \needs_delay.shift_register_reg[2][9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(E),
        .CLK(aclk),
        .D(s[9]),
        .Q(\needs_delay.shift_register_reg[2][9]_srl2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][0]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][1]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][2]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][3]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][4]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][5]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][6]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][7]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][8] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][8]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[3][9] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[2][9]_srl2_n_0 ),
        .Q(\needs_delay.shift_register_reg[1][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr
   (out_s,
    p_0_in,
    Q,
    sclr,
    E,
    aclk);
  output [8:0]out_s;
  output [0:0]p_0_in;
  input [15:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [15:0]Q;
  wire aclk;
  wire \needs_delay.shift_register[1][3]_i_3__0_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4__0_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_5__1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_6_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_4 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_5 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_6 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_7 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_4 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_5 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_6 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_7 ;
  wire \needs_delay.shift_register_reg[1][8]_i_1_n_7 ;
  wire [8:0]out_s;
  wire [0:0]p_0_in;
  wire sclr;
  wire [3:0]\NLW_needs_delay.shift_register_reg[1][8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_needs_delay.shift_register_reg[1][8]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_2 
       (.I0(Q[0]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_3__0 
       (.I0(Q[11]),
        .I1(Q[3]),
        .O(\needs_delay.shift_register[1][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_4__0 
       (.I0(Q[10]),
        .I1(Q[2]),
        .O(\needs_delay.shift_register[1][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_5__1 
       (.I0(Q[9]),
        .I1(Q[1]),
        .O(\needs_delay.shift_register[1][3]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_6 
       (.I0(Q[8]),
        .O(\needs_delay.shift_register[1][3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(Q[15]),
        .I1(Q[7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(Q[14]),
        .I1(Q[6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(Q[13]),
        .I1(Q[5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(Q[12]),
        .I1(Q[4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1_n_7 ),
        .Q(out_s[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1_n_6 ),
        .Q(out_s[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1_n_5 ),
        .Q(out_s[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1_n_4 ),
        .Q(out_s[3]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1_n_3 }),
        .CYINIT(p_0_in),
        .DI(Q[11:8]),
        .O({\needs_delay.shift_register_reg[1][3]_i_1_n_4 ,\needs_delay.shift_register_reg[1][3]_i_1_n_5 ,\needs_delay.shift_register_reg[1][3]_i_1_n_6 ,\needs_delay.shift_register_reg[1][3]_i_1_n_7 }),
        .S({\needs_delay.shift_register[1][3]_i_3__0_n_0 ,\needs_delay.shift_register[1][3]_i_4__0_n_0 ,\needs_delay.shift_register[1][3]_i_5__1_n_0 ,\needs_delay.shift_register[1][3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1_n_7 ),
        .Q(out_s[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1_n_6 ),
        .Q(out_s[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1_n_5 ),
        .Q(out_s[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1_n_4 ),
        .Q(out_s[7]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1_n_0 ),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[15:12]),
        .O({\needs_delay.shift_register_reg[1][7]_i_1_n_4 ,\needs_delay.shift_register_reg[1][7]_i_1_n_5 ,\needs_delay.shift_register_reg[1][7]_i_1_n_6 ,\needs_delay.shift_register_reg[1][7]_i_1_n_7 }),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][8]_i_1_n_7 ),
        .Q(out_s[8]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][8]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CO(\NLW_needs_delay.shift_register_reg[1][8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_needs_delay.shift_register_reg[1][8]_i_1_O_UNCONNECTED [3:1],\needs_delay.shift_register_reg[1][8]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr_11
   (out_s,
    Q,
    sclr,
    E,
    aclk,
    p_0_in);
  output [8:0]out_s;
  input [14:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;
  input [0:0]p_0_in;

  wire [0:0]E;
  wire [14:0]Q;
  wire aclk;
  wire \needs_delay.shift_register[1][3]_i_2__1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_5_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2__0_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3__0_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4__0_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5__0_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_3 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_4 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_5 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_6 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1__0_n_7 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_4 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_5 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_6 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1__0_n_7 ;
  wire \needs_delay.shift_register_reg[1][8]_i_1__0_n_7 ;
  wire [8:0]out_s;
  wire [0:0]p_0_in;
  wire sclr;
  wire [3:0]\NLW_needs_delay.shift_register_reg[1][8]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_needs_delay.shift_register_reg[1][8]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_2__1 
       (.I0(Q[10]),
        .I1(Q[2]),
        .O(\needs_delay.shift_register[1][3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_3 
       (.I0(Q[9]),
        .I1(Q[1]),
        .O(\needs_delay.shift_register[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][3]_i_4 
       (.I0(Q[8]),
        .I1(Q[0]),
        .O(\needs_delay.shift_register[1][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_5 
       (.I0(Q[7]),
        .O(\needs_delay.shift_register[1][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_2__0 
       (.I0(Q[14]),
        .I1(Q[6]),
        .O(\needs_delay.shift_register[1][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_3__0 
       (.I0(Q[13]),
        .I1(Q[5]),
        .O(\needs_delay.shift_register[1][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_4__0 
       (.I0(Q[12]),
        .I1(Q[4]),
        .O(\needs_delay.shift_register[1][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \needs_delay.shift_register[1][7]_i_5__0 
       (.I0(Q[11]),
        .I1(Q[3]),
        .O(\needs_delay.shift_register[1][7]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1__0_n_7 ),
        .Q(out_s[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1__0_n_6 ),
        .Q(out_s[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1__0_n_5 ),
        .Q(out_s[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][3]_i_1__0_n_4 ),
        .Q(out_s[3]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1__0 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1__0_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_3 }),
        .CYINIT(p_0_in),
        .DI(Q[10:7]),
        .O({\needs_delay.shift_register_reg[1][3]_i_1__0_n_4 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_5 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_6 ,\needs_delay.shift_register_reg[1][3]_i_1__0_n_7 }),
        .S({\needs_delay.shift_register[1][3]_i_2__1_n_0 ,\needs_delay.shift_register[1][3]_i_3_n_0 ,\needs_delay.shift_register[1][3]_i_4_n_0 ,\needs_delay.shift_register[1][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1__0_n_7 ),
        .Q(out_s[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1__0_n_6 ),
        .Q(out_s[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1__0_n_5 ),
        .Q(out_s[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][7]_i_1__0_n_4 ),
        .Q(out_s[7]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1__0 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1__0_n_0 ),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1__0_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[14:11]),
        .O({\needs_delay.shift_register_reg[1][7]_i_1__0_n_4 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_5 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_6 ,\needs_delay.shift_register_reg[1][7]_i_1__0_n_7 }),
        .S({\needs_delay.shift_register[1][7]_i_2__0_n_0 ,\needs_delay.shift_register[1][7]_i_3__0_n_0 ,\needs_delay.shift_register[1][7]_i_4__0_n_0 ,\needs_delay.shift_register[1][7]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(\needs_delay.shift_register_reg[1][8]_i_1__0_n_7 ),
        .Q(out_s[8]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][8]_i_1__0 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1__0_n_0 ),
        .CO(\NLW_needs_delay.shift_register_reg[1][8]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_needs_delay.shift_register_reg[1][8]_i_1__0_O_UNCONNECTED [3:1],\needs_delay.shift_register_reg[1][8]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized0
   (c,
    E,
    aclk,
    sclr,
    s,
    \core_control_regs[9] );
  output [25:0]c;
  input [0:0]E;
  input aclk;
  input sclr;
  input [8:0]s;
  input [16:0]\core_control_regs[9] ;

  wire [0:0]E;
  wire aclk;
  wire [25:0]c;
  wire [16:0]\core_control_regs[9] ;
  wire [8:0]s;
  wire sclr;
  wire \NLW_needs_delay.shift_register_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_needs_delay.shift_register_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_needs_delay.shift_register_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_needs_delay.shift_register_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_needs_delay.shift_register_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:26]\NLW_needs_delay.shift_register_reg[2]_P_UNCONNECTED ;
  wire [47:0]\NLW_needs_delay.shift_register_reg[2]_PCOUT_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \needs_delay.shift_register_reg[2] 
       (.A({\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] [16],\core_control_regs[9] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_needs_delay.shift_register_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({s[8],s[8],s[8],s[8],s[8],s[8],s[8],s[8],s[8],s}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_needs_delay.shift_register_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_needs_delay.shift_register_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_needs_delay.shift_register_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(aclk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_needs_delay.shift_register_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_needs_delay.shift_register_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\NLW_needs_delay.shift_register_reg[2]_P_UNCONNECTED [47:26],c}),
        .PATTERNBDETECT(\NLW_needs_delay.shift_register_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_needs_delay.shift_register_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_needs_delay.shift_register_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(\NLW_needs_delay.shift_register_reg[2]_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1
   (\needs_delay.shift_register_reg[1][7]_0 ,
    Q,
    \needs_delay.shift_register_reg[1][7]_1 ,
    \needs_delay.shift_register_reg[1][7]_2 ,
    \core_control_regs[1] ,
    sclr,
    E,
    D,
    aclk);
  output [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  output [8:0]Q;
  output [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  output [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  input [7:0]\core_control_regs[1] ;
  input sclr;
  input [0:0]E;
  input [9:0]D;
  input aclk;

  wire [9:0]D;
  wire [0:0]E;
  wire [8:0]Q;
  wire aclk;
  wire [7:0]\core_control_regs[1] ;
  wire [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire sclr;

  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry__0_i_1__0
       (.I0(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .I1(Q[8]),
        .O(\needs_delay.shift_register_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_1__0
       (.I0(\core_control_regs[1] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\core_control_regs[1] [7]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2__0
       (.I0(\core_control_regs[1] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\core_control_regs[1] [5]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__0
       (.I0(\core_control_regs[1] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\core_control_regs[1] [3]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4__0
       (.I0(\core_control_regs[1] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\core_control_regs[1] [1]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5__0
       (.I0(\core_control_regs[1] [6]),
        .I1(Q[6]),
        .I2(\core_control_regs[1] [7]),
        .I3(Q[7]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6__0
       (.I0(\core_control_regs[1] [4]),
        .I1(Q[4]),
        .I2(\core_control_regs[1] [5]),
        .I3(Q[5]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__0
       (.I0(\core_control_regs[1] [2]),
        .I1(Q[2]),
        .I2(\core_control_regs[1] [3]),
        .I3(Q[3]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8__0
       (.I0(\core_control_regs[1] [0]),
        .I1(Q[0]),
        .I2(\core_control_regs[1] [1]),
        .I3(Q[1]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[8]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_12
   (DI,
    S,
    \needs_delay.shift_register_reg[1][7]_0 ,
    Q,
    \needs_delay.shift_register_reg[1][7]_1 ,
    \needs_delay.shift_register_reg[1][7]_2 ,
    \needs_delay.shift_register_reg[1][9]_0 ,
    \needs_delay.shift_register_reg[1][9]_1 ,
    p,
    \core_control_regs[5] ,
    \core_control_regs[4] ,
    sclr,
    E,
    D,
    aclk);
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  output [8:0]Q;
  output [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  output [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  output [3:0]\needs_delay.shift_register_reg[1][9]_0 ;
  output [3:0]\needs_delay.shift_register_reg[1][9]_1 ;
  input [9:0]p;
  input [7:0]\core_control_regs[5] ;
  input [7:0]\core_control_regs[4] ;
  input sclr;
  input [0:0]E;
  input [9:0]D;
  input aclk;

  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[4] ;
  wire [7:0]\core_control_regs[5] ;
  wire [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  wire [3:0]\needs_delay.shift_register_reg[1][9]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][9]_1 ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire [9:0]p;
  wire sclr;

  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry__0_i_1__2
       (.I0(p[8]),
        .I1(p[9]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_2__2
       (.I0(p[8]),
        .I1(p[9]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_1__2
       (.I0(p[6]),
        .I1(\core_control_regs[4] [6]),
        .I2(\core_control_regs[4] [7]),
        .I3(p[7]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_2__2
       (.I0(p[4]),
        .I1(\core_control_regs[4] [4]),
        .I2(\core_control_regs[4] [5]),
        .I3(p[5]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_3__2
       (.I0(p[2]),
        .I1(\core_control_regs[4] [2]),
        .I2(\core_control_regs[4] [3]),
        .I3(p[3]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_4__2
       (.I0(p[0]),
        .I1(\core_control_regs[4] [0]),
        .I2(\core_control_regs[4] [1]),
        .I3(p[1]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5__2
       (.I0(p[6]),
        .I1(\core_control_regs[4] [6]),
        .I2(p[7]),
        .I3(\core_control_regs[4] [7]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6__2
       (.I0(p[4]),
        .I1(\core_control_regs[4] [4]),
        .I2(p[5]),
        .I3(\core_control_regs[4] [5]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7__2
       (.I0(p[2]),
        .I1(\core_control_regs[4] [2]),
        .I2(p[3]),
        .I3(\core_control_regs[4] [3]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_8__2
       (.I0(p[0]),
        .I1(\core_control_regs[4] [0]),
        .I2(p[1]),
        .I3(\core_control_regs[4] [1]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry__0_i_1__2
       (.I0(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .I1(Q[8]),
        .O(\needs_delay.shift_register_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_1__2
       (.I0(\core_control_regs[5] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\core_control_regs[5] [7]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2__2
       (.I0(\core_control_regs[5] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\core_control_regs[5] [5]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__2
       (.I0(\core_control_regs[5] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\core_control_regs[5] [3]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4__2
       (.I0(\core_control_regs[5] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\core_control_regs[5] [1]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5__2
       (.I0(\core_control_regs[5] [6]),
        .I1(Q[6]),
        .I2(\core_control_regs[5] [7]),
        .I3(Q[7]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6__2
       (.I0(\core_control_regs[5] [4]),
        .I1(Q[4]),
        .I2(\core_control_regs[5] [5]),
        .I3(Q[5]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__2
       (.I0(\core_control_regs[5] [2]),
        .I1(Q[2]),
        .I2(\core_control_regs[5] [3]),
        .I3(Q[3]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8__2
       (.I0(\core_control_regs[5] [0]),
        .I1(Q[0]),
        .I2(\core_control_regs[5] [1]),
        .I3(Q[1]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[8]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_13
   (DI,
    S,
    \needs_delay.shift_register_reg[1][7]_0 ,
    Q,
    \needs_delay.shift_register_reg[1][7]_1 ,
    \needs_delay.shift_register_reg[1][7]_2 ,
    \needs_delay.shift_register_reg[1][9]_0 ,
    \needs_delay.shift_register_reg[1][9]_1 ,
    p,
    \core_control_regs[3] ,
    \core_control_regs[2] ,
    sclr,
    E,
    D,
    aclk);
  output [0:0]DI;
  output [0:0]S;
  output [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  output [8:0]Q;
  output [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  output [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  output [3:0]\needs_delay.shift_register_reg[1][9]_0 ;
  output [3:0]\needs_delay.shift_register_reg[1][9]_1 ;
  input [9:0]p;
  input [7:0]\core_control_regs[3] ;
  input [7:0]\core_control_regs[2] ;
  input sclr;
  input [0:0]E;
  input [9:0]D;
  input aclk;

  wire [9:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[2] ;
  wire [7:0]\core_control_regs[3] ;
  wire [0:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_2 ;
  wire [3:0]\needs_delay.shift_register_reg[1][9]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][9]_1 ;
  wire \needs_delay.shift_register_reg_n_0_[1][8] ;
  wire [9:0]p;
  wire sclr;

  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry__0_i_1__1
       (.I0(p[8]),
        .I1(p[9]),
        .O(DI));
  LUT2 #(
    .INIT(4'h1)) 
    gtOp_carry__0_i_2__1
       (.I0(p[8]),
        .I1(p[9]),
        .O(S));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_1__1
       (.I0(p[6]),
        .I1(\core_control_regs[2] [6]),
        .I2(\core_control_regs[2] [7]),
        .I3(p[7]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_2__1
       (.I0(p[4]),
        .I1(\core_control_regs[2] [4]),
        .I2(\core_control_regs[2] [5]),
        .I3(p[5]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_3__1
       (.I0(p[2]),
        .I1(\core_control_regs[2] [2]),
        .I2(\core_control_regs[2] [3]),
        .I3(p[3]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    gtOp_carry_i_4__1
       (.I0(p[0]),
        .I1(\core_control_regs[2] [0]),
        .I2(\core_control_regs[2] [1]),
        .I3(p[1]),
        .O(\needs_delay.shift_register_reg[1][9]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_5__1
       (.I0(p[6]),
        .I1(\core_control_regs[2] [6]),
        .I2(p[7]),
        .I3(\core_control_regs[2] [7]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_6__1
       (.I0(p[4]),
        .I1(\core_control_regs[2] [4]),
        .I2(p[5]),
        .I3(\core_control_regs[2] [5]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_7__1
       (.I0(p[2]),
        .I1(\core_control_regs[2] [2]),
        .I2(p[3]),
        .I3(\core_control_regs[2] [3]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    gtOp_carry_i_8__1
       (.I0(p[0]),
        .I1(\core_control_regs[2] [0]),
        .I2(p[1]),
        .I3(\core_control_regs[2] [1]),
        .O(\needs_delay.shift_register_reg[1][9]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry__0_i_1__1
       (.I0(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .I1(Q[8]),
        .O(\needs_delay.shift_register_reg[1][7]_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_1__1
       (.I0(\core_control_regs[3] [6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(\core_control_regs[3] [7]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_2__1
       (.I0(\core_control_regs[3] [4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\core_control_regs[3] [5]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_3__1
       (.I0(\core_control_regs[3] [2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\core_control_regs[3] [3]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    ltOp_carry_i_4__1
       (.I0(\core_control_regs[3] [0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\core_control_regs[3] [1]),
        .O(\needs_delay.shift_register_reg[1][7]_2 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_5__1
       (.I0(\core_control_regs[3] [6]),
        .I1(Q[6]),
        .I2(\core_control_regs[3] [7]),
        .I3(Q[7]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_6__1
       (.I0(\core_control_regs[3] [4]),
        .I1(Q[4]),
        .I2(\core_control_regs[3] [5]),
        .I3(Q[5]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_7__1
       (.I0(\core_control_regs[3] [2]),
        .I1(Q[2]),
        .I2(\core_control_regs[3] [3]),
        .I3(Q[3]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ltOp_carry_i_8__1
       (.I0(\core_control_regs[3] [0]),
        .I1(Q[0]),
        .I2(\core_control_regs[3] [1]),
        .I3(Q[1]),
        .O(\needs_delay.shift_register_reg[1][7]_1 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(\needs_delay.shift_register_reg_n_0_[1][8] ),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[8]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_14
   (da,
    sclr,
    E,
    D,
    aclk);
  output [7:0]da;
  input sclr;
  input [0:0]E;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire aclk;
  wire [7:0]da;
  wire sclr;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(da[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(da[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(da[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(da[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(da[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(da[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(da[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(da[7]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_15
   (da,
    sclr,
    E,
    D,
    aclk);
  output [7:0]da;
  input sclr;
  input [0:0]E;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire aclk;
  wire [7:0]da;
  wire sclr;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(da[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(da[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(da[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(da[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(da[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(da[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(da[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(da[7]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_16
   (da,
    sclr,
    E,
    D,
    aclk);
  output [7:0]da;
  input sclr;
  input [0:0]E;
  input [7:0]D;
  input aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire aclk;
  wire [7:0]da;
  wire sclr;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(da[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(da[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(da[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(da[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(da[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(da[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(da[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(da[7]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_17
   (a,
    D,
    \needs_delay.shift_register_reg[1][10] ,
    \needs_delay.shift_register_reg[1][3]_0 ,
    Q,
    p,
    CO,
    \needs_delay.shift_register_reg[5][7] ,
    out,
    sclr,
    E,
    plusOp,
    aclk);
  output [1:0]a;
  output [2:0]D;
  output [2:0]\needs_delay.shift_register_reg[1][10] ;
  output \needs_delay.shift_register_reg[1][3]_0 ;
  output [9:0]Q;
  input [1:0]p;
  input [0:0]CO;
  input [0:0]\needs_delay.shift_register_reg[5][7] ;
  input [2:0]out;
  input sclr;
  input [0:0]E;
  input [9:0]plusOp;
  input aclk;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [1:0]a;
  wire aclk;
  wire \needs_delay.shift_register[1][10]_i_2__0_n_0 ;
  wire \needs_delay.shift_register[1][10]_i_2__1_n_0 ;
  wire \needs_delay.shift_register[1][10]_i_3__0_n_0 ;
  wire \needs_delay.shift_register[1][10]_i_3_n_0 ;
  wire [2:0]\needs_delay.shift_register_reg[1][10] ;
  wire \needs_delay.shift_register_reg[1][10]_i_1__0_n_2 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1__0_n_3 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][3]_0 ;
  wire [0:0]\needs_delay.shift_register_reg[5][7] ;
  wire [2:0]out;
  wire [1:0]p;
  wire [9:0]plusOp;
  wire sclr;
  wire [3:2]\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_needs_delay.shift_register_reg[1][10]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][10]_i_1__0_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][10]_i_2__0 
       (.I0(out[2]),
        .O(\needs_delay.shift_register[1][10]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][10]_i_2__1 
       (.I0(out[2]),
        .O(\needs_delay.shift_register[1][10]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][10]_i_3 
       (.I0(out[1]),
        .O(\needs_delay.shift_register[1][10]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][10]_i_3__0 
       (.I0(out[1]),
        .O(\needs_delay.shift_register[1][10]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][3]_i_2__0 
       (.I0(out[0]),
        .O(\needs_delay.shift_register_reg[1][3]_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \needs_delay.shift_register[1][3]_i_5__3 
       (.I0(p[0]),
        .O(a[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \needs_delay.shift_register[1][9]_i_3 
       (.I0(p[1]),
        .O(a[1]));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(sclr));
  CARRY4 \needs_delay.shift_register_reg[1][10]_i_1 
       (.CI(CO),
        .CO({\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED [3:2],\needs_delay.shift_register_reg[1][10]_i_1_n_2 ,\needs_delay.shift_register_reg[1][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED [3],D}),
        .S({1'b0,1'b1,\needs_delay.shift_register[1][10]_i_2__0_n_0 ,\needs_delay.shift_register[1][10]_i_3__0_n_0 }));
  CARRY4 \needs_delay.shift_register_reg[1][10]_i_1__0 
       (.CI(\needs_delay.shift_register_reg[5][7] ),
        .CO({\NLW_needs_delay.shift_register_reg[1][10]_i_1__0_CO_UNCONNECTED [3:2],\needs_delay.shift_register_reg[1][10]_i_1__0_n_2 ,\needs_delay.shift_register_reg[1][10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_needs_delay.shift_register_reg[1][10]_i_1__0_O_UNCONNECTED [3],\needs_delay.shift_register_reg[1][10] }),
        .S({1'b0,1'b1,\needs_delay.shift_register[1][10]_i_2__1_n_0 ,\needs_delay.shift_register[1][10]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2
   (SR,
    Q,
    resetn_out,
    E,
    plusOp,
    aclk);
  output [0:0]SR;
  output [10:0]Q;
  input resetn_out;
  input [0:0]E;
  input [10:0]plusOp;
  input aclk;

  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire [10:0]plusOp;
  wire resetn_out;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(plusOp[9]),
        .Q(Q[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    sof_late_i_i_1
       (.I0(resetn_out),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2_7
   (Q,
    sclr,
    E,
    D,
    aclk);
  output [10:0]Q;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire aclk;
  wire sclr;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "delay_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2_9
   (Q,
    sclr,
    E,
    D,
    aclk);
  output [10:0]Q;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire aclk;
  wire sclr;

  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][0] 
       (.C(aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][10] 
       (.C(aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][1] 
       (.C(aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][2] 
       (.C(aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][3] 
       (.C(aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][4] 
       (.C(aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][5] 
       (.C(aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][6] 
       (.C(aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][7] 
       (.C(aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][8] 
       (.C(aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(sclr));
  FDRE #(
    .INIT(1'b0)) 
    \needs_delay.shift_register_reg[1][9] 
       (.C(aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(sclr));
endmodule

(* ORIG_REF_NAME = "dp_ram" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_dp_ram
   (\read_ptr_int_reg[3] ,
    ADDRA,
    O23,
    Q,
    \genr_control_regs[0] ,
    aclken,
    m_axis_video_tready,
    axi_fifo_empty,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ,
    aclk,
    wen,
    da,
    \write_ptr_int_reg[3] );
  output \read_ptr_int_reg[3] ;
  output [3:0]ADDRA;
  output [25:0]O23;
  input [3:0]Q;
  input [0:0]\genr_control_regs[0] ;
  input aclken;
  input m_axis_video_tready;
  input axi_fifo_empty;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  input aclk;
  input wen;
  input [25:0]da;
  input [3:0]\write_ptr_int_reg[3] ;

  wire [3:0]ADDRA;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ;
  wire \GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 ;
  wire [25:0]O23;
  wire [3:0]Q;
  wire aclk;
  wire aclken;
  wire axi_fifo_empty;
  wire [25:0]da;
  wire [0:0]\genr_control_regs[0] ;
  wire m_axis_video_tready;
  wire \read_ptr_int_reg[3] ;
  wire wen;
  wire [3:0]\write_ptr_int_reg[3] ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[1:0]),
        .DIB(da[3:2]),
        .DIC(da[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 }),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  LUT3 #(
    .INIT(8'h6A)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2__0 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\read_ptr_int_reg[3] ),
        .O(ADDRA[3]));
  LUT6 #(
    .INIT(64'hAAAAA6AAAAAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(axi_fifo_empty),
        .I3(m_axis_video_tready),
        .I4(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ),
        .I5(Q[0]),
        .O(ADDRA[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAA6AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\genr_control_regs[0] ),
        .I3(aclken),
        .I4(m_axis_video_tready),
        .I5(axi_fifo_empty),
        .O(ADDRA[1]));
  LUT5 #(
    .INIT(32'h9AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5__0 
       (.I0(Q[0]),
        .I1(axi_fifo_empty),
        .I2(m_axis_video_tready),
        .I3(aclken),
        .I4(\genr_control_regs[0] ),
        .O(ADDRA[0]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6__0 
       (.I0(Q[0]),
        .I1(\genr_control_regs[0] ),
        .I2(aclken),
        .I3(m_axis_video_tready),
        .I4(axi_fifo_empty),
        .I5(Q[1]),
        .O(\read_ptr_int_reg[3] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[13:12]),
        .DIB(da[15:14]),
        .DIC(da[17:16]),
        .DID({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5 }),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_18_23 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[19:18]),
        .DIB(da[21:20]),
        .DIC(da[23:22]),
        .DID({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5 }),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_24_25 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[25:24]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1 }),
        .DOB(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,ADDRA}),
        .ADDRB({1'b0,ADDRA}),
        .ADDRC({1'b0,ADDRA}),
        .ADDRD({1'b0,\write_ptr_int_reg[3] }),
        .DIA(da[7:6]),
        .DIB(da[9:8]),
        .DIC(da[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 }),
        .DOB({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 }),
        .DOC({\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ,\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 }),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(wen));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_1 ),
        .Q(O23[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_5 ),
        .Q(O23[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_4 ),
        .Q(O23[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_1 ),
        .Q(O23[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_0 ),
        .Q(O23[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_3 ),
        .Q(O23[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_2 ),
        .Q(O23[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_5 ),
        .Q(O23[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_12_17_n_4 ),
        .Q(O23[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_1 ),
        .Q(O23[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_0 ),
        .Q(O23[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_0 ),
        .Q(O23[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_3 ),
        .Q(O23[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_2 ),
        .Q(O23[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_5 ),
        .Q(O23[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_18_23_n_4 ),
        .Q(O23[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_1 ),
        .Q(O23[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_24_25_n_0 ),
        .Q(O23[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_3 ),
        .Q(O23[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_2 ),
        .Q(O23[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_5 ),
        .Q(O23[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_0_5_n_4 ),
        .Q(O23[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_1 ),
        .Q(O23[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_0 ),
        .Q(O23[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_3 ),
        .Q(O23[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\GenerateDoutWriteFirstA.mem_reg_0_15_6_11_n_2 ),
        .Q(O23[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dp_ram" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_dp_ram_18
   (D,
    \read_ptr_reg[0] ,
    p_0_in,
    reg_update,
    sof_late_i_reg,
    Q,
    vid_empty,
    fifo_rd_i_reg,
    depth_match_reg,
    resetn_out,
    \genr_control_regs[0] ,
    aclken,
    s_axis_video_tvalid,
    s_axis_video_tready,
    aclk,
    da,
    \write_ptr_reg[3] );
  output [3:0]D;
  output \read_ptr_reg[0] ;
  output p_0_in;
  output reg_update;
  output [25:0]sof_late_i_reg;
  input [3:0]Q;
  input vid_empty;
  input fifo_rd_i_reg;
  input depth_match_reg;
  input resetn_out;
  input [1:0]\genr_control_regs[0] ;
  input aclken;
  input s_axis_video_tvalid;
  input s_axis_video_tready;
  input aclk;
  input [25:0]da;
  input [3:0]\write_ptr_reg[3] ;

  wire [3:0]D;
  wire [3:0]Q;
  wire aclk;
  wire aclken;
  wire [25:0]da;
  wire depth_match_reg;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire p_0_in;
  wire [25:0]p_2_out;
  wire \read_ptr_reg[0] ;
  wire reg_update;
  wire resetn_out;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire [25:0]sof_late_i_reg;
  wire vid_empty;
  wire [3:0]\write_ptr_reg[3] ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED ;
  wire [1:0]\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,\write_ptr_reg[3] }),
        .DIA(da[1:0]),
        .DIB(da[3:2]),
        .DIC(da[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[1:0]),
        .DOB(p_2_out[3:2]),
        .DOC(p_2_out[5:4]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(p_0_in));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_1__0 
       (.I0(depth_match_reg),
        .I1(resetn_out),
        .I2(\genr_control_regs[0] [0]),
        .I3(aclken),
        .I4(s_axis_video_tvalid),
        .I5(s_axis_video_tready),
        .O(p_0_in));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\read_ptr_reg[0] ),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\read_ptr_reg[0] ),
        .I3(Q[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_4 
       (.I0(Q[1]),
        .I1(\read_ptr_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_5 
       (.I0(Q[0]),
        .I1(\read_ptr_reg[0] ),
        .O(D[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_0_5_i_6 
       (.I0(vid_empty),
        .I1(fifo_rd_i_reg),
        .O(\read_ptr_reg[0] ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,\write_ptr_reg[3] }),
        .DIA(da[13:12]),
        .DIB(da[15:14]),
        .DIC(da[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[13:12]),
        .DOB(p_2_out[15:14]),
        .DOC(p_2_out[17:16]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_18_23 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,\write_ptr_reg[3] }),
        .DIA(da[19:18]),
        .DIB(da[21:20]),
        .DIC(da[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[19:18]),
        .DOB(p_2_out[21:20]),
        .DOC(p_2_out[23:22]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_24_25 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,\write_ptr_reg[3] }),
        .DIA(da[25:24]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[25:24]),
        .DOB(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOB_UNCONNECTED [1:0]),
        .DOC(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_24_25_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(p_0_in));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \GenerateDoutWriteFirstA.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,D}),
        .ADDRB({1'b0,D}),
        .ADDRC({1'b0,D}),
        .ADDRD({1'b0,\write_ptr_reg[3] }),
        .DIA(da[7:6]),
        .DIB(da[9:8]),
        .DIC(da[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(p_2_out[7:6]),
        .DOB(p_2_out[9:8]),
        .DOC(p_2_out[11:10]),
        .DOD(\NLW_GenerateDoutWriteFirstA.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(aclk),
        .WE(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[0]),
        .Q(sof_late_i_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[10]),
        .Q(sof_late_i_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[11]),
        .Q(sof_late_i_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[12]),
        .Q(sof_late_i_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[13]),
        .Q(sof_late_i_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[14]),
        .Q(sof_late_i_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[15]),
        .Q(sof_late_i_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[16]),
        .Q(sof_late_i_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[17]),
        .Q(sof_late_i_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[18]),
        .Q(sof_late_i_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[19]),
        .Q(sof_late_i_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[1]),
        .Q(sof_late_i_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[20]),
        .Q(sof_late_i_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[21]),
        .Q(sof_late_i_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[22]),
        .Q(sof_late_i_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[23]),
        .Q(sof_late_i_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[24]),
        .Q(sof_late_i_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[25]),
        .Q(sof_late_i_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[2]),
        .Q(sof_late_i_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[3]),
        .Q(sof_late_i_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[4]),
        .Q(sof_late_i_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[5]),
        .Q(sof_late_i_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[6]),
        .Q(sof_late_i_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[7]),
        .Q(sof_late_i_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[8]),
        .Q(sof_late_i_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GenerateDoutWriteFirstB.t_qb_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_2_out[9]),
        .Q(sof_late_i_reg[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    U_VIDEO_CTRL_i_1
       (.I0(sof_late_i_reg[25]),
        .I1(\genr_control_regs[0] [1]),
        .O(reg_update));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "9" *) 
(* IWIDTHB = "17" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "26" *) 
(* ROUND_MODE = "0" *) (* downgradeipidentifiedwarnings = "yes" *) (* mult_style = "pipe_block" *) 
(* register_balancing = "yes" *) (* use_dsp = "yes" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [8:0]a;
  input [16:0]b;
  input [25:0]c;
  output [25:0]p;
  input clk;
  input ce;
  input sclr;

  wire [8:0]a;
  wire [16:0]b;
  wire [25:0]c;
  wire ce;
  wire clk;
  wire [25:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mac_reg
       (.A({b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[8],a[8],a[8],a[8],a[8],a[8],a[8],a[8],a[8],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c[25],c}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:26],p}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "11" *) 
(* IWIDTHB = "17" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "12" *) 
(* ROUND_MODE = "0" *) (* downgradeipidentifiedwarnings = "yes" *) (* mult_style = "pipe_block" *) 
(* register_balancing = "yes" *) (* use_dsp = "yes" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac__parameterized0
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [10:0]a;
  input [16:0]b;
  input [11:0]c;
  output [11:0]p;
  input clk;
  input ce;
  input sclr;

  wire [10:0]a;
  wire [16:0]b;
  wire [11:0]c;
  wire ce;
  wire clk;
  wire mac_reg_n_100;
  wire mac_reg_n_101;
  wire mac_reg_n_102;
  wire mac_reg_n_103;
  wire mac_reg_n_104;
  wire mac_reg_n_105;
  wire mac_reg_n_90;
  wire mac_reg_n_91;
  wire mac_reg_n_92;
  wire mac_reg_n_93;
  wire mac_reg_n_94;
  wire mac_reg_n_95;
  wire mac_reg_n_96;
  wire mac_reg_n_97;
  wire mac_reg_n_98;
  wire mac_reg_n_99;
  wire [11:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mac_reg
       (.A({b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[10],a[10],a[10],a[10],a[10],a[10],a[10],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p,mac_reg_n_90,mac_reg_n_91,mac_reg_n_92,mac_reg_n_93,mac_reg_n_94,mac_reg_n_95,mac_reg_n_96,mac_reg_n_97,mac_reg_n_98,mac_reg_n_99,mac_reg_n_100,mac_reg_n_101,mac_reg_n_102,mac_reg_n_103,mac_reg_n_104,mac_reg_n_105}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* CREG = "0" *) (* HAS_C = "1" *) (* IWIDTHA = "11" *) 
(* IWIDTHB = "17" *) (* ORIG_REF_NAME = "mac" *) (* OWIDTH = "12" *) 
(* ROUND_MODE = "0" *) (* downgradeipidentifiedwarnings = "yes" *) (* mult_style = "pipe_block" *) 
(* register_balancing = "yes" *) (* use_dsp = "yes" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac__parameterized0__1
   (a,
    b,
    c,
    p,
    clk,
    ce,
    sclr);
  input [10:0]a;
  input [16:0]b;
  input [11:0]c;
  output [11:0]p;
  input clk;
  input ce;
  input sclr;

  wire [10:0]a;
  wire [16:0]b;
  wire [11:0]c;
  wire ce;
  wire clk;
  wire mac_reg_n_100;
  wire mac_reg_n_101;
  wire mac_reg_n_102;
  wire mac_reg_n_103;
  wire mac_reg_n_104;
  wire mac_reg_n_105;
  wire mac_reg_n_90;
  wire mac_reg_n_91;
  wire mac_reg_n_92;
  wire mac_reg_n_93;
  wire mac_reg_n_94;
  wire mac_reg_n_95;
  wire mac_reg_n_96;
  wire mac_reg_n_97;
  wire mac_reg_n_98;
  wire mac_reg_n_99;
  wire [11:0]p;
  wire sclr;
  wire NLW_mac_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mac_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mac_reg_OVERFLOW_UNCONNECTED;
  wire NLW_mac_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mac_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_mac_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mac_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mac_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mac_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_mac_reg_P_UNCONNECTED;
  wire [47:0]NLW_mac_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mac_reg
       (.A({b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b[16],b}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mac_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({a[10],a[10],a[10],a[10],a[10],a[10],a[10],a}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mac_reg_BCOUT_UNCONNECTED[17:0]),
        .C({c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c[11],c,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mac_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mac_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ce),
        .CEP(ce),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mac_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mac_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_mac_reg_P_UNCONNECTED[47:28],p,mac_reg_n_90,mac_reg_n_91,mac_reg_n_92,mac_reg_n_93,mac_reg_n_94,mac_reg_n_95,mac_reg_n_96,mac_reg_n_97,mac_reg_n_98,mac_reg_n_99,mac_reg_n_100,mac_reg_n_101,mac_reg_n_102,mac_reg_n_103,mac_reg_n_104,mac_reg_n_105}),
        .PATTERNBDETECT(NLW_mac_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mac_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_mac_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(sclr),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(sclr),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(sclr),
        .RSTP(sclr),
        .UNDERFLOW(NLW_mac_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "max_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat
   (\needs_delay.shift_register_reg[1][7] ,
    Q,
    S,
    DI,
    p,
    \core_control_regs[3] ,
    sclr,
    E,
    aclk,
    \core_control_regs[2] );
  output [0:0]\needs_delay.shift_register_reg[1][7] ;
  output [8:0]Q;
  output [3:0]S;
  output [3:0]DI;
  input [9:0]p;
  input [7:0]\core_control_regs[3] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[2] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[2] ;
  wire [7:0]\core_control_regs[3] ;
  wire gtOp_carry__0_n_3;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \needs_delay.shift_register[1][0]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][1]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][2]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][4]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][5]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][6]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][8]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][9]_i_1_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][7] ;
  wire [9:0]p;
  wire reg_n_0;
  wire reg_n_1;
  wire reg_n_20;
  wire reg_n_21;
  wire reg_n_22;
  wire reg_n_23;
  wire reg_n_24;
  wire reg_n_25;
  wire reg_n_26;
  wire reg_n_27;
  wire sclr;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_gtOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;

  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({reg_n_24,reg_n_25,reg_n_26,reg_n_27}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({reg_n_20,reg_n_21,reg_n_22,reg_n_23}));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({NLW_gtOp_carry__0_CO_UNCONNECTED[3:1],gtOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,reg_n_0}),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,reg_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[2] [0]),
        .I1(p[0]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[2] [1]),
        .I1(p[1]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[2] [2]),
        .I1(p[2]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[2] [3]),
        .I1(p[3]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[2] [4]),
        .I1(p[4]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[2] [5]),
        .I1(p[5]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[2] [6]),
        .I1(p[6]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[2] [7]),
        .I1(p[7]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][8]_i_1 
       (.I0(p[8]),
        .I1(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][9]_i_1 
       (.I0(p[9]),
        .I1(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][9]_i_1_n_0 ));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_13 \reg 
       (.D({\needs_delay.shift_register[1][9]_i_1_n_0 ,\needs_delay.shift_register[1][8]_i_1_n_0 ,\needs_delay.shift_register[1][7]_i_1_n_0 ,\needs_delay.shift_register[1][6]_i_1_n_0 ,\needs_delay.shift_register[1][5]_i_1_n_0 ,\needs_delay.shift_register[1][4]_i_1_n_0 ,\needs_delay.shift_register[1][3]_i_1_n_0 ,\needs_delay.shift_register[1][2]_i_1_n_0 ,\needs_delay.shift_register[1][1]_i_1_n_0 ,\needs_delay.shift_register[1][0]_i_1_n_0 }),
        .DI(reg_n_0),
        .E(E),
        .Q(Q),
        .S(reg_n_1),
        .aclk(aclk),
        .\core_control_regs[2] (\core_control_regs[2] ),
        .\core_control_regs[3] (\core_control_regs[3] ),
        .\needs_delay.shift_register_reg[1][7]_0 (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[1][7]_1 (S),
        .\needs_delay.shift_register_reg[1][7]_2 (DI),
        .\needs_delay.shift_register_reg[1][9]_0 ({reg_n_20,reg_n_21,reg_n_22,reg_n_23}),
        .\needs_delay.shift_register_reg[1][9]_1 ({reg_n_24,reg_n_25,reg_n_26,reg_n_27}),
        .p(p),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "max_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat_2
   (\needs_delay.shift_register_reg[1][7] ,
    Q,
    S,
    DI,
    p,
    \core_control_regs[5] ,
    sclr,
    E,
    aclk,
    \core_control_regs[4] );
  output [0:0]\needs_delay.shift_register_reg[1][7] ;
  output [8:0]Q;
  output [3:0]S;
  output [3:0]DI;
  input [9:0]p;
  input [7:0]\core_control_regs[5] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[4] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[4] ;
  wire [7:0]\core_control_regs[5] ;
  wire gtOp_carry__0_n_3;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \needs_delay.shift_register[1][0]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][1]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][2]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][4]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][5]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][6]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][8]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][9]_i_1_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][7] ;
  wire [9:0]p;
  wire reg_n_0;
  wire reg_n_1;
  wire reg_n_20;
  wire reg_n_21;
  wire reg_n_22;
  wire reg_n_23;
  wire reg_n_24;
  wire reg_n_25;
  wire reg_n_26;
  wire reg_n_27;
  wire sclr;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_gtOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;

  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({reg_n_24,reg_n_25,reg_n_26,reg_n_27}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({reg_n_20,reg_n_21,reg_n_22,reg_n_23}));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({NLW_gtOp_carry__0_CO_UNCONNECTED[3:1],gtOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,reg_n_0}),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,reg_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[4] [0]),
        .I1(p[0]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[4] [1]),
        .I1(p[1]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[4] [2]),
        .I1(p[2]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[4] [3]),
        .I1(p[3]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[4] [4]),
        .I1(p[4]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[4] [5]),
        .I1(p[5]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[4] [6]),
        .I1(p[6]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[4] [7]),
        .I1(p[7]),
        .I2(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][8]_i_1 
       (.I0(p[8]),
        .I1(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][9]_i_1 
       (.I0(p[9]),
        .I1(gtOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][9]_i_1_n_0 ));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_12 \reg 
       (.D({\needs_delay.shift_register[1][9]_i_1_n_0 ,\needs_delay.shift_register[1][8]_i_1_n_0 ,\needs_delay.shift_register[1][7]_i_1_n_0 ,\needs_delay.shift_register[1][6]_i_1_n_0 ,\needs_delay.shift_register[1][5]_i_1_n_0 ,\needs_delay.shift_register[1][4]_i_1_n_0 ,\needs_delay.shift_register[1][3]_i_1_n_0 ,\needs_delay.shift_register[1][2]_i_1_n_0 ,\needs_delay.shift_register[1][1]_i_1_n_0 ,\needs_delay.shift_register[1][0]_i_1_n_0 }),
        .DI(reg_n_0),
        .E(E),
        .Q(Q),
        .S(reg_n_1),
        .aclk(aclk),
        .\core_control_regs[4] (\core_control_regs[4] ),
        .\core_control_regs[5] (\core_control_regs[5] ),
        .\needs_delay.shift_register_reg[1][7]_0 (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[1][7]_1 (S),
        .\needs_delay.shift_register_reg[1][7]_2 (DI),
        .\needs_delay.shift_register_reg[1][9]_0 ({reg_n_20,reg_n_21,reg_n_22,reg_n_23}),
        .\needs_delay.shift_register_reg[1][9]_1 ({reg_n_24,reg_n_25,reg_n_26,reg_n_27}),
        .p(p),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "max_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat_3
   (\needs_delay.shift_register_reg[1][7] ,
    Q,
    \needs_delay.shift_register_reg[1][7]_0 ,
    \needs_delay.shift_register_reg[1][7]_1 ,
    DI,
    S,
    \needs_delay.shift_register_reg[3][8] ,
    \needs_delay.shift_register_reg[3][8]_0 ,
    \core_control_regs[1] ,
    sclr,
    E,
    aclk,
    \core_control_regs[0] ,
    \needs_delay.shift_register_reg[3][0] ,
    \needs_delay.shift_register_reg[3][1] ,
    \needs_delay.shift_register_reg[3][2] ,
    \needs_delay.shift_register_reg[3][3] ,
    \needs_delay.shift_register_reg[3][4] ,
    \needs_delay.shift_register_reg[3][5] ,
    \needs_delay.shift_register_reg[3][6] ,
    \needs_delay.shift_register_reg[3][7] ,
    \needs_delay.shift_register_reg[3][8]_1 ,
    \needs_delay.shift_register_reg[3][9] );
  output [0:0]\needs_delay.shift_register_reg[1][7] ;
  output [8:0]Q;
  output [3:0]\needs_delay.shift_register_reg[1][7]_0 ;
  output [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  input [3:0]DI;
  input [3:0]S;
  input [0:0]\needs_delay.shift_register_reg[3][8] ;
  input [0:0]\needs_delay.shift_register_reg[3][8]_0 ;
  input [7:0]\core_control_regs[1] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[0] ;
  input \needs_delay.shift_register_reg[3][0] ;
  input \needs_delay.shift_register_reg[3][1] ;
  input \needs_delay.shift_register_reg[3][2] ;
  input \needs_delay.shift_register_reg[3][3] ;
  input \needs_delay.shift_register_reg[3][4] ;
  input \needs_delay.shift_register_reg[3][5] ;
  input \needs_delay.shift_register_reg[3][6] ;
  input \needs_delay.shift_register_reg[3][7] ;
  input \needs_delay.shift_register_reg[3][8]_1 ;
  input \needs_delay.shift_register_reg[3][9] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [9:0]c;
  wire [7:0]\core_control_regs[0] ;
  wire [7:0]\core_control_regs[1] ;
  wire gtOp;
  wire gtOp_carry_n_0;
  wire gtOp_carry_n_1;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire [0:0]\needs_delay.shift_register_reg[1][7] ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_0 ;
  wire [3:0]\needs_delay.shift_register_reg[1][7]_1 ;
  wire \needs_delay.shift_register_reg[3][0] ;
  wire \needs_delay.shift_register_reg[3][1] ;
  wire \needs_delay.shift_register_reg[3][2] ;
  wire \needs_delay.shift_register_reg[3][3] ;
  wire \needs_delay.shift_register_reg[3][4] ;
  wire \needs_delay.shift_register_reg[3][5] ;
  wire \needs_delay.shift_register_reg[3][6] ;
  wire \needs_delay.shift_register_reg[3][7] ;
  wire [0:0]\needs_delay.shift_register_reg[3][8] ;
  wire [0:0]\needs_delay.shift_register_reg[3][8]_0 ;
  wire \needs_delay.shift_register_reg[3][8]_1 ;
  wire \needs_delay.shift_register_reg[3][9] ;
  wire sclr;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_gtOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry__0_O_UNCONNECTED;

  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({gtOp_carry_n_0,gtOp_carry_n_1,gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 gtOp_carry__0
       (.CI(gtOp_carry_n_0),
        .CO({NLW_gtOp_carry__0_CO_UNCONNECTED[3:1],gtOp}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[3][8] }),
        .O(NLW_gtOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[3][8]_0 }));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[0] [0]),
        .I1(\needs_delay.shift_register_reg[3][0] ),
        .I2(gtOp),
        .O(c[0]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[0] [1]),
        .I1(\needs_delay.shift_register_reg[3][1] ),
        .I2(gtOp),
        .O(c[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[0] [2]),
        .I1(\needs_delay.shift_register_reg[3][2] ),
        .I2(gtOp),
        .O(c[2]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[0] [3]),
        .I1(\needs_delay.shift_register_reg[3][3] ),
        .I2(gtOp),
        .O(c[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[0] [4]),
        .I1(\needs_delay.shift_register_reg[3][4] ),
        .I2(gtOp),
        .O(c[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[0] [5]),
        .I1(\needs_delay.shift_register_reg[3][5] ),
        .I2(gtOp),
        .O(c[5]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[0] [6]),
        .I1(\needs_delay.shift_register_reg[3][6] ),
        .I2(gtOp),
        .O(c[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[0] [7]),
        .I1(\needs_delay.shift_register_reg[3][7] ),
        .I2(gtOp),
        .O(c[7]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][8]_i_1 
       (.I0(\needs_delay.shift_register_reg[3][8]_1 ),
        .I1(gtOp),
        .O(c[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \needs_delay.shift_register[1][9]_i_1 
       (.I0(\needs_delay.shift_register_reg[3][9] ),
        .I1(gtOp),
        .O(c[9]));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1 \reg 
       (.D(c),
        .E(E),
        .Q(Q),
        .aclk(aclk),
        .\core_control_regs[1] (\core_control_regs[1] ),
        .\needs_delay.shift_register_reg[1][7]_0 (\needs_delay.shift_register_reg[1][7] ),
        .\needs_delay.shift_register_reg[1][7]_1 (\needs_delay.shift_register_reg[1][7]_0 ),
        .\needs_delay.shift_register_reg[1][7]_2 (\needs_delay.shift_register_reg[1][7]_1 ),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "min_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat
   (da,
    DI,
    S,
    Q,
    \needs_delay.shift_register_reg[1][8] ,
    sclr,
    E,
    aclk,
    \core_control_regs[3] );
  output [7:0]da;
  input [3:0]DI;
  input [3:0]S;
  input [8:0]Q;
  input [0:0]\needs_delay.shift_register_reg[1][8] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[3] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[3] ;
  wire [7:0]da;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \needs_delay.shift_register[1][0]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][1]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][2]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][4]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][5]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][6]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_1_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][8] ;
  wire sclr;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:1],ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[1][8] }));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[3] [0]),
        .I1(Q[0]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[3] [1]),
        .I1(Q[1]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[3] [2]),
        .I1(Q[2]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[3] [3]),
        .I1(Q[3]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[3] [4]),
        .I1(Q[4]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[3] [5]),
        .I1(Q[5]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[3] [6]),
        .I1(Q[6]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[3] [7]),
        .I1(Q[7]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][7]_i_1_n_0 ));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_16 \reg 
       (.D({\needs_delay.shift_register[1][7]_i_1_n_0 ,\needs_delay.shift_register[1][6]_i_1_n_0 ,\needs_delay.shift_register[1][5]_i_1_n_0 ,\needs_delay.shift_register[1][4]_i_1_n_0 ,\needs_delay.shift_register[1][3]_i_1_n_0 ,\needs_delay.shift_register[1][2]_i_1_n_0 ,\needs_delay.shift_register[1][1]_i_1_n_0 ,\needs_delay.shift_register[1][0]_i_1_n_0 }),
        .E(E),
        .aclk(aclk),
        .da(da),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "min_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat_0
   (da,
    DI,
    S,
    Q,
    \needs_delay.shift_register_reg[1][8] ,
    sclr,
    E,
    aclk,
    \core_control_regs[5] );
  output [7:0]da;
  input [3:0]DI;
  input [3:0]S;
  input [8:0]Q;
  input [0:0]\needs_delay.shift_register_reg[1][8] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[5] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[5] ;
  wire [7:0]da;
  wire ltOp_carry__0_n_3;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \needs_delay.shift_register[1][0]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][1]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][2]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][4]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][5]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][6]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_1_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][8] ;
  wire sclr;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:1],ltOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[1][8] }));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[5] [0]),
        .I1(Q[0]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[5] [1]),
        .I1(Q[1]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[5] [2]),
        .I1(Q[2]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[5] [3]),
        .I1(Q[3]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[5] [4]),
        .I1(Q[4]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[5] [5]),
        .I1(Q[5]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[5] [6]),
        .I1(Q[6]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[5] [7]),
        .I1(Q[7]),
        .I2(ltOp_carry__0_n_3),
        .O(\needs_delay.shift_register[1][7]_i_1_n_0 ));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_15 \reg 
       (.D({\needs_delay.shift_register[1][7]_i_1_n_0 ,\needs_delay.shift_register[1][6]_i_1_n_0 ,\needs_delay.shift_register[1][5]_i_1_n_0 ,\needs_delay.shift_register[1][4]_i_1_n_0 ,\needs_delay.shift_register[1][3]_i_1_n_0 ,\needs_delay.shift_register[1][2]_i_1_n_0 ,\needs_delay.shift_register[1][1]_i_1_n_0 ,\needs_delay.shift_register[1][0]_i_1_n_0 }),
        .E(E),
        .aclk(aclk),
        .da(da),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "min_sat" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat_1
   (da,
    DI,
    S,
    Q,
    \needs_delay.shift_register_reg[1][8] ,
    sclr,
    E,
    aclk,
    \core_control_regs[1] );
  output [7:0]da;
  input [3:0]DI;
  input [3:0]S;
  input [8:0]Q;
  input [0:0]\needs_delay.shift_register_reg[1][8] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]\core_control_regs[1] ;

  wire [3:0]DI;
  wire [0:0]E;
  wire [8:0]Q;
  wire [3:0]S;
  wire aclk;
  wire [7:0]\core_control_regs[1] ;
  wire [7:0]da;
  wire ltOp;
  wire ltOp_carry_n_0;
  wire ltOp_carry_n_1;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \needs_delay.shift_register[1][0]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][1]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][2]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][4]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][5]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][6]_i_1_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_1_n_0 ;
  wire [0:0]\needs_delay.shift_register_reg[1][8] ;
  wire sclr;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry__0_O_UNCONNECTED;

  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({ltOp_carry_n_0,ltOp_carry_n_1,ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 ltOp_carry__0
       (.CI(ltOp_carry_n_0),
        .CO({NLW_ltOp_carry__0_CO_UNCONNECTED[3:1],ltOp}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[8]}),
        .O(NLW_ltOp_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,\needs_delay.shift_register_reg[1][8] }));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][0]_i_1 
       (.I0(\core_control_regs[1] [0]),
        .I1(Q[0]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][1]_i_1 
       (.I0(\core_control_regs[1] [1]),
        .I1(Q[1]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][2]_i_1 
       (.I0(\core_control_regs[1] [2]),
        .I1(Q[2]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][3]_i_1 
       (.I0(\core_control_regs[1] [3]),
        .I1(Q[3]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][4]_i_1 
       (.I0(\core_control_regs[1] [4]),
        .I1(Q[4]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][5]_i_1 
       (.I0(\core_control_regs[1] [5]),
        .I1(Q[5]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][6]_i_1 
       (.I0(\core_control_regs[1] [6]),
        .I1(Q[6]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \needs_delay.shift_register[1][7]_i_1 
       (.I0(\core_control_regs[1] [7]),
        .I1(Q[7]),
        .I2(ltOp),
        .O(\needs_delay.shift_register[1][7]_i_1_n_0 ));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_14 \reg 
       (.D({\needs_delay.shift_register[1][7]_i_1_n_0 ,\needs_delay.shift_register[1][6]_i_1_n_0 ,\needs_delay.shift_register[1][5]_i_1_n_0 ,\needs_delay.shift_register[1][4]_i_1_n_0 ,\needs_delay.shift_register[1][3]_i_1_n_0 ,\needs_delay.shift_register[1][2]_i_1_n_0 ,\needs_delay.shift_register[1][1]_i_1_n_0 ,\needs_delay.shift_register[1][0]_i_1_n_0 }),
        .E(E),
        .aclk(aclk),
        .da(da),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "mult" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mult
   (c,
    E,
    aclk,
    sclr,
    s,
    \core_control_regs[9] );
  output [25:0]c;
  input [0:0]E;
  input aclk;
  input sclr;
  input [8:0]s;
  input [16:0]\core_control_regs[9] ;

  wire [0:0]E;
  wire aclk;
  wire [25:0]c;
  wire [16:0]\core_control_regs[9] ;
  wire [8:0]s;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized0 \reg 
       (.E(E),
        .aclk(aclk),
        .c(c),
        .\core_control_regs[9] (\core_control_regs[9] ),
        .s(s),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "mux_tree" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mux_tree
   (\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_1 ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ,
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ,
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ,
    ipif_Addr,
    vid_aclk,
    \genr_status_regs[7] ,
    \genr_status_regs[6] ,
    \genr_status_regs[5] ,
    \data_sync_reg[2][34] ,
    \genr_status_regs[3] ,
    intr_err,
    Q,
    \genr_status_regs_int_reg[1] ,
    \genr_status_regs[0] ,
    \genr_control_regs[3] ,
    \core_status_regs[11] ,
    \core_status_regs[10] ,
    \core_status_regs[9] ,
    \data_sync_reg[2][34]_0 ,
    \core_status_regs[8] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ,
    core_regs,
    \core_status_regs[7] ,
    \core_status_regs[6] ,
    \core_status_regs[5] ,
    \core_status_regs[4] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ,
    \core_status_regs[3] ,
    \core_status_regs[2] ,
    \core_status_regs[1] ,
    \core_status_regs[0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] );
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_1 ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ;
  output \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ;
  output \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ;
  input [2:0]ipif_Addr;
  input vid_aclk;
  input [31:0]\genr_status_regs[7] ;
  input [31:0]\genr_status_regs[6] ;
  input [31:0]\genr_status_regs[5] ;
  input \data_sync_reg[2][34] ;
  input [26:0]\genr_status_regs[3] ;
  input [31:0]intr_err;
  input [7:0]Q;
  input [30:0]\genr_status_regs_int_reg[1] ;
  input [23:0]\genr_status_regs[0] ;
  input [4:0]\genr_control_regs[3] ;
  input [13:0]\core_status_regs[11] ;
  input [13:0]\core_status_regs[10] ;
  input [13:0]\core_status_regs[9] ;
  input \data_sync_reg[2][34]_0 ;
  input [14:0]\core_status_regs[8] ;
  input [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  input [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ;
  input [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ;
  input [133:0]core_regs;
  input [14:0]\core_status_regs[7] ;
  input [14:0]\core_status_regs[6] ;
  input [15:0]\core_status_regs[5] ;
  input [15:0]\core_status_regs[4] ;
  input [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ;
  input [15:0]\core_status_regs[3] ;
  input [15:0]\core_status_regs[2] ;
  input [15:0]\core_status_regs[1] ;
  input [15:0]\core_status_regs[0] ;
  input [11:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ;
  input \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ;

  wire [11:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ;
  wire [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ;
  wire [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ;
  wire [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_1 ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ;
  wire \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 ;
  wire [7:0]Q;
  wire [133:0]core_regs;
  wire [15:0]\core_status_regs[0] ;
  wire [13:0]\core_status_regs[10] ;
  wire [13:0]\core_status_regs[11] ;
  wire [15:0]\core_status_regs[1] ;
  wire [15:0]\core_status_regs[2] ;
  wire [15:0]\core_status_regs[3] ;
  wire [15:0]\core_status_regs[4] ;
  wire [15:0]\core_status_regs[5] ;
  wire [14:0]\core_status_regs[6] ;
  wire [14:0]\core_status_regs[7] ;
  wire [14:0]\core_status_regs[8] ;
  wire [13:0]\core_status_regs[9] ;
  wire \data_sync_reg[2][34] ;
  wire \data_sync_reg[2][34]_0 ;
  wire [4:0]\genr_control_regs[3] ;
  wire [23:0]\genr_status_regs[0] ;
  wire [26:0]\genr_status_regs[3] ;
  wire [31:0]\genr_status_regs[5] ;
  wire [31:0]\genr_status_regs[6] ;
  wire [31:0]\genr_status_regs[7] ;
  wire [30:0]\genr_status_regs_int_reg[1] ;
  wire [31:0]intr_err;
  wire [2:0]ipif_Addr;
  wire [0:0]\sel_int[2]_0 ;
  wire vid_aclk;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[0]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [0]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [0]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [0]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[10]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [10]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [10]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [10]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[11]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [11]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [11]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [11]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[12]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [12]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [12]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [12]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[13]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [13]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [13]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [13]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[14]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [14]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [14]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [14]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[15]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [15]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [15]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [15]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[16]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [16]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [16]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [16]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[17]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [17]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [17]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [17]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[18]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [18]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [18]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [18]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[19]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [19]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [19]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [19]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[1]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [1]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [1]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [1]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[20]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [20]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [20]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [20]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[21]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [21]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [21]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [21]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[22]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [22]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [22]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [22]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[23]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [23]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [23]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [23]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[24]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [24]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [24]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [24]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [25]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [25]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [25]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[26]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [26]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [26]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [26]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[27]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [27]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [27]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [27]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[28]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [28]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [28]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [28]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[29]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [29]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [29]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [29]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[2]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [2]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [2]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [2]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[30]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [30]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [30]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [30]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[31]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [31]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [31]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [31]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[3]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [3]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [3]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [3]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[4]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [4]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [4]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [4]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[5]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [5]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [5]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [5]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[6]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [6]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [6]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [6]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[7]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [7]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [7]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [7]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[8]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [8]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [8]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [8]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[9]_i_2 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [9]),
        .I1(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .I2(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [9]),
        .I3(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .I4(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [9]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[1].sel_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(ipif_Addr[0]),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[2].sel_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\sel_int[2]_0 ),
        .Q(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[2].sel_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(ipif_Addr[1]),
        .Q(\sel_int[2]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SEL_DELAY[3].sel_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 ),
        .R(1'b0));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3] " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(vid_aclk),
        .D(ipif_Addr[2]),
        .Q(\GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1 
       (.I0(\genr_control_regs[3] [0]),
        .I1(intr_err[0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [0]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1__0 
       (.I0(core_regs[36]),
        .I1(core_regs[20]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[4]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1 
       (.I0(\genr_status_regs[3] [6]),
        .I1(intr_err[10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [10]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1__0 
       (.I0(core_regs[46]),
        .I1(core_regs[30]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[14]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1 
       (.I0(\genr_status_regs[3] [7]),
        .I1(intr_err[11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [11]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1__0 
       (.I0(core_regs[47]),
        .I1(core_regs[31]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[15]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1 
       (.I0(\genr_status_regs[3] [8]),
        .I1(intr_err[12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [12]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1__0 
       (.I0(core_regs[48]),
        .I1(core_regs[32]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[16]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [8]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1 
       (.I0(\genr_status_regs[3] [9]),
        .I1(intr_err[13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [13]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1__0 
       (.I0(core_regs[49]),
        .I1(core_regs[33]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[17]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [9]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1 
       (.I0(\genr_status_regs[3] [10]),
        .I1(intr_err[14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [14]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [8]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1__0 
       (.I0(core_regs[50]),
        .I1(core_regs[34]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[18]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [10]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1 
       (.I0(\genr_status_regs[3] [11]),
        .I1(intr_err[15]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [15]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [9]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1__0 
       (.I0(core_regs[51]),
        .I1(core_regs[35]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[19]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [11]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1 
       (.I0(\genr_control_regs[3] [4]),
        .I1(intr_err[16]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [16]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [10]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1__0 
       (.I0(\core_status_regs[3] [0]),
        .I1(\core_status_regs[2] [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [0]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1 
       (.I0(\genr_status_regs[3] [12]),
        .I1(intr_err[17]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [17]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [11]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1__0 
       (.I0(\core_status_regs[3] [1]),
        .I1(\core_status_regs[2] [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [1]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1 
       (.I0(\genr_status_regs[3] [13]),
        .I1(intr_err[18]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [18]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [12]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1__0 
       (.I0(\core_status_regs[3] [2]),
        .I1(\core_status_regs[2] [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [2]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1 
       (.I0(\genr_status_regs[3] [14]),
        .I1(intr_err[19]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [19]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [13]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1__0 
       (.I0(\core_status_regs[3] [3]),
        .I1(\core_status_regs[2] [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [3]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1 
       (.I0(\genr_control_regs[3] [1]),
        .I1(intr_err[1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [1]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1__0 
       (.I0(core_regs[37]),
        .I1(core_regs[21]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[5]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1 
       (.I0(\genr_status_regs[3] [15]),
        .I1(intr_err[20]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [20]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [14]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1__0 
       (.I0(\core_status_regs[3] [4]),
        .I1(\core_status_regs[2] [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [4]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1 
       (.I0(\genr_status_regs[3] [16]),
        .I1(intr_err[21]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [21]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [15]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1__0 
       (.I0(\core_status_regs[3] [5]),
        .I1(\core_status_regs[2] [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [5]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1 
       (.I0(\genr_status_regs[3] [17]),
        .I1(intr_err[22]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [22]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [16]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1__0 
       (.I0(\core_status_regs[3] [6]),
        .I1(\core_status_regs[2] [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [6]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1 
       (.I0(\genr_status_regs[3] [18]),
        .I1(intr_err[23]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [23]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [17]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1__0 
       (.I0(\core_status_regs[3] [7]),
        .I1(\core_status_regs[2] [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [7]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [7]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1 
       (.I0(\genr_status_regs[3] [19]),
        .I1(intr_err[24]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [24]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [18]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1__0 
       (.I0(\core_status_regs[3] [8]),
        .I1(\core_status_regs[2] [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [8]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [8]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1 
       (.I0(\genr_status_regs[3] [20]),
        .I1(intr_err[25]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [25]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [19]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1__0 
       (.I0(\core_status_regs[3] [9]),
        .I1(\core_status_regs[2] [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [9]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [9]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1 
       (.I0(\genr_status_regs[3] [21]),
        .I1(intr_err[26]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [26]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [20]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1__0 
       (.I0(\core_status_regs[3] [10]),
        .I1(\core_status_regs[2] [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [10]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [10]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1 
       (.I0(\genr_status_regs[3] [22]),
        .I1(intr_err[27]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [27]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [21]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1__0 
       (.I0(\core_status_regs[3] [11]),
        .I1(\core_status_regs[2] [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [11]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [11]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1 
       (.I0(\genr_status_regs[3] [23]),
        .I1(intr_err[28]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [28]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [22]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1__0 
       (.I0(\core_status_regs[3] [12]),
        .I1(\core_status_regs[2] [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [12]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [12]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1 
       (.I0(\genr_status_regs[3] [24]),
        .I1(intr_err[29]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [29]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [23]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1__0 
       (.I0(\core_status_regs[3] [13]),
        .I1(\core_status_regs[2] [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [13]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [13]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1 
       (.I0(\genr_control_regs[3] [2]),
        .I1(intr_err[2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [2]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1__0 
       (.I0(core_regs[38]),
        .I1(core_regs[22]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[6]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1 
       (.I0(\genr_status_regs[3] [25]),
        .I1(intr_err[30]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [30]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[6]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1__0 
       (.I0(\core_status_regs[3] [14]),
        .I1(\core_status_regs[2] [14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [14]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [14]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1 
       (.I0(\genr_status_regs[3] [26]),
        .I1(intr_err[31]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(Q[7]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1__0 
       (.I0(\core_status_regs[3] [15]),
        .I1(\core_status_regs[2] [15]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[1] [15]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[0] [15]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1 
       (.I0(\genr_control_regs[3] [3]),
        .I1(intr_err[3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [3]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1__0 
       (.I0(core_regs[39]),
        .I1(core_regs[23]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[7]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1 
       (.I0(\genr_status_regs[3] [0]),
        .I1(intr_err[4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [4]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1__0 
       (.I0(core_regs[40]),
        .I1(core_regs[24]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[8]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1 
       (.I0(\genr_status_regs[3] [1]),
        .I1(intr_err[5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [5]),
        .I4(\data_sync_reg[2][34] ),
        .I5(Q[5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1__0 
       (.I0(core_regs[41]),
        .I1(core_regs[25]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[9]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1 
       (.I0(\genr_status_regs[3] [2]),
        .I1(intr_err[6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [6]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [0]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1__0 
       (.I0(core_regs[42]),
        .I1(core_regs[26]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[10]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1 
       (.I0(\genr_status_regs[3] [3]),
        .I1(intr_err[7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [7]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [1]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1__0 
       (.I0(core_regs[43]),
        .I1(core_regs[27]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[11]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1 
       (.I0(\genr_status_regs[3] [4]),
        .I1(intr_err[8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [8]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [2]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1__0 
       (.I0(core_regs[44]),
        .I1(core_regs[28]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[12]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [4]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1 
       (.I0(\genr_status_regs[3] [5]),
        .I1(intr_err[9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs_int_reg[1] [9]),
        .I4(\data_sync_reg[2][34] ),
        .I5(\genr_status_regs[0] [3]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1__0 
       (.I0(core_regs[45]),
        .I1(core_regs[29]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[13]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] [5]),
        .O(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][0]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][10]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][11]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][12]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][13]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][14]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][15]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][16]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][1]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][20]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][22]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][23]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][25]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][27]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][28]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][29]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][30]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][31]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][3]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][5]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][6]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][8]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][9]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1 
       (.I0(\genr_status_regs[7] [0]),
        .I1(\genr_status_regs[6] [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [0]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1__0 
       (.I0(core_regs[100]),
        .I1(core_regs[84]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[68]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[52]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1 
       (.I0(\genr_status_regs[7] [10]),
        .I1(\genr_status_regs[6] [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [10]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1__0 
       (.I0(core_regs[110]),
        .I1(core_regs[94]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[78]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[62]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1 
       (.I0(\genr_status_regs[7] [11]),
        .I1(\genr_status_regs[6] [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [11]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1__0 
       (.I0(core_regs[111]),
        .I1(core_regs[95]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[79]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[63]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1 
       (.I0(\genr_status_regs[7] [12]),
        .I1(\genr_status_regs[6] [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [12]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1__0 
       (.I0(core_regs[112]),
        .I1(core_regs[96]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[80]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[64]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1 
       (.I0(\genr_status_regs[7] [13]),
        .I1(\genr_status_regs[6] [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [13]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1__0 
       (.I0(core_regs[113]),
        .I1(core_regs[97]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[81]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[65]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1 
       (.I0(\genr_status_regs[7] [14]),
        .I1(\genr_status_regs[6] [14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [14]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1__0 
       (.I0(core_regs[114]),
        .I1(core_regs[98]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[82]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[66]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1 
       (.I0(\genr_status_regs[7] [15]),
        .I1(\genr_status_regs[6] [15]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [15]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1__0 
       (.I0(core_regs[115]),
        .I1(core_regs[99]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[83]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[67]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1 
       (.I0(\genr_status_regs[7] [16]),
        .I1(\genr_status_regs[6] [16]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [16]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1__0 
       (.I0(core_regs[116]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [0]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [0]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1 
       (.I0(\genr_status_regs[7] [17]),
        .I1(\genr_status_regs[6] [17]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [17]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1__0 
       (.I0(\core_status_regs[7] [0]),
        .I1(\core_status_regs[6] [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [1]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [1]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1 
       (.I0(\genr_status_regs[7] [18]),
        .I1(\genr_status_regs[6] [18]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [18]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1__0 
       (.I0(\core_status_regs[7] [1]),
        .I1(\core_status_regs[6] [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [2]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [2]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1 
       (.I0(\genr_status_regs[7] [19]),
        .I1(\genr_status_regs[6] [19]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [19]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1__0 
       (.I0(\core_status_regs[7] [2]),
        .I1(\core_status_regs[6] [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [3]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [3]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1 
       (.I0(\genr_status_regs[7] [1]),
        .I1(\genr_status_regs[6] [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [1]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1__0 
       (.I0(core_regs[101]),
        .I1(core_regs[85]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[69]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[53]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1 
       (.I0(\genr_status_regs[7] [20]),
        .I1(\genr_status_regs[6] [20]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [20]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1__0 
       (.I0(\core_status_regs[7] [3]),
        .I1(\core_status_regs[6] [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [4]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [4]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1 
       (.I0(\genr_status_regs[7] [21]),
        .I1(\genr_status_regs[6] [21]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [21]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1__0 
       (.I0(\core_status_regs[7] [4]),
        .I1(\core_status_regs[6] [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [5]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [5]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1 
       (.I0(\genr_status_regs[7] [22]),
        .I1(\genr_status_regs[6] [22]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [22]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1__0 
       (.I0(\core_status_regs[7] [5]),
        .I1(\core_status_regs[6] [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [6]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [6]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1 
       (.I0(\genr_status_regs[7] [23]),
        .I1(\genr_status_regs[6] [23]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [23]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1__0 
       (.I0(\core_status_regs[7] [6]),
        .I1(\core_status_regs[6] [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [7]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [7]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1 
       (.I0(\genr_status_regs[7] [24]),
        .I1(\genr_status_regs[6] [24]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [24]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1__0 
       (.I0(\core_status_regs[7] [7]),
        .I1(\core_status_regs[6] [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [8]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [8]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1 
       (.I0(\genr_status_regs[7] [25]),
        .I1(\genr_status_regs[6] [25]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [25]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1__0 
       (.I0(\core_status_regs[7] [8]),
        .I1(\core_status_regs[6] [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [9]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [9]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 ));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1 
       (.I0(\genr_status_regs[7] [26]),
        .I1(\genr_status_regs[6] [26]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [26]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1__0 
       (.I0(\core_status_regs[7] [9]),
        .I1(\core_status_regs[6] [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [10]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [10]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1 
       (.I0(\genr_status_regs[7] [27]),
        .I1(\genr_status_regs[6] [27]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [27]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1__0 
       (.I0(\core_status_regs[7] [10]),
        .I1(\core_status_regs[6] [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [11]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [11]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1 
       (.I0(\genr_status_regs[7] [28]),
        .I1(\genr_status_regs[6] [28]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [28]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1__0 
       (.I0(\core_status_regs[7] [11]),
        .I1(\core_status_regs[6] [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [12]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [12]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1 
       (.I0(\genr_status_regs[7] [29]),
        .I1(\genr_status_regs[6] [29]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [29]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1__0 
       (.I0(\core_status_regs[7] [12]),
        .I1(\core_status_regs[6] [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [13]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [13]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1 
       (.I0(\genr_status_regs[7] [2]),
        .I1(\genr_status_regs[6] [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [2]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1__0 
       (.I0(core_regs[102]),
        .I1(core_regs[86]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[70]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[54]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1 
       (.I0(\genr_status_regs[7] [30]),
        .I1(\genr_status_regs[6] [30]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [30]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1__0 
       (.I0(\core_status_regs[7] [13]),
        .I1(\core_status_regs[6] [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [14]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [14]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1 
       (.I0(\genr_status_regs[7] [31]),
        .I1(\genr_status_regs[6] [31]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [31]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1__0 
       (.I0(\core_status_regs[7] [14]),
        .I1(\core_status_regs[6] [14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[5] [15]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[4] [15]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1 
       (.I0(\genr_status_regs[7] [3]),
        .I1(\genr_status_regs[6] [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [3]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1__0 
       (.I0(core_regs[103]),
        .I1(core_regs[87]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[71]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[55]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1 
       (.I0(\genr_status_regs[7] [4]),
        .I1(\genr_status_regs[6] [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [4]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1__0 
       (.I0(core_regs[104]),
        .I1(core_regs[88]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[72]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[56]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1 
       (.I0(\genr_status_regs[7] [5]),
        .I1(\genr_status_regs[6] [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [5]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1__0 
       (.I0(core_regs[105]),
        .I1(core_regs[89]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[73]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[57]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1 
       (.I0(\genr_status_regs[7] [6]),
        .I1(\genr_status_regs[6] [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [6]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1__0 
       (.I0(core_regs[106]),
        .I1(core_regs[90]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[74]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[58]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1 
       (.I0(\genr_status_regs[7] [7]),
        .I1(\genr_status_regs[6] [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [7]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1__0 
       (.I0(core_regs[107]),
        .I1(core_regs[91]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[75]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[59]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1 
       (.I0(\genr_status_regs[7] [8]),
        .I1(\genr_status_regs[6] [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [8]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1__0 
       (.I0(core_regs[108]),
        .I1(core_regs[92]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[76]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[60]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1 
       (.I0(\genr_status_regs[7] [9]),
        .I1(\genr_status_regs[6] [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\genr_status_regs[5] [9]),
        .I4(\data_sync_reg[2][34] ),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1__0 
       (.I0(core_regs[109]),
        .I1(core_regs[93]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(core_regs[77]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[61]),
        .O(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][10]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][12]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][13]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][14]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][15]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][16]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][17]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][19]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][1]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][20]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][21]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][22]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][23]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][24]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][25]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][26]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][27]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][29]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][2]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][30]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][31]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][3]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][4]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][5]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][6]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][7]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][8]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][9]_i_1_n_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [0]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [0]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[117]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [10]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [10]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[127]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [11]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [11]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[128]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [12]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [12]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[129]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [13]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [13]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[130]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [14]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [14]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [14]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[131]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [15]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [15]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [15]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[132]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [16]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [16]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [16]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[133]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [17]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [17]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [17]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [0]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1__0 
       (.I0(\core_status_regs[11] [0]),
        .I1(\core_status_regs[10] [0]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [0]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [1]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1__0 
       (.I0(\core_status_regs[11] [1]),
        .I1(\core_status_regs[10] [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [1]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [2]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [1]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [1]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [1]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[118]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1__0 
       (.I0(\core_status_regs[11] [2]),
        .I1(\core_status_regs[10] [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [2]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [3]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1__0 
       (.I0(\core_status_regs[11] [3]),
        .I1(\core_status_regs[10] [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [3]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [4]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1__0 
       (.I0(\core_status_regs[11] [4]),
        .I1(\core_status_regs[10] [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [4]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [5]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1__0 
       (.I0(\core_status_regs[11] [5]),
        .I1(\core_status_regs[10] [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [5]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [6]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1__0 
       (.I0(\core_status_regs[11] [6]),
        .I1(\core_status_regs[10] [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [6]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [7]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1__0 
       (.I0(\core_status_regs[11] [7]),
        .I1(\core_status_regs[10] [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [7]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [8]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1__0 
       (.I0(\core_status_regs[11] [8]),
        .I1(\core_status_regs[10] [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [8]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [9]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1__0 
       (.I0(\core_status_regs[11] [9]),
        .I1(\core_status_regs[10] [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [9]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [10]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1__0 
       (.I0(\core_status_regs[11] [10]),
        .I1(\core_status_regs[10] [10]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [10]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [11]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1__0 
       (.I0(\core_status_regs[11] [11]),
        .I1(\core_status_regs[10] [11]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [11]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [12]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [2]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [2]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [2]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[119]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1__0 
       (.I0(\core_status_regs[11] [12]),
        .I1(\core_status_regs[10] [12]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [12]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [13]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1__0 
       (.I0(\core_status_regs[11] [13]),
        .I1(\core_status_regs[10] [13]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\core_status_regs[9] [13]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(\core_status_regs[8] [14]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [3]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [3]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [3]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[120]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [4]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [4]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [4]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[121]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [5]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [5]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [5]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[122]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [6]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [6]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [6]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[123]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [7]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [7]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [7]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[124]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [8]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [8]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [8]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[125]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1__0 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] [9]),
        .I1(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] [9]),
        .I2(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I3(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] [9]),
        .I4(\data_sync_reg[2][34]_0 ),
        .I5(core_regs[126]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [0]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [10]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [11]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [12]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [13]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [14]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [15]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [16]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [17]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [18]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [19]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [1]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [20]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [21]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [22]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [23]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [24]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [25]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [26]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [27]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [28]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [29]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [2]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [30]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [31]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [3]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [4]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [5]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [6]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [7]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [8]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [9]),
        .R(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ));
endmodule

(* ORIG_REF_NAME = "mux_tree" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_mux_tree__parameterized0
   (\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ,
    \GEN_SEL_DELAY[3].sel_int_reg[3][0] ,
    \GEN_SEL_DELAY[2].sel_int_reg[2][0] ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0] ,
    \data_sync_reg[2][34] ,
    vid_aclk,
    \data_sync_reg[2][34]_0 ,
    \data_sync_reg[2][34]_1 ,
    \data_sync_reg[2][34]_2 ,
    \data_sync_reg[2][34]_3 ,
    \data_sync_reg[2][34]_4 ,
    \data_sync_reg[2][34]_5 ,
    \data_sync_reg[2][34]_6 ,
    \data_sync_reg[2][34]_7 ,
    \data_sync_reg[2][34]_8 ,
    \data_sync_reg[2][34]_9 ,
    \data_sync_reg[2][34]_10 ,
    \data_sync_reg[2][34]_11 ,
    \data_sync_reg[2][34]_12 ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13 ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28 ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43 ,
    \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44 ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] );
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ;
  output \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  input \GEN_SEL_DELAY[3].sel_int_reg[3][0] ;
  input \GEN_SEL_DELAY[2].sel_int_reg[2][0] ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0] ;
  input \data_sync_reg[2][34] ;
  input vid_aclk;
  input \data_sync_reg[2][34]_0 ;
  input \data_sync_reg[2][34]_1 ;
  input \data_sync_reg[2][34]_2 ;
  input \data_sync_reg[2][34]_3 ;
  input \data_sync_reg[2][34]_4 ;
  input \data_sync_reg[2][34]_5 ;
  input \data_sync_reg[2][34]_6 ;
  input \data_sync_reg[2][34]_7 ;
  input \data_sync_reg[2][34]_8 ;
  input \data_sync_reg[2][34]_9 ;
  input \data_sync_reg[2][34]_10 ;
  input \data_sync_reg[2][34]_11 ;
  input \data_sync_reg[2][34]_12 ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13 ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28 ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43 ;
  input \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44 ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] ;
  input \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ;

  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ;
  wire \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0] ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_0 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_1 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_10 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_11 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_12 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_13 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_14 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_15 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_16 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_17 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_18 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_19 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_2 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_20 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_21 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_22 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_23 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_24 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_25 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_26 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_27 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_28 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_29 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_3 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_30 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_31 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_32 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_33 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_34 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_35 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_36 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_37 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_38 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_39 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_4 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_40 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_41 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_42 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_43 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_44 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_5 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_6 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_7 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_8 ;
  wire \GEN_SEL_DELAY[1].sel_int_reg[1][0]_9 ;
  wire \GEN_SEL_DELAY[2].sel_int_reg[2][0] ;
  wire \GEN_SEL_DELAY[3].sel_int_reg[3][0] ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 ;
  wire [31:0]\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 ;
  wire \data_sync_reg[2][34] ;
  wire \data_sync_reg[2][34]_0 ;
  wire \data_sync_reg[2][34]_1 ;
  wire \data_sync_reg[2][34]_10 ;
  wire \data_sync_reg[2][34]_11 ;
  wire \data_sync_reg[2][34]_12 ;
  wire \data_sync_reg[2][34]_2 ;
  wire \data_sync_reg[2][34]_3 ;
  wire \data_sync_reg[2][34]_4 ;
  wire \data_sync_reg[2][34]_5 ;
  wire \data_sync_reg[2][34]_6 ;
  wire \data_sync_reg[2][34]_7 ;
  wire \data_sync_reg[2][34]_8 ;
  wire \data_sync_reg[2][34]_9 ;
  wire vid_aclk;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[0]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [0]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [0]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [0]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [10]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [10]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [10]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [11]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [11]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [11]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[12]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [12]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [12]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [12]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[13]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [13]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [13]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [13]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [13]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[14]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [14]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [14]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [14]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [14]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[15]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [15]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [15]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [15]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [15]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [16]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [16]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [16]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [16]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [17]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [17]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [17]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [17]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [18]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [18]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [18]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [18]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[19]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [19]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [19]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [19]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [19]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[1]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [1]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [1]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [1]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[20]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [20]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [20]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [20]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [20]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[21]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [21]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [21]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [21]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [21]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[22]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [22]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [22]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [22]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [22]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[23]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [23]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [23]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [23]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [23]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [24]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [24]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [24]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [24]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [25]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [25]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [25]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [25]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[25] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[26]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [26]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [26]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [26]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [26]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[26] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[27]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [27]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [27]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [27]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [27]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[27] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[28]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [28]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [28]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [28]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [28]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[28] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[29]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [29]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [29]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [29]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [29]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[2]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [2]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [2]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [2]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[30]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [30]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [30]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [30]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [30]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[30] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[31]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [31]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [31]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [31]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [31]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[3]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [3]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [3]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [3]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[4]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [4]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [4]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [4]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[5]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [5]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [5]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [5]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[6]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [6]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [6]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [6]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[7]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [7]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [7]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [7]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[8]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [8]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [8]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [8]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData[9]_i_3 
       (.I0(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [9]),
        .I2(\GEN_SEL_DELAY[3].sel_int_reg[3][0] ),
        .I3(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [9]),
        .I4(\GEN_SEL_DELAY[2].sel_int_reg[2][0] ),
        .I5(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [9]),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_44 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_43 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_42 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_41 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_40 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_39 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_38 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_37 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_36 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_35 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_34 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_33 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_32 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_31 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_30 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_29 ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_3 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_28 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_27 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_26 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_25 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_24 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_23 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_22 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_21 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_20 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_19 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_18 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_17 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_16 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_15 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_14 ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_2 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_13 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_12 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_11 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_10 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_9 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_8 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_7 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_6 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_5 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_4 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_3 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_2 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_1 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_SEL_DELAY[1].sel_int_reg[1][0]_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_1 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [0]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [10]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [11]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [12]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [13]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [14]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [15]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [16]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [17]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_12 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [18]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_11 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [19]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [1]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_10 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [20]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_9 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [21]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_8 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [22]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_7 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [23]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_6 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [24]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_5 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [25]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_4 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [26]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_3 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [27]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_2 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [28]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_1 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [29]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [2]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34]_0 ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [30]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync_reg[2][34] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [31]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [3]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [4]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [5]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [6]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [7]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [8]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] ),
        .Q(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6]_0 [9]),
        .R(\GEN_SEL_DELAY[1].sel_int_reg[1][0] ));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr
   (s,
    Q,
    sclr,
    E,
    aclk,
    p_0_in);
  output [8:0]s;
  input [14:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;
  input [0:0]p_0_in;

  wire [0:0]E;
  wire [14:0]Q;
  wire aclk;
  wire [0:0]p_0_in;
  wire [8:0]s;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no_10 \use_fabric.adder 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .p_0_in(p_0_in),
        .s(s),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_5
   (s,
    p_0_in,
    Q,
    sclr,
    E,
    aclk);
  output [8:0]s;
  output [0:0]p_0_in;
  input [15:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [15:0]Q;
  wire aclk;
  wire [0:0]p_0_in;
  wire [8:0]s;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no \use_fabric.adder 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .p_0_in(p_0_in),
        .s(s),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized0
   (S,
    s,
    a,
    D,
    \needs_delay.shift_register_reg[1][10] ,
    \needs_delay.shift_register_reg[1][3] ,
    DI,
    \core_control_regs[6] ,
    p,
    CO,
    \needs_delay.shift_register_reg[5][7] ,
    sclr,
    E,
    aclk,
    y_intb);
  output [0:0]S;
  output [8:0]s;
  output [0:0]a;
  output [2:0]D;
  output [2:0]\needs_delay.shift_register_reg[1][10] ;
  output \needs_delay.shift_register_reg[1][3] ;
  output [0:0]DI;
  input [0:0]\core_control_regs[6] ;
  input [8:0]p;
  input [0:0]CO;
  input [0:0]\needs_delay.shift_register_reg[5][7] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]y_intb;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]a;
  wire aclk;
  wire [0:0]\core_control_regs[6] ;
  wire [2:0]\needs_delay.shift_register_reg[1][10] ;
  wire \needs_delay.shift_register_reg[1][3] ;
  wire [0:0]\needs_delay.shift_register_reg[5][7] ;
  wire [8:0]p;
  wire [8:0]s;
  wire sclr;
  wire [7:0]y_intb;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized0 \use_fabric.adder 
       (.CO(CO),
        .D(D),
        .DI(DI),
        .E(E),
        .S(S),
        .a(a),
        .aclk(aclk),
        .\core_control_regs[6] (\core_control_regs[6] ),
        .\needs_delay.shift_register_reg[1][10] (\needs_delay.shift_register_reg[1][10] ),
        .\needs_delay.shift_register_reg[1][3] (\needs_delay.shift_register_reg[1][3] ),
        .\needs_delay.shift_register_reg[5][7] (\needs_delay.shift_register_reg[5][7] ),
        .p(p),
        .s(s),
        .sclr(sclr),
        .y_intb(y_intb));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized1
   (out,
    sclr,
    E,
    D,
    aclk);
  output [10:0]out;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire aclk;
  wire [10:0]out;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized1_8 \use_fabric.adder 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .out(out),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized1_6
   (out,
    sclr,
    E,
    D,
    aclk);
  output [10:0]out;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire aclk;
  wire [10:0]out;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized1 \use_fabric.adder 
       (.D(D),
        .E(E),
        .aclk(aclk),
        .out(out),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized2
   (SR,
    s,
    resetn_out,
    E,
    aclk,
    \core_control_regs[6] ,
    \needs_delay.shift_register_reg[1][8] ,
    a,
    DI,
    S);
  output [0:0]SR;
  output [9:0]s;
  input resetn_out;
  input [0:0]E;
  input aclk;
  input [8:0]\core_control_regs[6] ;
  input [8:0]\needs_delay.shift_register_reg[1][8] ;
  input [0:0]a;
  input [0:0]DI;
  input [0:0]S;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]a;
  wire aclk;
  wire [8:0]\core_control_regs[6] ;
  wire [8:0]\needs_delay.shift_register_reg[1][8] ;
  wire resetn_out;
  wire [9:0]s;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized2 \use_fabric.adder 
       (.DI(DI),
        .E(E),
        .S(S),
        .SR(SR),
        .a(a),
        .aclk(aclk),
        .\core_control_regs[6] (\core_control_regs[6] ),
        .\needs_delay.shift_register_reg[1][8] (\needs_delay.shift_register_reg[1][8] ),
        .resetn_out(resetn_out),
        .s(s));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no
   (s,
    p_0_in,
    Q,
    sclr,
    E,
    aclk);
  output [8:0]s;
  output [0:0]p_0_in;
  input [15:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;

  wire [0:0]E;
  wire [15:0]Q;
  wire aclk;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [8:0]out_s;
  wire [0:0]p_0_in;
  wire sclr;

  assign s[8:0] = out_s;
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr \reg 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .out_s(out_s),
        .p_0_in(p_0_in),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no_10
   (s,
    Q,
    sclr,
    E,
    aclk,
    p_0_in);
  output [8:0]s;
  input [14:0]Q;
  input sclr;
  input [0:0]E;
  input aclk;
  input [0:0]p_0_in;

  wire [0:0]E;
  wire [14:0]Q;
  wire aclk;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [8:0]out_s;
  wire [0:0]p_0_in;
  wire sclr;

  assign s[8:0] = out_s;
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr_11 \reg 
       (.E(E),
        .Q(Q),
        .aclk(aclk),
        .out_s(out_s),
        .p_0_in(p_0_in),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized0
   (S,
    a,
    s,
    D,
    \needs_delay.shift_register_reg[1][10] ,
    \needs_delay.shift_register_reg[1][3] ,
    DI,
    \core_control_regs[6] ,
    p,
    CO,
    \needs_delay.shift_register_reg[5][7] ,
    sclr,
    E,
    aclk,
    y_intb);
  output [0:0]S;
  output [0:0]a;
  output [8:0]s;
  output [2:0]D;
  output [2:0]\needs_delay.shift_register_reg[1][10] ;
  output \needs_delay.shift_register_reg[1][3] ;
  output [0:0]DI;
  input [0:0]\core_control_regs[6] ;
  input [8:0]p;
  input [0:0]CO;
  input [0:0]\needs_delay.shift_register_reg[5][7] ;
  input sclr;
  input [0:0]E;
  input aclk;
  input [7:0]y_intb;

  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]a;
  wire aclk;
  wire [0:0]\core_control_regs[6] ;
  wire \needs_delay.shift_register[1][3]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register[1][9]_i_2_n_0 ;
  wire [2:0]\needs_delay.shift_register_reg[1][10] ;
  wire \needs_delay.shift_register_reg[1][3] ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][9]_i_1_n_3 ;
  wire [0:0]\needs_delay.shift_register_reg[5][7] ;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [9:0]out_s;
  wire [8:0]p;
  wire [9:0]plusOp;
  wire reg_n_0;
  wire reg_n_1;
  wire sclr;
  wire [7:0]y_intb;
  wire [3:1]\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED ;

  assign s[8:0] = out_s[8:0];
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][10]_i_2 
       (.I0(out_s[9]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][10]_i_3__1 
       (.I0(out_s[9]),
        .I1(\core_control_regs[6] ),
        .O(S));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_2 
       (.I0(p[3]),
        .I1(y_intb[3]),
        .O(\needs_delay.shift_register[1][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_3 
       (.I0(p[2]),
        .I1(y_intb[2]),
        .O(\needs_delay.shift_register[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_4 
       (.I0(p[1]),
        .I1(y_intb[1]),
        .O(\needs_delay.shift_register[1][3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \needs_delay.shift_register[1][3]_i_5__4 
       (.I0(out_s[0]),
        .O(a));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(p[7]),
        .I1(y_intb[7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(p[6]),
        .I1(y_intb[6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(p[5]),
        .I1(y_intb[5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(p[4]),
        .I1(y_intb[4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \needs_delay.shift_register[1][9]_i_2 
       (.I0(p[8]),
        .O(\needs_delay.shift_register[1][9]_i_2_n_0 ));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1_n_3 }),
        .CYINIT(y_intb[0]),
        .DI(p[3:0]),
        .O(plusOp[3:0]),
        .S({\needs_delay.shift_register[1][3]_i_2_n_0 ,\needs_delay.shift_register[1][3]_i_3_n_0 ,\needs_delay.shift_register[1][3]_i_4_n_0 ,reg_n_1}));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1_n_0 ),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p[7:4]),
        .O(plusOp[7:4]),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 }));
  CARRY4 \needs_delay.shift_register_reg[1][9]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CO({\NLW_needs_delay.shift_register_reg[1][9]_i_1_CO_UNCONNECTED [3:1],\needs_delay.shift_register_reg[1][9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\needs_delay.shift_register[1][9]_i_2_n_0 }),
        .O({\NLW_needs_delay.shift_register_reg[1][9]_i_1_O_UNCONNECTED [3:2],plusOp[9:8]}),
        .S({1'b0,1'b0,1'b1,reg_n_0}));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized1_17 \reg 
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(out_s),
        .a({reg_n_0,reg_n_1}),
        .aclk(aclk),
        .\needs_delay.shift_register_reg[1][10] (\needs_delay.shift_register_reg[1][10] ),
        .\needs_delay.shift_register_reg[1][3]_0 (\needs_delay.shift_register_reg[1][3] ),
        .\needs_delay.shift_register_reg[5][7] (\needs_delay.shift_register_reg[5][7] ),
        .out({out_s[9:8],out_s[0]}),
        .p({p[8],p[0]}),
        .plusOp(plusOp),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized1
   (out,
    sclr,
    E,
    D,
    aclk);
  output [10:0]out;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire aclk;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [10:0]out_s;
  wire sclr;

  assign out[10:0] = out_s;
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2_7 \reg 
       (.D(D),
        .E(E),
        .Q(out_s),
        .aclk(aclk),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized1_8
   (out,
    sclr,
    E,
    D,
    aclk);
  output [10:0]out;
  input sclr;
  input [0:0]E;
  input [10:0]D;
  input aclk;

  wire [10:0]D;
  wire [0:0]E;
  wire aclk;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [10:0]out_s;
  wire sclr;

  assign out[10:0] = out_s;
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2_9 \reg 
       (.D(D),
        .E(E),
        .Q(out_s),
        .aclk(aclk),
        .sclr(sclr));
endmodule

(* ORIG_REF_NAME = "radd_sub_sclr_no" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_no__parameterized2
   (SR,
    s,
    resetn_out,
    E,
    aclk,
    \core_control_regs[6] ,
    \needs_delay.shift_register_reg[1][8] ,
    a,
    DI,
    S);
  output [0:0]SR;
  output [9:0]s;
  input resetn_out;
  input [0:0]E;
  input aclk;
  input [8:0]\core_control_regs[6] ;
  input [8:0]\needs_delay.shift_register_reg[1][8] ;
  input [0:0]a;
  input [0:0]DI;
  input [0:0]S;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]SR;
  wire [0:0]a;
  wire aclk;
  wire [8:0]\core_control_regs[6] ;
  wire \needs_delay.shift_register[1][10]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][3]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_2_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_3_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_4_n_0 ;
  wire \needs_delay.shift_register[1][7]_i_5_n_0 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][10]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][3]_i_1_n_3 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_0 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_1 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_2 ;
  wire \needs_delay.shift_register_reg[1][7]_i_1_n_3 ;
  wire [8:0]\needs_delay.shift_register_reg[1][8] ;
  (* RTL_KEEP = "true" *) (* USE_DSP = "no" *) wire [10:0]out_s;
  wire [10:0]plusOp;
  wire resetn_out;
  wire [3:2]\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED ;

  assign s[9:0] = out_s[9:0];
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][10]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][8] [8]),
        .I1(\core_control_regs[6] [8]),
        .O(\needs_delay.shift_register[1][10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][8] [3]),
        .I1(\core_control_regs[6] [3]),
        .O(\needs_delay.shift_register[1][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][8] [2]),
        .I1(\core_control_regs[6] [2]),
        .O(\needs_delay.shift_register[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][3]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][8] [1]),
        .I1(\core_control_regs[6] [1]),
        .O(\needs_delay.shift_register[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_2 
       (.I0(\needs_delay.shift_register_reg[1][8] [7]),
        .I1(\core_control_regs[6] [7]),
        .O(\needs_delay.shift_register[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_3 
       (.I0(\needs_delay.shift_register_reg[1][8] [6]),
        .I1(\core_control_regs[6] [6]),
        .O(\needs_delay.shift_register[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_4 
       (.I0(\needs_delay.shift_register_reg[1][8] [5]),
        .I1(\core_control_regs[6] [5]),
        .O(\needs_delay.shift_register[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \needs_delay.shift_register[1][7]_i_5 
       (.I0(\needs_delay.shift_register_reg[1][8] [4]),
        .I1(\core_control_regs[6] [4]),
        .O(\needs_delay.shift_register[1][7]_i_5_n_0 ));
  CARRY4 \needs_delay.shift_register_reg[1][10]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][7]_i_1_n_0 ),
        .CO({\NLW_needs_delay.shift_register_reg[1][10]_i_1_CO_UNCONNECTED [3:2],\needs_delay.shift_register_reg[1][10]_i_1_n_2 ,\needs_delay.shift_register_reg[1][10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,\needs_delay.shift_register_reg[1][8] [8]}),
        .O({\NLW_needs_delay.shift_register_reg[1][10]_i_1_O_UNCONNECTED [3],plusOp[10:8]}),
        .S({1'b0,1'b1,S,\needs_delay.shift_register[1][10]_i_4_n_0 }));
  CARRY4 \needs_delay.shift_register_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\needs_delay.shift_register_reg[1][3]_i_1_n_0 ,\needs_delay.shift_register_reg[1][3]_i_1_n_1 ,\needs_delay.shift_register_reg[1][3]_i_1_n_2 ,\needs_delay.shift_register_reg[1][3]_i_1_n_3 }),
        .CYINIT(\core_control_regs[6] [0]),
        .DI(\needs_delay.shift_register_reg[1][8] [3:0]),
        .O(plusOp[3:0]),
        .S({\needs_delay.shift_register[1][3]_i_2_n_0 ,\needs_delay.shift_register[1][3]_i_3_n_0 ,\needs_delay.shift_register[1][3]_i_4_n_0 ,a}));
  CARRY4 \needs_delay.shift_register_reg[1][7]_i_1 
       (.CI(\needs_delay.shift_register_reg[1][3]_i_1_n_0 ),
        .CO({\needs_delay.shift_register_reg[1][7]_i_1_n_0 ,\needs_delay.shift_register_reg[1][7]_i_1_n_1 ,\needs_delay.shift_register_reg[1][7]_i_1_n_2 ,\needs_delay.shift_register_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\needs_delay.shift_register_reg[1][8] [7:4]),
        .O(plusOp[7:4]),
        .S({\needs_delay.shift_register[1][7]_i_2_n_0 ,\needs_delay.shift_register[1][7]_i_3_n_0 ,\needs_delay.shift_register[1][7]_i_4_n_0 ,\needs_delay.shift_register[1][7]_i_5_n_0 }));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay_sclr__parameterized2 \reg 
       (.E(E),
        .Q(out_s),
        .SR(SR),
        .aclk(aclk),
        .plusOp(plusOp),
        .resetn_out(resetn_out));
endmodule

(* ORIG_REF_NAME = "rgb2ycrcb_core" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_rgb2ycrcb_core
   (SR,
    da,
    \core_control_regs[10] ,
    aclk,
    E,
    \core_control_regs[12] ,
    \core_control_regs[7] ,
    \core_control_regs[11] ,
    \core_control_regs[8] ,
    \core_control_regs[9] ,
    Q,
    \core_control_regs[6] ,
    resetn_out,
    \core_control_regs[0] ,
    \core_control_regs[1] ,
    \core_control_regs[2] ,
    \core_control_regs[3] ,
    \core_control_regs[4] ,
    \core_control_regs[5] );
  output [0:0]SR;
  output [23:0]da;
  input [16:0]\core_control_regs[10] ;
  input aclk;
  input [0:0]E;
  input [16:0]\core_control_regs[12] ;
  input [8:0]\core_control_regs[7] ;
  input [16:0]\core_control_regs[11] ;
  input [8:0]\core_control_regs[8] ;
  input [16:0]\core_control_regs[9] ;
  input [23:0]Q;
  input [8:0]\core_control_regs[6] ;
  input resetn_out;
  input [7:0]\core_control_regs[0] ;
  input [7:0]\core_control_regs[1] ;
  input [7:0]\core_control_regs[2] ;
  input [7:0]\core_control_regs[3] ;
  input [7:0]\core_control_regs[4] ;
  input [7:0]\core_control_regs[5] ;

  wire [0:0]E;
  wire [23:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire add_aRG_bBG_G_n_0;
  wire add_aRG_bBG_G_n_10;
  wire add_aRG_bBG_G_n_11;
  wire add_aRG_bBG_G_n_12;
  wire add_aRG_bBG_G_n_13;
  wire add_aRG_bBG_G_n_14;
  wire add_aRG_bBG_G_n_15;
  wire add_aRG_bBG_G_n_16;
  wire add_aRG_bBG_G_n_17;
  wire add_aRG_bBG_G_n_18;
  wire [8:0]bg;
  wire [10:0]by;
  wire \clip.max_Cb_n_0 ;
  wire \clip.max_Cb_n_1 ;
  wire \clip.max_Cb_n_10 ;
  wire \clip.max_Cb_n_11 ;
  wire \clip.max_Cb_n_12 ;
  wire \clip.max_Cb_n_13 ;
  wire \clip.max_Cb_n_14 ;
  wire \clip.max_Cb_n_15 ;
  wire \clip.max_Cb_n_16 ;
  wire \clip.max_Cb_n_17 ;
  wire \clip.max_Cb_n_2 ;
  wire \clip.max_Cb_n_3 ;
  wire \clip.max_Cb_n_4 ;
  wire \clip.max_Cb_n_5 ;
  wire \clip.max_Cb_n_6 ;
  wire \clip.max_Cb_n_7 ;
  wire \clip.max_Cb_n_8 ;
  wire \clip.max_Cb_n_9 ;
  wire \clip.max_Cr_n_0 ;
  wire \clip.max_Cr_n_1 ;
  wire \clip.max_Cr_n_10 ;
  wire \clip.max_Cr_n_11 ;
  wire \clip.max_Cr_n_12 ;
  wire \clip.max_Cr_n_13 ;
  wire \clip.max_Cr_n_14 ;
  wire \clip.max_Cr_n_15 ;
  wire \clip.max_Cr_n_16 ;
  wire \clip.max_Cr_n_17 ;
  wire \clip.max_Cr_n_2 ;
  wire \clip.max_Cr_n_3 ;
  wire \clip.max_Cr_n_4 ;
  wire \clip.max_Cr_n_5 ;
  wire \clip.max_Cr_n_6 ;
  wire \clip.max_Cr_n_7 ;
  wire \clip.max_Cr_n_8 ;
  wire \clip.max_Cr_n_9 ;
  wire \clip.max_Y_n_0 ;
  wire \clip.max_Y_n_1 ;
  wire \clip.max_Y_n_10 ;
  wire \clip.max_Y_n_11 ;
  wire \clip.max_Y_n_12 ;
  wire \clip.max_Y_n_13 ;
  wire \clip.max_Y_n_14 ;
  wire \clip.max_Y_n_15 ;
  wire \clip.max_Y_n_16 ;
  wire \clip.max_Y_n_17 ;
  wire \clip.max_Y_n_2 ;
  wire \clip.max_Y_n_3 ;
  wire \clip.max_Y_n_4 ;
  wire \clip.max_Y_n_5 ;
  wire \clip.max_Y_n_6 ;
  wire \clip.max_Y_n_7 ;
  wire \clip.max_Y_n_8 ;
  wire \clip.max_Y_n_9 ;
  wire [7:0]\core_control_regs[0] ;
  wire [16:0]\core_control_regs[10] ;
  wire [16:0]\core_control_regs[11] ;
  wire [16:0]\core_control_regs[12] ;
  wire [7:0]\core_control_regs[1] ;
  wire [7:0]\core_control_regs[2] ;
  wire [7:0]\core_control_regs[3] ;
  wire [7:0]\core_control_regs[4] ;
  wire [7:0]\core_control_regs[5] ;
  wire [8:0]\core_control_regs[6] ;
  wire [8:0]\core_control_regs[7] ;
  wire [8:0]\core_control_regs[8] ;
  wire [16:0]\core_control_regs[9] ;
  wire [23:0]da;
  wire del_B_n_0;
  wire del_B_n_1;
  wire del_B_n_2;
  wire del_B_n_3;
  wire del_B_n_4;
  wire del_B_n_5;
  wire del_B_n_6;
  wire del_B_n_7;
  wire del_B_n_8;
  wire del_R_n_0;
  wire del_R_n_1;
  wire del_R_n_2;
  wire del_R_n_3;
  wire del_R_n_4;
  wire del_R_n_5;
  wire del_R_n_6;
  wire del_R_n_7;
  wire del_R_n_8;
  wire del_Y_n_0;
  wire del_Y_n_1;
  wire del_Y_n_10;
  wire del_Y_n_11;
  wire del_Y_n_12;
  wire del_Y_n_13;
  wire del_Y_n_14;
  wire del_Y_n_15;
  wire del_Y_n_16;
  wire del_Y_n_17;
  wire del_Y_n_18;
  wire del_Y_n_19;
  wire del_Y_n_2;
  wire del_Y_n_3;
  wire del_Y_n_4;
  wire del_Y_n_5;
  wire del_Y_n_6;
  wire del_Y_n_7;
  wire del_Y_n_8;
  wire del_Y_n_9;
  wire resetn_out;
  wire [8:0]rg;
  wire [25:0]rgm;
  wire [10:0]ry;
  wire [0:0]\use_fabric.adder/p_0_in ;
  wire \v4_mac23.mac_cBY_n_10 ;
  wire \v4_mac23.mac_cBY_n_11 ;
  wire \v4_mac23.mac_cBY_n_2 ;
  wire \v4_mac23.mac_cBY_n_3 ;
  wire \v4_mac23.mac_cBY_n_4 ;
  wire \v4_mac23.mac_cBY_n_5 ;
  wire \v4_mac23.mac_cBY_n_6 ;
  wire \v4_mac23.mac_cBY_n_7 ;
  wire \v4_mac23.mac_cBY_n_8 ;
  wire \v4_mac23.mac_cBY_n_9 ;
  wire \v4_mac23.mac_cRY_n_10 ;
  wire \v4_mac23.mac_cRY_n_11 ;
  wire \v4_mac23.mac_cRY_n_2 ;
  wire \v4_mac23.mac_cRY_n_3 ;
  wire \v4_mac23.mac_cRY_n_4 ;
  wire \v4_mac23.mac_cRY_n_5 ;
  wire \v4_mac23.mac_cRY_n_6 ;
  wire \v4_mac23.mac_cRY_n_7 ;
  wire \v4_mac23.mac_cRY_n_8 ;
  wire \v4_mac23.mac_cRY_n_9 ;
  wire [8:0]y_int;
  wire [9:0]y_int_round;
  wire [24:16]y_inta_raw;
  wire [7:0]y_intb;
  wire [25:0]\NLW_v4_mac1.mult_aCr_p_UNCONNECTED ;
  wire [11:10]\NLW_v4_mac23.mac_cBY_p_UNCONNECTED ;
  wire [11:10]\NLW_v4_mac23.mac_cRY_p_UNCONNECTED ;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized0 add_aRG_bBG_G
       (.CO(del_B_n_8),
        .D({add_aRG_bBG_G_n_11,add_aRG_bBG_G_n_12,add_aRG_bBG_G_n_13}),
        .DI(add_aRG_bBG_G_n_18),
        .E(E),
        .S(add_aRG_bBG_G_n_0),
        .a(add_aRG_bBG_G_n_10),
        .aclk(aclk),
        .\core_control_regs[6] (\core_control_regs[6] [8]),
        .\needs_delay.shift_register_reg[1][10] ({add_aRG_bBG_G_n_14,add_aRG_bBG_G_n_15,add_aRG_bBG_G_n_16}),
        .\needs_delay.shift_register_reg[1][3] (add_aRG_bBG_G_n_17),
        .\needs_delay.shift_register_reg[5][7] (del_R_n_8),
        .p(y_inta_raw),
        .s(y_int),
        .sclr(SR),
        .y_intb(y_intb));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat \clamp.min_Cb 
       (.DI({\clip.max_Cb_n_14 ,\clip.max_Cb_n_15 ,\clip.max_Cb_n_16 ,\clip.max_Cb_n_17 }),
        .E(E),
        .Q({\clip.max_Cb_n_1 ,\clip.max_Cb_n_2 ,\clip.max_Cb_n_3 ,\clip.max_Cb_n_4 ,\clip.max_Cb_n_5 ,\clip.max_Cb_n_6 ,\clip.max_Cb_n_7 ,\clip.max_Cb_n_8 ,\clip.max_Cb_n_9 }),
        .S({\clip.max_Cb_n_10 ,\clip.max_Cb_n_11 ,\clip.max_Cb_n_12 ,\clip.max_Cb_n_13 }),
        .aclk(aclk),
        .\core_control_regs[3] (\core_control_regs[3] ),
        .da(da[15:8]),
        .\needs_delay.shift_register_reg[1][8] (\clip.max_Cb_n_0 ),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat_0 \clamp.min_Cr 
       (.DI({\clip.max_Cr_n_14 ,\clip.max_Cr_n_15 ,\clip.max_Cr_n_16 ,\clip.max_Cr_n_17 }),
        .E(E),
        .Q({\clip.max_Cr_n_1 ,\clip.max_Cr_n_2 ,\clip.max_Cr_n_3 ,\clip.max_Cr_n_4 ,\clip.max_Cr_n_5 ,\clip.max_Cr_n_6 ,\clip.max_Cr_n_7 ,\clip.max_Cr_n_8 ,\clip.max_Cr_n_9 }),
        .S({\clip.max_Cr_n_10 ,\clip.max_Cr_n_11 ,\clip.max_Cr_n_12 ,\clip.max_Cr_n_13 }),
        .aclk(aclk),
        .\core_control_regs[5] (\core_control_regs[5] ),
        .da(da[23:16]),
        .\needs_delay.shift_register_reg[1][8] (\clip.max_Cr_n_0 ),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_min_sat_1 \clamp.min_Y 
       (.DI({\clip.max_Y_n_14 ,\clip.max_Y_n_15 ,\clip.max_Y_n_16 ,\clip.max_Y_n_17 }),
        .E(E),
        .Q({\clip.max_Y_n_1 ,\clip.max_Y_n_2 ,\clip.max_Y_n_3 ,\clip.max_Y_n_4 ,\clip.max_Y_n_5 ,\clip.max_Y_n_6 ,\clip.max_Y_n_7 ,\clip.max_Y_n_8 ,\clip.max_Y_n_9 }),
        .S({\clip.max_Y_n_10 ,\clip.max_Y_n_11 ,\clip.max_Y_n_12 ,\clip.max_Y_n_13 }),
        .aclk(aclk),
        .\core_control_regs[1] (\core_control_regs[1] ),
        .da(da[7:0]),
        .\needs_delay.shift_register_reg[1][8] (\clip.max_Y_n_0 ),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat \clip.max_Cb 
       (.DI({\clip.max_Cb_n_14 ,\clip.max_Cb_n_15 ,\clip.max_Cb_n_16 ,\clip.max_Cb_n_17 }),
        .E(E),
        .Q({\clip.max_Cb_n_1 ,\clip.max_Cb_n_2 ,\clip.max_Cb_n_3 ,\clip.max_Cb_n_4 ,\clip.max_Cb_n_5 ,\clip.max_Cb_n_6 ,\clip.max_Cb_n_7 ,\clip.max_Cb_n_8 ,\clip.max_Cb_n_9 }),
        .S({\clip.max_Cb_n_10 ,\clip.max_Cb_n_11 ,\clip.max_Cb_n_12 ,\clip.max_Cb_n_13 }),
        .aclk(aclk),
        .\core_control_regs[2] (\core_control_regs[2] ),
        .\core_control_regs[3] (\core_control_regs[3] ),
        .\needs_delay.shift_register_reg[1][7] (\clip.max_Cb_n_0 ),
        .p({\v4_mac23.mac_cBY_n_2 ,\v4_mac23.mac_cBY_n_3 ,\v4_mac23.mac_cBY_n_4 ,\v4_mac23.mac_cBY_n_5 ,\v4_mac23.mac_cBY_n_6 ,\v4_mac23.mac_cBY_n_7 ,\v4_mac23.mac_cBY_n_8 ,\v4_mac23.mac_cBY_n_9 ,\v4_mac23.mac_cBY_n_10 ,\v4_mac23.mac_cBY_n_11 }),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat_2 \clip.max_Cr 
       (.DI({\clip.max_Cr_n_14 ,\clip.max_Cr_n_15 ,\clip.max_Cr_n_16 ,\clip.max_Cr_n_17 }),
        .E(E),
        .Q({\clip.max_Cr_n_1 ,\clip.max_Cr_n_2 ,\clip.max_Cr_n_3 ,\clip.max_Cr_n_4 ,\clip.max_Cr_n_5 ,\clip.max_Cr_n_6 ,\clip.max_Cr_n_7 ,\clip.max_Cr_n_8 ,\clip.max_Cr_n_9 }),
        .S({\clip.max_Cr_n_10 ,\clip.max_Cr_n_11 ,\clip.max_Cr_n_12 ,\clip.max_Cr_n_13 }),
        .aclk(aclk),
        .\core_control_regs[4] (\core_control_regs[4] ),
        .\core_control_regs[5] (\core_control_regs[5] ),
        .\needs_delay.shift_register_reg[1][7] (\clip.max_Cr_n_0 ),
        .p({\v4_mac23.mac_cRY_n_2 ,\v4_mac23.mac_cRY_n_3 ,\v4_mac23.mac_cRY_n_4 ,\v4_mac23.mac_cRY_n_5 ,\v4_mac23.mac_cRY_n_6 ,\v4_mac23.mac_cRY_n_7 ,\v4_mac23.mac_cRY_n_8 ,\v4_mac23.mac_cRY_n_9 ,\v4_mac23.mac_cRY_n_10 ,\v4_mac23.mac_cRY_n_11 }),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_max_sat_3 \clip.max_Y 
       (.DI({del_Y_n_16,del_Y_n_17,del_Y_n_18,del_Y_n_19}),
        .E(E),
        .Q({\clip.max_Y_n_1 ,\clip.max_Y_n_2 ,\clip.max_Y_n_3 ,\clip.max_Y_n_4 ,\clip.max_Y_n_5 ,\clip.max_Y_n_6 ,\clip.max_Y_n_7 ,\clip.max_Y_n_8 ,\clip.max_Y_n_9 }),
        .S({del_Y_n_12,del_Y_n_13,del_Y_n_14,del_Y_n_15}),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\core_control_regs[1] (\core_control_regs[1] ),
        .\needs_delay.shift_register_reg[1][7] (\clip.max_Y_n_0 ),
        .\needs_delay.shift_register_reg[1][7]_0 ({\clip.max_Y_n_10 ,\clip.max_Y_n_11 ,\clip.max_Y_n_12 ,\clip.max_Y_n_13 }),
        .\needs_delay.shift_register_reg[1][7]_1 ({\clip.max_Y_n_14 ,\clip.max_Y_n_15 ,\clip.max_Y_n_16 ,\clip.max_Y_n_17 }),
        .\needs_delay.shift_register_reg[3][0] (del_Y_n_9),
        .\needs_delay.shift_register_reg[3][1] (del_Y_n_8),
        .\needs_delay.shift_register_reg[3][2] (del_Y_n_7),
        .\needs_delay.shift_register_reg[3][3] (del_Y_n_6),
        .\needs_delay.shift_register_reg[3][4] (del_Y_n_5),
        .\needs_delay.shift_register_reg[3][5] (del_Y_n_4),
        .\needs_delay.shift_register_reg[3][6] (del_Y_n_3),
        .\needs_delay.shift_register_reg[3][7] (del_Y_n_2),
        .\needs_delay.shift_register_reg[3][8] (del_Y_n_10),
        .\needs_delay.shift_register_reg[3][8]_0 (del_Y_n_11),
        .\needs_delay.shift_register_reg[3][8]_1 (del_Y_n_1),
        .\needs_delay.shift_register_reg[3][9] (del_Y_n_0),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized0 del_B
       (.CO(del_B_n_8),
        .D({del_B_n_0,del_B_n_1,del_B_n_2,del_B_n_3,del_B_n_4,del_B_n_5,del_B_n_6,del_B_n_7}),
        .E(E),
        .Q(Q[15:8]),
        .aclk(aclk),
        .\needs_delay.shift_register_reg[1][0] (add_aRG_bBG_G_n_17),
        .s(y_int[7:1]));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay del_G
       (.E(E),
        .Q(Q[7:0]),
        .aclk(aclk),
        .y_intb(y_intb));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized0_4 del_R
       (.D({del_R_n_0,del_R_n_1,del_R_n_2,del_R_n_3,del_R_n_4,del_R_n_5,del_R_n_6,del_R_n_7}),
        .E(E),
        .Q(Q[23:16]),
        .aclk(aclk),
        .\needs_delay.shift_register_reg[1][0] (add_aRG_bBG_G_n_17),
        .\needs_delay.shift_register_reg[1][10] (del_R_n_8),
        .s(y_int[7:1]));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_delay__parameterized1 del_Y
       (.DI({del_Y_n_16,del_Y_n_17,del_Y_n_18,del_Y_n_19}),
        .E(E),
        .S({del_Y_n_12,del_Y_n_13,del_Y_n_14,del_Y_n_15}),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\needs_delay.shift_register_reg[1][0] (del_Y_n_9),
        .\needs_delay.shift_register_reg[1][1] (del_Y_n_8),
        .\needs_delay.shift_register_reg[1][2] (del_Y_n_7),
        .\needs_delay.shift_register_reg[1][3] (del_Y_n_6),
        .\needs_delay.shift_register_reg[1][4] (del_Y_n_5),
        .\needs_delay.shift_register_reg[1][5] (del_Y_n_4),
        .\needs_delay.shift_register_reg[1][6] (del_Y_n_3),
        .\needs_delay.shift_register_reg[1][7] (del_Y_n_2),
        .\needs_delay.shift_register_reg[1][8] (del_Y_n_1),
        .\needs_delay.shift_register_reg[1][9] (del_Y_n_0),
        .\needs_delay.shift_register_reg[1][9]_0 (del_Y_n_10),
        .\needs_delay.shift_register_reg[1][9]_1 (del_Y_n_11),
        .s(y_int_round));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mult mult_aRG
       (.E(E),
        .aclk(aclk),
        .c(rgm),
        .\core_control_regs[9] (\core_control_regs[9] ),
        .s(rg),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr sub_BG
       (.E(E),
        .Q(Q[15:1]),
        .aclk(aclk),
        .p_0_in(\use_fabric.adder/p_0_in ),
        .s(bg),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized1 sub_BY
       (.D({add_aRG_bBG_G_n_11,add_aRG_bBG_G_n_12,add_aRG_bBG_G_n_13,del_B_n_0,del_B_n_1,del_B_n_2,del_B_n_3,del_B_n_4,del_B_n_5,del_B_n_6,del_B_n_7}),
        .E(E),
        .aclk(aclk),
        .out(by),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr_5 sub_RG
       (.E(E),
        .Q({Q[23:16],Q[7:0]}),
        .aclk(aclk),
        .p_0_in(\use_fabric.adder/p_0_in ),
        .s(rg),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized1_6 sub_RY
       (.D({add_aRG_bBG_G_n_14,add_aRG_bBG_G_n_15,add_aRG_bBG_G_n_16,del_R_n_0,del_R_n_1,del_R_n_2,del_R_n_3,del_R_n_4,del_R_n_5,del_R_n_6,del_R_n_7}),
        .E(E),
        .aclk(aclk),
        .out(ry),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "9" *) 
  (* IWIDTHB = "17" *) 
  (* OWIDTH = "26" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac \v4_mac1.mult_aCr 
       (.a(bg),
        .b(\core_control_regs[10] ),
        .c(rgm),
        .ce(E),
        .clk(aclk),
        .p({\NLW_v4_mac1.mult_aCr_p_UNCONNECTED [25],y_inta_raw,\NLW_v4_mac1.mult_aCr_p_UNCONNECTED [15:0]}),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "11" *) 
  (* IWIDTHB = "17" *) 
  (* OWIDTH = "12" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac__parameterized0__1 \v4_mac23.mac_cBY 
       (.a(by),
        .b(\core_control_regs[12] ),
        .c({\core_control_regs[7] [8],\core_control_regs[7] [8],\core_control_regs[7] [8],\core_control_regs[7] }),
        .ce(E),
        .clk(aclk),
        .p({\NLW_v4_mac23.mac_cBY_p_UNCONNECTED [11:10],\v4_mac23.mac_cBY_n_2 ,\v4_mac23.mac_cBY_n_3 ,\v4_mac23.mac_cBY_n_4 ,\v4_mac23.mac_cBY_n_5 ,\v4_mac23.mac_cBY_n_6 ,\v4_mac23.mac_cBY_n_7 ,\v4_mac23.mac_cBY_n_8 ,\v4_mac23.mac_cBY_n_9 ,\v4_mac23.mac_cBY_n_10 ,\v4_mac23.mac_cBY_n_11 }),
        .sclr(SR));
  (* CREG = "0" *) 
  (* HAS_C = "1" *) 
  (* IWIDTHA = "11" *) 
  (* IWIDTHB = "17" *) 
  (* OWIDTH = "12" *) 
  (* ROUND_MODE = "0" *) 
  (* USE_DSP = "yes" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* mult_style = "pipe_block" *) 
  (* register_balancing = "yes" *) 
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mac__parameterized0 \v4_mac23.mac_cRY 
       (.a(ry),
        .b(\core_control_regs[11] ),
        .c({\core_control_regs[8] [8],\core_control_regs[8] [8],\core_control_regs[8] [8],\core_control_regs[8] }),
        .ce(E),
        .clk(aclk),
        .p({\NLW_v4_mac23.mac_cRY_p_UNCONNECTED [11:10],\v4_mac23.mac_cRY_n_2 ,\v4_mac23.mac_cRY_n_3 ,\v4_mac23.mac_cRY_n_4 ,\v4_mac23.mac_cRY_n_5 ,\v4_mac23.mac_cRY_n_6 ,\v4_mac23.mac_cRY_n_7 ,\v4_mac23.mac_cRY_n_8 ,\v4_mac23.mac_cRY_n_9 ,\v4_mac23.mac_cRY_n_10 ,\v4_mac23.mac_cRY_n_11 }),
        .sclr(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_round \y_needs_round.round_Y 
       (.DI(add_aRG_bBG_G_n_18),
        .E(E),
        .S(add_aRG_bBG_G_n_0),
        .a(add_aRG_bBG_G_n_10),
        .aclk(aclk),
        .\core_control_regs[6] (\core_control_regs[6] ),
        .\needs_delay.shift_register_reg[1][8] (y_int),
        .resetn_out(resetn_out),
        .s(y_int_round),
        .sclr(SR));
endmodule

(* ORIG_REF_NAME = "rgb2ycrcb_top" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_rgb2ycrcb_top
   (E,
    s_axis_video_tready,
    \GEN_HAS_IRQ.intr_err_set_d_reg[1] ,
    \GEN_HAS_IRQ.intr_err_set_d_reg[2] ,
    \GEN_HAS_IRQ.intr_err_set_d_reg[3] ,
    intc_if,
    O23,
    reg_update,
    m_axis_video_tvalid,
    \core_control_regs[10] ,
    aclk,
    \core_control_regs[12] ,
    \core_control_regs[7] ,
    \core_control_regs[11] ,
    \core_control_regs[8] ,
    \core_control_regs[9] ,
    resetn_out,
    \genr_control_regs[0] ,
    aclken,
    m_axis_video_tready,
    \core_control_regs[6] ,
    \time_control_regs[0] ,
    \core_control_regs[0] ,
    \core_control_regs[1] ,
    \core_control_regs[2] ,
    \core_control_regs[3] ,
    \core_control_regs[4] ,
    \core_control_regs[5] ,
    da,
    core_d_out,
    s_axis_video_tvalid);
  output [0:0]E;
  output s_axis_video_tready;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[1] ;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[2] ;
  output \GEN_HAS_IRQ.intr_err_set_d_reg[3] ;
  output [4:0]intc_if;
  output [25:0]O23;
  output reg_update;
  output m_axis_video_tvalid;
  input [16:0]\core_control_regs[10] ;
  input aclk;
  input [16:0]\core_control_regs[12] ;
  input [8:0]\core_control_regs[7] ;
  input [16:0]\core_control_regs[11] ;
  input [8:0]\core_control_regs[8] ;
  input [16:0]\core_control_regs[9] ;
  input resetn_out;
  input [2:0]\genr_control_regs[0] ;
  input aclken;
  input m_axis_video_tready;
  input [8:0]\core_control_regs[6] ;
  input [25:0]\time_control_regs[0] ;
  input [7:0]\core_control_regs[0] ;
  input [7:0]\core_control_regs[1] ;
  input [7:0]\core_control_regs[2] ;
  input [7:0]\core_control_regs[3] ;
  input [7:0]\core_control_regs[4] ;
  input [7:0]\core_control_regs[5] ;
  input [25:0]da;
  input core_d_out;
  input s_axis_video_tvalid;

  wire [0:0]E;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[1] ;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[2] ;
  wire \GEN_HAS_IRQ.intr_err_set_d_reg[3] ;
  wire [25:0]O23;
  wire \UOSD_AXIS_SYNC_FIFO/wen ;
  wire aclk;
  wire aclken;
  wire axi_control_n_12;
  wire axi_control_n_13;
  wire axi_in_fifo_n_1;
  wire axi_in_fifo_n_10;
  wire axi_in_fifo_n_11;
  wire axi_in_fifo_n_12;
  wire axi_in_fifo_n_13;
  wire axi_in_fifo_n_14;
  wire axi_in_fifo_n_15;
  wire axi_in_fifo_n_16;
  wire axi_in_fifo_n_17;
  wire axi_in_fifo_n_18;
  wire axi_in_fifo_n_19;
  wire axi_in_fifo_n_20;
  wire axi_in_fifo_n_21;
  wire axi_in_fifo_n_22;
  wire axi_in_fifo_n_23;
  wire axi_in_fifo_n_24;
  wire axi_in_fifo_n_25;
  wire axi_in_fifo_n_26;
  wire axi_in_fifo_n_27;
  wire axi_in_fifo_n_28;
  wire axi_in_fifo_n_5;
  wire axi_in_fifo_n_6;
  wire axi_in_fifo_n_7;
  wire axi_in_fifo_n_8;
  wire axi_in_fifo_n_9;
  wire axi_out_fifo_n_0;
  wire axi_out_fifo_n_1;
  wire axi_out_fifo_n_2;
  wire axi_out_fifo_n_3;
  wire [7:0]\core_control_regs[0] ;
  wire [16:0]\core_control_regs[10] ;
  wire [16:0]\core_control_regs[11] ;
  wire [16:0]\core_control_regs[12] ;
  wire [7:0]\core_control_regs[1] ;
  wire [7:0]\core_control_regs[2] ;
  wire [7:0]\core_control_regs[3] ;
  wire [7:0]\core_control_regs[4] ;
  wire [7:0]\core_control_regs[5] ;
  wire [8:0]\core_control_regs[6] ;
  wire [8:0]\core_control_regs[7] ;
  wire [8:0]\core_control_regs[8] ;
  wire [16:0]\core_control_regs[9] ;
  wire core_d_out;
  wire [25:0]da;
  wire fifo_wr_i;
  wire [2:0]\genr_control_regs[0] ;
  wire [4:0]intc_if;
  wire intcore_n_1;
  wire intcore_n_10;
  wire intcore_n_11;
  wire intcore_n_12;
  wire intcore_n_13;
  wire intcore_n_14;
  wire intcore_n_15;
  wire intcore_n_16;
  wire intcore_n_17;
  wire intcore_n_18;
  wire intcore_n_19;
  wire intcore_n_2;
  wire intcore_n_20;
  wire intcore_n_21;
  wire intcore_n_22;
  wire intcore_n_23;
  wire intcore_n_24;
  wire intcore_n_3;
  wire intcore_n_4;
  wire intcore_n_5;
  wire intcore_n_6;
  wire intcore_n_7;
  wire intcore_n_8;
  wire intcore_n_9;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire master_en;
  wire out_fifo_eol;
  wire out_fifo_sof;
  wire reg_update;
  wire resetn_out;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire sclr;
  wire [25:0]\time_control_regs[0] ;
  wire [23:0]vid_data_in_r;
  wire vid_eol_in;
  wire vid_sof_in;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_axi4s_control axi_control
       (.E(E),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[1] (\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[2] (\GEN_HAS_IRQ.intr_err_set_d_reg[2] ),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[3] (\GEN_HAS_IRQ.intr_err_set_d_reg[3] ),
        .SR(sclr),
        .aclk(aclk),
        .aclken(aclken),
        .core_d_out(core_d_out),
        .da({out_fifo_sof,out_fifo_eol}),
        .empty_match_reg(axi_in_fifo_n_1),
        .eof_i_reg_0(axi_control_n_12),
        .fifo_wr_i(fifo_wr_i),
        .full_int_reg(axi_out_fifo_n_0),
        .\genr_control_regs[0] ({\genr_control_regs[0] [2],\genr_control_regs[0] [0]}),
        .in_fifo_reset_reg_0(axi_control_n_13),
        .intc_if(intc_if),
        .master_en(master_en),
        .\read_ptr_int_reg[2] (axi_out_fifo_n_2),
        .\read_ptr_int_reg[3] (axi_out_fifo_n_1),
        .resetn_out(resetn_out),
        .t_qb({vid_sof_in,vid_eol_in}),
        .\time_control_regs[0] (\time_control_regs[0] ),
        .wen(\UOSD_AXIS_SYNC_FIFO/wen ),
        .\write_ptr_int_reg[2] (axi_out_fifo_n_3));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_axis_input_buffer axi_in_fifo
       (.Q({vid_sof_in,vid_eol_in,axi_in_fifo_n_5,axi_in_fifo_n_6,axi_in_fifo_n_7,axi_in_fifo_n_8,axi_in_fifo_n_9,axi_in_fifo_n_10,axi_in_fifo_n_11,axi_in_fifo_n_12,axi_in_fifo_n_13,axi_in_fifo_n_14,axi_in_fifo_n_15,axi_in_fifo_n_16,axi_in_fifo_n_17,axi_in_fifo_n_18,axi_in_fifo_n_19,axi_in_fifo_n_20,axi_in_fifo_n_21,axi_in_fifo_n_22,axi_in_fifo_n_23,axi_in_fifo_n_24,axi_in_fifo_n_25,axi_in_fifo_n_26,axi_in_fifo_n_27,axi_in_fifo_n_28}),
        .SR(sclr),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[3] (axi_in_fifo_n_1),
        .da(da),
        .fifo_rd_i_reg(axi_control_n_13),
        .\genr_control_regs[0] (\genr_control_regs[0] [1:0]),
        .master_en(master_en),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_axis_output_buffer axi_out_fifo
       (.\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] (axi_control_n_12),
        .O23(O23),
        .SR(sclr),
        .aclk(aclk),
        .aclken(aclken),
        .\col_cnt_reg[3] (axi_out_fifo_n_1),
        .core_d_out(core_d_out),
        .da({out_fifo_sof,out_fifo_eol,intcore_n_1,intcore_n_2,intcore_n_3,intcore_n_4,intcore_n_5,intcore_n_6,intcore_n_7,intcore_n_8,intcore_n_9,intcore_n_10,intcore_n_11,intcore_n_12,intcore_n_13,intcore_n_14,intcore_n_15,intcore_n_16,intcore_n_17,intcore_n_18,intcore_n_19,intcore_n_20,intcore_n_21,intcore_n_22,intcore_n_23,intcore_n_24}),
        .eol_late_i_reg(\GEN_HAS_IRQ.intr_err_set_d_reg[1] ),
        .fifo_wr_i(fifo_wr_i),
        .\genr_control_regs[0] (\genr_control_regs[0] [0]),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .\row_cnt_reg[12] (axi_out_fifo_n_2),
        .\row_cnt_reg[12]_0 (axi_out_fifo_n_3),
        .wen(\UOSD_AXIS_SYNC_FIFO/wen ),
        .\write_ptr_int_reg[0] (axi_out_fifo_n_0));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_rgb2ycrcb_core intcore
       (.E(E),
        .Q(vid_data_in_r),
        .SR(sclr),
        .aclk(aclk),
        .\core_control_regs[0] (\core_control_regs[0] ),
        .\core_control_regs[10] (\core_control_regs[10] ),
        .\core_control_regs[11] (\core_control_regs[11] ),
        .\core_control_regs[12] (\core_control_regs[12] ),
        .\core_control_regs[1] (\core_control_regs[1] ),
        .\core_control_regs[2] (\core_control_regs[2] ),
        .\core_control_regs[3] (\core_control_regs[3] ),
        .\core_control_regs[4] (\core_control_regs[4] ),
        .\core_control_regs[5] (\core_control_regs[5] ),
        .\core_control_regs[6] (\core_control_regs[6] ),
        .\core_control_regs[7] (\core_control_regs[7] ),
        .\core_control_regs[8] (\core_control_regs[8] ),
        .\core_control_regs[9] (\core_control_regs[9] ),
        .da({intcore_n_1,intcore_n_2,intcore_n_3,intcore_n_4,intcore_n_5,intcore_n_6,intcore_n_7,intcore_n_8,intcore_n_9,intcore_n_10,intcore_n_11,intcore_n_12,intcore_n_13,intcore_n_14,intcore_n_15,intcore_n_16,intcore_n_17,intcore_n_18,intcore_n_19,intcore_n_20,intcore_n_21,intcore_n_22,intcore_n_23,intcore_n_24}),
        .resetn_out(resetn_out));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[0] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_28),
        .Q(vid_data_in_r[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[10] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_18),
        .Q(vid_data_in_r[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[11] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_17),
        .Q(vid_data_in_r[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[12] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_16),
        .Q(vid_data_in_r[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[13] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_15),
        .Q(vid_data_in_r[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[14] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_14),
        .Q(vid_data_in_r[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[15] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_13),
        .Q(vid_data_in_r[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[16] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_12),
        .Q(vid_data_in_r[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[17] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_11),
        .Q(vid_data_in_r[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[18] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_10),
        .Q(vid_data_in_r[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[19] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_9),
        .Q(vid_data_in_r[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[1] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_27),
        .Q(vid_data_in_r[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[20] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_8),
        .Q(vid_data_in_r[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[21] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_7),
        .Q(vid_data_in_r[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[22] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_6),
        .Q(vid_data_in_r[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[23] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_5),
        .Q(vid_data_in_r[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[2] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_26),
        .Q(vid_data_in_r[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[3] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_25),
        .Q(vid_data_in_r[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[4] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_24),
        .Q(vid_data_in_r[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[5] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_23),
        .Q(vid_data_in_r[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[6] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_22),
        .Q(vid_data_in_r[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[7] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_21),
        .Q(vid_data_in_r[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[8] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_20),
        .Q(vid_data_in_r[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \vid_data_in_r_reg[9] 
       (.C(aclk),
        .CE(E),
        .D(axi_in_fifo_n_19),
        .Q(vid_data_in_r[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "round" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_round
   (sclr,
    s,
    resetn_out,
    E,
    aclk,
    \core_control_regs[6] ,
    \needs_delay.shift_register_reg[1][8] ,
    a,
    DI,
    S);
  output sclr;
  output [9:0]s;
  input resetn_out;
  input [0:0]E;
  input aclk;
  input [8:0]\core_control_regs[6] ;
  input [8:0]\needs_delay.shift_register_reg[1][8] ;
  input [0:0]a;
  input [0:0]DI;
  input [0:0]S;

  wire [0:0]DI;
  wire [0:0]E;
  wire [0:0]S;
  wire [0:0]a;
  wire aclk;
  wire [8:0]\core_control_regs[6] ;
  wire [8:0]\needs_delay.shift_register_reg[1][8] ;
  wire resetn_out;
  wire [9:0]s;
  wire sclr;

  TySOM_1_7Z030_v_rgb2ycrcb_0_0_radd_sub_sclr__parameterized2 adder
       (.DI(DI),
        .E(E),
        .S(S),
        .SR(sclr),
        .a(a),
        .aclk(aclk),
        .\core_control_regs[6] (\core_control_regs[6] ),
        .\needs_delay.shift_register_reg[1][8] (\needs_delay.shift_register_reg[1][8] ),
        .resetn_out(resetn_out),
        .s(s));
endmodule

(* ORIG_REF_NAME = "synch_fifo" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_synch_fifo
   (s_axis_tready_int_reg,
    \col_cnt_reg[3] ,
    reg_update,
    Q,
    SR,
    aclk,
    fifo_rd_i_reg,
    resetn_out,
    \genr_control_regs[0] ,
    aclken,
    s_axis_video_tvalid,
    s_axis_video_tready,
    da);
  output s_axis_tready_int_reg;
  output \col_cnt_reg[3] ;
  output reg_update;
  output [25:0]Q;
  input [0:0]SR;
  input aclk;
  input fifo_rd_i_reg;
  input resetn_out;
  input [1:0]\genr_control_regs[0] ;
  input aclken;
  input s_axis_video_tvalid;
  input s_axis_video_tready;
  input [25:0]da;

  wire [25:0]Q;
  wire [0:0]SR;
  wire aclk;
  wire aclken;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire \col_cnt_reg[3] ;
  wire [25:0]da;
  wire depth_match_i_1_n_0;
  wire depth_match_i_2_n_0;
  wire depth_match_reg_n_0;
  wire empty_match_i_1_n_0;
  wire empty_match_i_2_n_0;
  wire empty_match_i_3_n_0;
  wire fifo_rd_i_reg;
  wire [1:0]\genr_control_regs[0] ;
  wire mem1_n_4;
  wire p_0_in;
  wire [3:0]plusOp__0;
  wire [3:0]read_ptr_reg__0;
  wire reg_update;
  wire resetn_out;
  wire s_axis_tready_int_reg;
  wire s_axis_video_tready;
  wire s_axis_video_tvalid;
  wire vid_empty;
  wire \word_count[0]_i_1_n_0 ;
  wire \word_count[1]_i_1_n_0 ;
  wire \word_count[2]_i_1_n_0 ;
  wire \word_count[3]_i_1_n_0 ;
  wire \word_count[4]_i_1_n_0 ;
  wire \word_count[4]_i_2_n_0 ;
  wire \word_count[4]_i_3_n_0 ;
  wire \word_count_reg_n_0_[0] ;
  wire \word_count_reg_n_0_[1] ;
  wire \word_count_reg_n_0_[2] ;
  wire \word_count_reg_n_0_[3] ;
  wire \word_count_reg_n_0_[4] ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \col_cnt[12]_i_5 
       (.I0(vid_empty),
        .I1(fifo_rd_i_reg),
        .I2(\word_count_reg_n_0_[4] ),
        .I3(\word_count_reg_n_0_[1] ),
        .I4(\word_count_reg_n_0_[3] ),
        .I5(\word_count_reg_n_0_[2] ),
        .O(\col_cnt_reg[3] ));
  LUT6 #(
    .INIT(64'hA0A0A0B0A000A0A0)) 
    depth_match_i_1
       (.I0(depth_match_reg_n_0),
        .I1(empty_match_i_2_n_0),
        .I2(resetn_out),
        .I3(depth_match_i_2_n_0),
        .I4(\word_count_reg_n_0_[0] ),
        .I5(fifo_rd_i_reg),
        .O(depth_match_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    depth_match_i_2
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[2] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[1] ),
        .O(depth_match_i_2_n_0));
  FDRE depth_match_reg
       (.C(aclk),
        .CE(1'b1),
        .D(depth_match_i_1_n_0),
        .Q(depth_match_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFCFF4000)) 
    empty_match_i_1
       (.I0(fifo_rd_i_reg),
        .I1(\word_count_reg_n_0_[0] ),
        .I2(empty_match_i_2_n_0),
        .I3(empty_match_i_3_n_0),
        .I4(vid_empty),
        .O(empty_match_i_1_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    empty_match_i_2
       (.I0(s_axis_video_tready),
        .I1(s_axis_video_tvalid),
        .I2(aclken),
        .I3(\genr_control_regs[0] [0]),
        .I4(resetn_out),
        .O(empty_match_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    empty_match_i_3
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[2] ),
        .O(empty_match_i_3_n_0));
  FDSE empty_match_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_match_i_1_n_0),
        .Q(vid_empty),
        .S(SR));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_dp_ram_18 mem1
       (.D(addrb),
        .Q(read_ptr_reg__0),
        .aclk(aclk),
        .aclken(aclken),
        .da(da),
        .depth_match_reg(depth_match_reg_n_0),
        .fifo_rd_i_reg(fifo_rd_i_reg),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .p_0_in(p_0_in),
        .\read_ptr_reg[0] (mem1_n_4),
        .reg_update(reg_update),
        .resetn_out(resetn_out),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .sof_late_i_reg(Q),
        .vid_empty(vid_empty),
        .\write_ptr_reg[3] (addra));
  FDSE \read_ptr_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[0]),
        .Q(read_ptr_reg__0[0]),
        .S(SR));
  FDSE \read_ptr_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[1]),
        .Q(read_ptr_reg__0[1]),
        .S(SR));
  FDSE \read_ptr_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[2]),
        .Q(read_ptr_reg__0[2]),
        .S(SR));
  FDSE \read_ptr_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(addrb[3]),
        .Q(read_ptr_reg__0[3]),
        .S(SR));
  LUT4 #(
    .INIT(16'h1555)) 
    s_axis_tready_int_i_1
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[2] ),
        .I2(\word_count_reg_n_0_[3] ),
        .I3(\word_count_reg_n_0_[1] ),
        .O(s_axis_tready_int_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \word_count[0]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .O(\word_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h9A65)) 
    \word_count[1]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .I1(mem1_n_4),
        .I2(p_0_in),
        .I3(\word_count_reg_n_0_[1] ),
        .O(\word_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \word_count[2]_i_1 
       (.I0(p_0_in),
        .I1(mem1_n_4),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[2] ),
        .I4(\word_count_reg_n_0_[1] ),
        .O(\word_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFF2000FFBA0045)) 
    \word_count[3]_i_1 
       (.I0(\word_count_reg_n_0_[0] ),
        .I1(mem1_n_4),
        .I2(p_0_in),
        .I3(\word_count_reg_n_0_[1] ),
        .I4(\word_count_reg_n_0_[3] ),
        .I5(\word_count_reg_n_0_[2] ),
        .O(\word_count[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \word_count[4]_i_1 
       (.I0(p_0_in),
        .I1(mem1_n_4),
        .O(\word_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAA9AA)) 
    \word_count[4]_i_2 
       (.I0(\word_count_reg_n_0_[4] ),
        .I1(\word_count_reg_n_0_[3] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count[4]_i_3_n_0 ),
        .I4(\word_count_reg_n_0_[1] ),
        .I5(\word_count_reg_n_0_[2] ),
        .O(\word_count[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \word_count[4]_i_3 
       (.I0(mem1_n_4),
        .I1(p_0_in),
        .O(\word_count[4]_i_3_n_0 ));
  FDRE \word_count_reg[0] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[0]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[0] ),
        .R(SR));
  FDRE \word_count_reg[1] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[1]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[1] ),
        .R(SR));
  FDRE \word_count_reg[2] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[2]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[2] ),
        .R(SR));
  FDRE \word_count_reg[3] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[3]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[3] ),
        .R(SR));
  FDRE \word_count_reg[4] 
       (.C(aclk),
        .CE(\word_count[4]_i_1_n_0 ),
        .D(\word_count[4]_i_2_n_0 ),
        .Q(\word_count_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \write_ptr[0]_i_1 
       (.I0(addra[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_ptr[1]_i_1 
       (.I0(addra[0]),
        .I1(addra[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \write_ptr[2]_i_1 
       (.I0(addra[2]),
        .I1(addra[1]),
        .I2(addra[0]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_ptr[3]_i_1 
       (.I0(addra[3]),
        .I1(addra[0]),
        .I2(addra[1]),
        .I3(addra[2]),
        .O(plusOp__0[3]));
  FDRE \write_ptr_reg[0] 
       (.C(aclk),
        .CE(p_0_in),
        .D(plusOp__0[0]),
        .Q(addra[0]),
        .R(SR));
  FDRE \write_ptr_reg[1] 
       (.C(aclk),
        .CE(p_0_in),
        .D(plusOp__0[1]),
        .Q(addra[1]),
        .R(SR));
  FDRE \write_ptr_reg[2] 
       (.C(aclk),
        .CE(p_0_in),
        .D(plusOp__0[2]),
        .Q(addra[2]),
        .R(SR));
  FDRE \write_ptr_reg[3] 
       (.C(aclk),
        .CE(p_0_in),
        .D(plusOp__0[3]),
        .Q(addra[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "synch_fifo_fallthru" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_synch_fifo_fallthru
   (\write_ptr_int_reg[0]_0 ,
    \col_cnt_reg[3] ,
    \row_cnt_reg[12] ,
    \row_cnt_reg[12]_0 ,
    m_axis_video_tvalid,
    O23,
    SR,
    aclk,
    m_axis_video_tready,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ,
    \genr_control_regs[0] ,
    aclken,
    wen,
    fifo_wr_i,
    core_d_out,
    eol_late_i_reg,
    da);
  output \write_ptr_int_reg[0]_0 ;
  output \col_cnt_reg[3] ;
  output \row_cnt_reg[12] ;
  output \row_cnt_reg[12]_0 ;
  output m_axis_video_tvalid;
  output [25:0]O23;
  input [0:0]SR;
  input aclk;
  input m_axis_video_tready;
  input \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  input [0:0]\genr_control_regs[0] ;
  input aclken;
  input wen;
  input fifo_wr_i;
  input core_d_out;
  input eol_late_i_reg;
  input [25:0]da;

  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ;
  wire [1:4]L;
  wire [25:0]O23;
  wire [0:0]SR;
  wire aclk;
  wire aclken;
  wire axi_fifo_empty;
  wire \col_cnt[12]_i_10_n_0 ;
  wire \col_cnt[12]_i_11_n_0 ;
  wire \col_cnt[12]_i_12_n_0 ;
  wire \col_cnt[12]_i_13_n_0 ;
  wire \col_cnt[12]_i_14_n_0 ;
  wire \col_cnt[12]_i_9_n_0 ;
  wire \col_cnt_reg[3] ;
  wire core_d_out;
  wire [25:0]da;
  wire empty_int_i_1_n_0;
  wire empty_int_i_2_n_0;
  wire empty_int_i_3_n_0;
  wire empty_int_i_4_n_0;
  wire empty_int_i_5_n_0;
  wire eol_late_i_reg;
  wire eqOp0_out;
  wire fifo_wr_i;
  wire full_int_i_2_n_0;
  wire full_int_i_3_n_0;
  wire full_int_i_4_n_0;
  wire [0:0]\genr_control_regs[0] ;
  wire line_cnt_tc_i_10_n_0;
  wire line_cnt_tc_i_8_n_0;
  wire line_cnt_tc_i_9_n_0;
  wire m_axis_video_tready;
  wire m_axis_video_tvalid;
  wire mem1_n_0;
  wire mem1_n_1;
  wire mem1_n_2;
  wire mem1_n_3;
  wire mem1_n_4;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire \read_ptr_int_reg_n_0_[0] ;
  wire \read_ptr_int_reg_n_0_[1] ;
  wire \read_ptr_int_reg_n_0_[2] ;
  wire \read_ptr_int_reg_n_0_[3] ;
  wire \row_cnt_reg[12] ;
  wire \row_cnt_reg[12]_0 ;
  wire wen;
  wire \write_ptr_int[0]_i_1_n_0 ;
  wire \write_ptr_int[1]_i_1_n_0 ;
  wire \write_ptr_int[2]_i_1_n_0 ;
  wire \write_ptr_int[3]_i_1_n_0 ;
  wire \write_ptr_int_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hBD4242BD)) 
    \col_cnt[12]_i_10 
       (.I0(\read_ptr_int_reg_n_0_[0] ),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .I4(\read_ptr_int_reg_n_0_[1] ),
        .O(\col_cnt[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \col_cnt[12]_i_11 
       (.I0(L[1]),
        .I1(\read_ptr_int_reg_n_0_[3] ),
        .O(\col_cnt[12]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \col_cnt[12]_i_12 
       (.I0(L[2]),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .O(\col_cnt[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAE8AAEAEAEAEEFAE)) 
    \col_cnt[12]_i_13 
       (.I0(empty_int_i_4_n_0),
        .I1(\read_ptr_int_reg_n_0_[1] ),
        .I2(L[3]),
        .I3(\read_ptr_int_reg_n_0_[0] ),
        .I4(wen),
        .I5(L[4]),
        .O(\col_cnt[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hEF10F70808F7EF10)) 
    \col_cnt[12]_i_14 
       (.I0(L[4]),
        .I1(wen),
        .I2(\read_ptr_int_reg_n_0_[0] ),
        .I3(empty_int_i_4_n_0),
        .I4(\read_ptr_int_reg_n_0_[1] ),
        .I5(L[3]),
        .O(\col_cnt[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h85A85485A5AA55A5)) 
    \col_cnt[12]_i_6 
       (.I0(\col_cnt[12]_i_9_n_0 ),
        .I1(\col_cnt[12]_i_10_n_0 ),
        .I2(\col_cnt[12]_i_11_n_0 ),
        .I3(\col_cnt[12]_i_12_n_0 ),
        .I4(\col_cnt[12]_i_13_n_0 ),
        .I5(\col_cnt[12]_i_14_n_0 ),
        .O(\col_cnt_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \col_cnt[12]_i_9 
       (.I0(\read_ptr_int_reg_n_0_[3] ),
        .I1(L[1]),
        .I2(p_1_in1_in),
        .I3(p_0_in),
        .O(\col_cnt[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0441100010000441)) 
    empty_int_i_1
       (.I0(empty_int_i_2_n_0),
        .I1(L[1]),
        .I2(empty_int_i_3_n_0),
        .I3(\read_ptr_int_reg_n_0_[3] ),
        .I4(p_0_in),
        .I5(p_1_in1_in),
        .O(empty_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBE7DFFBEFFFFBE)) 
    empty_int_i_2
       (.I0(empty_int_i_4_n_0),
        .I1(L[4]),
        .I2(mem1_n_4),
        .I3(\read_ptr_int_reg_n_0_[1] ),
        .I4(L[3]),
        .I5(empty_int_i_5_n_0),
        .O(empty_int_i_2_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    empty_int_i_3
       (.I0(\read_ptr_int_reg_n_0_[1] ),
        .I1(axi_fifo_empty),
        .I2(m_axis_video_tready),
        .I3(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ),
        .I4(\read_ptr_int_reg_n_0_[0] ),
        .I5(\read_ptr_int_reg_n_0_[2] ),
        .O(empty_int_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    empty_int_i_4
       (.I0(L[2]),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .O(empty_int_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    empty_int_i_5
       (.I0(axi_fifo_empty),
        .I1(m_axis_video_tready),
        .I2(aclken),
        .I3(\genr_control_regs[0] ),
        .I4(\read_ptr_int_reg_n_0_[0] ),
        .O(empty_int_i_5_n_0));
  FDSE empty_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(empty_int_i_1_n_0),
        .Q(axi_fifo_empty),
        .S(SR));
  LUT6 #(
    .INIT(64'h4008080404808040)) 
    full_int_i_1
       (.I0(\read_ptr_int_reg_n_0_[3] ),
        .I1(full_int_i_2_n_0),
        .I2(p_0_in),
        .I3(L[1]),
        .I4(full_int_i_3_n_0),
        .I5(p_1_in1_in),
        .O(eqOp0_out));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h1441)) 
    full_int_i_2
       (.I0(full_int_i_4_n_0),
        .I1(L[4]),
        .I2(wen),
        .I3(\read_ptr_int_reg_n_0_[0] ),
        .O(full_int_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    full_int_i_3
       (.I0(L[2]),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .O(full_int_i_3_n_0));
  LUT6 #(
    .INIT(64'hF6666FFF9FFFF666)) 
    full_int_i_4
       (.I0(L[2]),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .I2(L[4]),
        .I3(wen),
        .I4(L[3]),
        .I5(\read_ptr_int_reg_n_0_[1] ),
        .O(full_int_i_4_n_0));
  FDRE full_int_reg
       (.C(aclk),
        .CE(1'b1),
        .D(eqOp0_out),
        .Q(\write_ptr_int_reg[0]_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    line_cnt_tc_i_10
       (.I0(L[3]),
        .I1(\read_ptr_int_reg_n_0_[1] ),
        .O(line_cnt_tc_i_10_n_0));
  LUT6 #(
    .INIT(64'hD02FFD0202FDD02F)) 
    line_cnt_tc_i_6
       (.I0(L[2]),
        .I1(\read_ptr_int_reg_n_0_[2] ),
        .I2(\col_cnt[12]_i_13_n_0 ),
        .I3(line_cnt_tc_i_8_n_0),
        .I4(L[1]),
        .I5(\read_ptr_int_reg_n_0_[3] ),
        .O(\row_cnt_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0000000086081061)) 
    line_cnt_tc_i_7
       (.I0(line_cnt_tc_i_9_n_0),
        .I1(line_cnt_tc_i_10_n_0),
        .I2(\read_ptr_int_reg_n_0_[2] ),
        .I3(L[2]),
        .I4(\col_cnt[12]_i_11_n_0 ),
        .I5(\col_cnt[12]_i_10_n_0 ),
        .O(\row_cnt_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    line_cnt_tc_i_8
       (.I0(p_0_in),
        .I1(p_1_in1_in),
        .O(line_cnt_tc_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFD4040FD)) 
    line_cnt_tc_i_9
       (.I0(\read_ptr_int_reg_n_0_[0] ),
        .I1(wen),
        .I2(L[4]),
        .I3(L[3]),
        .I4(\read_ptr_int_reg_n_0_[1] ),
        .O(line_cnt_tc_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT1 #(
    .INIT(2'h1)) 
    m_axis_video_tvalid_INST_0
       (.I0(axi_fifo_empty),
        .O(m_axis_video_tvalid));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_dp_ram mem1
       (.ADDRA({mem1_n_1,mem1_n_2,mem1_n_3,mem1_n_4}),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] (\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ),
        .O23(O23),
        .Q({\read_ptr_int_reg_n_0_[3] ,\read_ptr_int_reg_n_0_[2] ,\read_ptr_int_reg_n_0_[1] ,\read_ptr_int_reg_n_0_[0] }),
        .aclk(aclk),
        .aclken(aclken),
        .axi_fifo_empty(axi_fifo_empty),
        .da(da),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .m_axis_video_tready(m_axis_video_tready),
        .\read_ptr_int_reg[3] (mem1_n_0),
        .wen(wen),
        .\write_ptr_int_reg[3] ({L[1],L[2],L[3],L[4]}));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_ptr_int[4]_i_1 
       (.I0(p_0_in),
        .I1(\read_ptr_int_reg_n_0_[3] ),
        .I2(mem1_n_0),
        .I3(\read_ptr_int_reg_n_0_[2] ),
        .O(p_0_in0_in));
  FDRE \read_ptr_int_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_4),
        .Q(\read_ptr_int_reg_n_0_[0] ),
        .R(SR));
  FDRE \read_ptr_int_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_3),
        .Q(\read_ptr_int_reg_n_0_[1] ),
        .R(SR));
  FDRE \read_ptr_int_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_2),
        .Q(\read_ptr_int_reg_n_0_[2] ),
        .R(SR));
  FDRE \read_ptr_int_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(mem1_n_1),
        .Q(\read_ptr_int_reg_n_0_[3] ),
        .R(SR));
  FDRE \read_ptr_int_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_0_in0_in),
        .Q(p_0_in),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA6)) 
    \write_ptr_int[0]_i_1 
       (.I0(L[4]),
        .I1(fifo_wr_i),
        .I2(core_d_out),
        .I3(\write_ptr_int_reg[0]_0 ),
        .I4(eol_late_i_reg),
        .I5(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] ),
        .O(\write_ptr_int[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_ptr_int[1]_i_1 
       (.I0(L[4]),
        .I1(wen),
        .I2(L[3]),
        .O(\write_ptr_int[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_ptr_int[2]_i_1 
       (.I0(L[2]),
        .I1(L[4]),
        .I2(wen),
        .I3(L[3]),
        .O(\write_ptr_int[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \write_ptr_int[3]_i_1 
       (.I0(L[1]),
        .I1(L[3]),
        .I2(wen),
        .I3(L[4]),
        .I4(L[2]),
        .O(\write_ptr_int[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \write_ptr_int[4]_i_1 
       (.I0(p_1_in1_in),
        .I1(L[2]),
        .I2(L[4]),
        .I3(wen),
        .I4(L[3]),
        .I5(L[1]),
        .O(p_1_in));
  FDRE \write_ptr_int_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[0]_i_1_n_0 ),
        .Q(L[4]),
        .R(SR));
  FDRE \write_ptr_int_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[1]_i_1_n_0 ),
        .Q(L[3]),
        .R(SR));
  FDRE \write_ptr_int_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[2]_i_1_n_0 ),
        .Q(L[2]),
        .R(SR));
  FDRE \write_ptr_int_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\write_ptr_int[3]_i_1_n_0 ),
        .Q(L[1]),
        .R(SR));
  FDRE \write_ptr_int_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(p_1_in1_in),
        .R(SR));
endmodule

(* C_ACOEF = "19595" *) (* C_ACTIVE_COLS = "1920" *) (* C_ACTIVE_ROWS = "1080" *) 
(* C_BCOEF = "7471" *) (* C_CBMAX = "255" *) (* C_CBMIN = "0" *) 
(* C_CBOFFSET = "128" *) (* C_CCOEF = "57493" *) (* C_CRMAX = "255" *) 
(* C_CRMIN = "0" *) (* C_CROFFSET = "128" *) (* C_DCOEF = "32250" *) 
(* C_FAMILY = "zynq" *) (* C_HAS_AXI4_LITE = "1" *) (* C_HAS_CLAMP = "1" *) 
(* C_HAS_CLIP = "1" *) (* C_HAS_DEBUG = "0" *) (* C_HAS_INTC_IF = "0" *) 
(* C_MAX_COLS = "1920" *) (* C_M_AXIS_VIDEO_DATA_WIDTH = "8" *) (* C_M_AXIS_VIDEO_FORMAT = "1" *) 
(* C_M_AXIS_VIDEO_TDATA_WIDTH = "24" *) (* C_S_AXIS_VIDEO_DATA_WIDTH = "8" *) (* C_S_AXIS_VIDEO_FORMAT = "2" *) 
(* C_S_AXIS_VIDEO_TDATA_WIDTH = "24" *) (* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_CLK_FREQ_HZ = "100000000" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_YMAX = "255" *) (* C_YMIN = "0" *) 
(* C_YOFFSET = "16" *) (* ORIG_REF_NAME = "v_rgb2ycrcb" *) (* downgradeipidentifiedwarnings = "yes" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_v_rgb2ycrcb
   (s_axi_aclk,
    s_axi_aclken,
    s_axi_aresetn,
    aclk,
    aclken,
    aresetn,
    intc_if,
    irq,
    s_axis_video_tdata,
    s_axis_video_tready,
    s_axis_video_tvalid,
    s_axis_video_tlast,
    s_axis_video_tuser_sof,
    m_axis_video_tdata,
    m_axis_video_tvalid,
    m_axis_video_tready,
    m_axis_video_tlast,
    m_axis_video_tuser_sof,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  (* sigis = "CLK" *) input s_axi_aclk;
  input s_axi_aclken;
  (* sigis = "RST" *) input s_axi_aresetn;
  (* sigis = "CLK" *) input aclk;
  input aclken;
  (* sigis = "RST" *) input aresetn;
  output [8:0]intc_if;
  (* sigis = "INTR_LEVEL_HIGH" *) output irq;
  input [23:0]s_axis_video_tdata;
  output s_axis_video_tready;
  input s_axis_video_tvalid;
  input s_axis_video_tlast;
  input s_axis_video_tuser_sof;
  output [23:0]m_axis_video_tdata;
  output m_axis_video_tvalid;
  input m_axis_video_tready;
  output m_axis_video_tlast;
  output m_axis_video_tuser_sof;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire U_VIDEO_CTRL_n_318;
  wire U_VIDEO_CTRL_n_319;
  wire U_VIDEO_CTRL_n_320;
  wire aclk;
  wire aclken;
  wire aresetn;
  wire [15:0]\core_control_regs[0] ;
  wire [16:0]\core_control_regs[10] ;
  wire [16:0]\core_control_regs[11] ;
  wire [16:0]\core_control_regs[12] ;
  wire [15:0]\core_control_regs[1] ;
  wire [15:0]\core_control_regs[2] ;
  wire [15:0]\core_control_regs[3] ;
  wire [15:0]\core_control_regs[4] ;
  wire [15:0]\core_control_regs[5] ;
  wire [16:0]\core_control_regs[6] ;
  wire [16:0]\core_control_regs[7] ;
  wire [16:0]\core_control_regs[8] ;
  wire [16:0]\core_control_regs[9] ;
  wire core_d;
  wire [31:0]\genr_control_regs[0] ;
  wire [8:0]intc_if;
  wire irq;
  wire [23:0]m_axis_video_tdata;
  wire m_axis_video_tlast;
  wire m_axis_video_tready;
  wire m_axis_video_tuser_sof;
  wire m_axis_video_tvalid;
  wire reg_update;
  wire resetn;
  wire s_axi_aclk;
  wire s_axi_aclken;
  wire [8:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire [23:0]s_axis_video_tdata;
  wire s_axis_video_tlast;
  wire s_axis_video_tready;
  wire s_axis_video_tuser_sof;
  wire s_axis_video_tvalid;
  wire [28:0]\time_control_regs[0] ;
  wire NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED;
  wire NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED ;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED ;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED ;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED ;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED ;
  wire [31:16]\NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED ;
  wire [31:17]\NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[5]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[6]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_genr_control_regs[7]_UNCONNECTED ;
  wire [8:0]NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED;
  wire [31:0]NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED;
  wire [31:29]\NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED ;
  wire [31:0]\NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED ;

  (* C_COREGEN_PATCH = "0" *) 
  (* C_CORE_AXI_WRITE = "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000111111111111111111000000000000001111111111111111110000000000000011111111111111111100000000000000111111111111111111" *) 
  (* C_CORE_DBUFFER = "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111" *) 
  (* C_CORE_DEFAULT = "416'b00000000000000000000000011111111000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000100110010001011000000000000000000011101001011110000000000000000111000001001010100000000000000000111110111111010" *) 
  (* C_CORE_NUM_REGS = "13" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_GENR_AXI_WRITE = "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_GENR_DBUFFER = "256'b0000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_GENR_DEFAULT = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_GENR_NUM_REGS = "8" *) 
  (* C_GENR_SELFCLR = "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_HAS_AXI4_LITE = "1" *) 
  (* C_HAS_IRQ = "1" *) 
  (* C_IS_EVAL = "FALSE" *) 
  (* C_REVISION_NUMBER = "1" *) 
  (* C_SRESET_LENGTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_TIMEOUT_HOURS = "8" *) 
  (* C_TIMEOUT_MINS = "0" *) 
  (* C_TIME_AXI_WRITE = "64'b1111111111111111111111111111111100000000000000000000000000000111" *) 
  (* C_TIME_DBUFFER = "64'b1111111111111111111111111111111100000000000000000000000000000111" *) 
  (* C_TIME_DEFAULT = "64'b0000010000111000000001111000000000000000000000000000000000000000" *) 
  (* C_TIME_NUM_REGS = "2" *) 
  (* C_VERSION_MAJOR = "7" *) 
  (* C_VERSION_MINOR = "1" *) 
  (* C_VERSION_REVISION = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_ctrl U_VIDEO_CTRL
       (.aclk(s_axi_aclk),
        .aclk_en(s_axi_aclken),
        .aresetn(s_axi_aresetn),
        .\core_control_regs[0] ({\NLW_U_VIDEO_CTRL_core_control_regs[0]_UNCONNECTED [31:16],\core_control_regs[0] }),
        .\core_control_regs[10] ({\NLW_U_VIDEO_CTRL_core_control_regs[10]_UNCONNECTED [31:17],\core_control_regs[10] }),
        .\core_control_regs[11] ({\NLW_U_VIDEO_CTRL_core_control_regs[11]_UNCONNECTED [31:17],\core_control_regs[11] }),
        .\core_control_regs[12] ({\NLW_U_VIDEO_CTRL_core_control_regs[12]_UNCONNECTED [31:17],\core_control_regs[12] }),
        .\core_control_regs[1] ({\NLW_U_VIDEO_CTRL_core_control_regs[1]_UNCONNECTED [31:16],\core_control_regs[1] }),
        .\core_control_regs[2] ({\NLW_U_VIDEO_CTRL_core_control_regs[2]_UNCONNECTED [31:16],\core_control_regs[2] }),
        .\core_control_regs[3] ({\NLW_U_VIDEO_CTRL_core_control_regs[3]_UNCONNECTED [31:16],\core_control_regs[3] }),
        .\core_control_regs[4] ({\NLW_U_VIDEO_CTRL_core_control_regs[4]_UNCONNECTED [31:16],\core_control_regs[4] }),
        .\core_control_regs[5] ({\NLW_U_VIDEO_CTRL_core_control_regs[5]_UNCONNECTED [31:16],\core_control_regs[5] }),
        .\core_control_regs[6] ({\NLW_U_VIDEO_CTRL_core_control_regs[6]_UNCONNECTED [31:17],\core_control_regs[6] }),
        .\core_control_regs[7] ({\NLW_U_VIDEO_CTRL_core_control_regs[7]_UNCONNECTED [31:17],\core_control_regs[7] }),
        .\core_control_regs[8] ({\NLW_U_VIDEO_CTRL_core_control_regs[8]_UNCONNECTED [31:17],\core_control_regs[8] }),
        .\core_control_regs[9] ({\NLW_U_VIDEO_CTRL_core_control_regs[9]_UNCONNECTED [31:17],\core_control_regs[9] }),
        .core_d_out(core_d),
        .\core_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[10] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[11] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[12] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[2] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[3] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[4] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[5] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[6] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[7] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[8] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\core_status_regs[9] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_control_regs[0] (\genr_control_regs[0] ),
        .\genr_control_regs[1] (\NLW_U_VIDEO_CTRL_genr_control_regs[1]_UNCONNECTED [31:0]),
        .\genr_control_regs[2] (\NLW_U_VIDEO_CTRL_genr_control_regs[2]_UNCONNECTED [31:0]),
        .\genr_control_regs[3] (\NLW_U_VIDEO_CTRL_genr_control_regs[3]_UNCONNECTED [31:0]),
        .\genr_control_regs[4] (\NLW_U_VIDEO_CTRL_genr_control_regs[4]_UNCONNECTED [31:0]),
        .\genr_control_regs[5] (\NLW_U_VIDEO_CTRL_genr_control_regs[5]_UNCONNECTED [31:0]),
        .\genr_control_regs[6] (\NLW_U_VIDEO_CTRL_genr_control_regs[6]_UNCONNECTED [31:0]),
        .\genr_control_regs[7] (\NLW_U_VIDEO_CTRL_genr_control_regs[7]_UNCONNECTED [31:0]),
        .\genr_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,intc_if[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,intc_if[3:0]}),
        .\genr_status_regs[2] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,intc_if[8:5]}),
        .\genr_status_regs[3] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[4] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[5] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[6] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\genr_status_regs[7] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ipif_addr_out(NLW_U_VIDEO_CTRL_ipif_addr_out_UNCONNECTED[8:0]),
        .ipif_cs_out(NLW_U_VIDEO_CTRL_ipif_cs_out_UNCONNECTED),
        .ipif_data_out(NLW_U_VIDEO_CTRL_ipif_data_out_UNCONNECTED[31:0]),
        .ipif_rnw_out(NLW_U_VIDEO_CTRL_ipif_rnw_out_UNCONNECTED),
        .irq(irq),
        .reg_update(reg_update),
        .resetn_out(resetn),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .\time_control_regs[0] ({\NLW_U_VIDEO_CTRL_time_control_regs[0]_UNCONNECTED [31:29],\time_control_regs[0] [28:16],U_VIDEO_CTRL_n_318,U_VIDEO_CTRL_n_319,U_VIDEO_CTRL_n_320,\time_control_regs[0] [12:0]}),
        .\time_control_regs[1] (\NLW_U_VIDEO_CTRL_time_control_regs[1]_UNCONNECTED [31:0]),
        .\time_status_regs[0] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .\time_status_regs[1] ({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_aclk(aclk),
        .vid_aclk_en(aclken),
        .vid_aresetn(aresetn));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_rgb2ycrcb_top rgb2ycrcb_top_inst
       (.E(intc_if[0]),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[1] (intc_if[6]),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[2] (intc_if[7]),
        .\GEN_HAS_IRQ.intr_err_set_d_reg[3] (intc_if[8]),
        .O23({m_axis_video_tuser_sof,m_axis_video_tlast,m_axis_video_tdata}),
        .aclk(aclk),
        .aclken(aclken),
        .\core_control_regs[0] (\core_control_regs[0] [7:0]),
        .\core_control_regs[10] (\core_control_regs[10] ),
        .\core_control_regs[11] (\core_control_regs[11] ),
        .\core_control_regs[12] (\core_control_regs[12] ),
        .\core_control_regs[1] (\core_control_regs[1] [7:0]),
        .\core_control_regs[2] (\core_control_regs[2] [7:0]),
        .\core_control_regs[3] (\core_control_regs[3] [7:0]),
        .\core_control_regs[4] (\core_control_regs[4] [7:0]),
        .\core_control_regs[5] (\core_control_regs[5] [7:0]),
        .\core_control_regs[6] (\core_control_regs[6] [8:0]),
        .\core_control_regs[7] (\core_control_regs[7] [8:0]),
        .\core_control_regs[8] (\core_control_regs[8] [8:0]),
        .\core_control_regs[9] (\core_control_regs[9] ),
        .core_d_out(core_d),
        .da({s_axis_video_tuser_sof,s_axis_video_tlast,s_axis_video_tdata}),
        .\genr_control_regs[0] ({\genr_control_regs[0] [4],\genr_control_regs[0] [1:0]}),
        .intc_if(intc_if[5:1]),
        .m_axis_video_tready(m_axis_video_tready),
        .m_axis_video_tvalid(m_axis_video_tvalid),
        .reg_update(reg_update),
        .resetn_out(resetn),
        .s_axis_video_tready(s_axis_video_tready),
        .s_axis_video_tvalid(s_axis_video_tvalid),
        .\time_control_regs[0] ({\time_control_regs[0] [28:16],\time_control_regs[0] [12:0]}));
endmodule

(* ORIG_REF_NAME = "video_clock_cross" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_clock_cross
   (\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ,
    out_data,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ,
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] ,
    p_533_out,
    p_535_out,
    p_456_out,
    E,
    ipif_Addr,
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] ,
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ,
    write_ack_int,
    vid_aclk_en,
    D,
    \AXI4_LITE_INTERFACE.soft_resetn_reg ,
    \genr_control_regs[1] ,
    \genr_control_regs[2] ,
    \genr_control_regs[0] ,
    vid_aresetn,
    reg_update,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_1 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0 ,
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ,
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0 ,
    \time_status_regs[1] ,
    Q,
    \core_status_regs[12] ,
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 ,
    \AXI4_LITE_INTERFACE.proc_sync1_reg[44] ,
    vid_aclk);
  output \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ;
  output [32:0]out_data;
  output \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ;
  output \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ;
  output \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] ;
  output \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] ;
  output p_533_out;
  output p_535_out;
  output p_456_out;
  output [0:0]E;
  output [8:0]ipif_Addr;
  output [31:0]\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  output [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] ;
  output \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] ;
  output \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ;
  output [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ;
  input write_ack_int;
  input vid_aclk_en;
  input [2:0]D;
  input \AXI4_LITE_INTERFACE.soft_resetn_reg ;
  input [4:0]\genr_control_regs[1] ;
  input [3:0]\genr_control_regs[2] ;
  input [1:0]\genr_control_regs[0] ;
  input vid_aresetn;
  input reg_update;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_1 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0 ;
  input \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  input \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0 ;
  input [28:0]\time_status_regs[1] ;
  input [31:0]Q;
  input [13:0]\core_status_regs[12] ;
  input [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 ;
  input [44:0]\AXI4_LITE_INTERFACE.proc_sync1_reg[44] ;
  input vid_aclk;

  wire \AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ;
  wire [17:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] ;
  wire [0:0]\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2_n_0 ;
  wire [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] ;
  wire [0:0]\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] ;
  wire [31:0]\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ;
  (* shreg_extract = "no" *) wire [44:0]\AXI4_LITE_INTERFACE.proc_sync1_reg[44] ;
  wire \AXI4_LITE_INTERFACE.soft_resetn_reg ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ;
  wire \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ;
  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] ;
  wire \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_1 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0 ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] ;
  wire \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0 ;
  wire [31:0]Q;
  wire [13:0]\core_status_regs[12] ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[1]_1 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [44:0]\data_sync[2]_2 ;
  wire [1:0]\genr_control_regs[0] ;
  wire [4:0]\genr_control_regs[1] ;
  wire [3:0]\genr_control_regs[2] ;
  wire [3:3]\genr_control_regs_int[2] ;
  wire [8:0]ipif_Addr;
  wire p_456_out;
  wire p_533_out;
  wire p_535_out;
  wire reg_update;
  wire [28:0]\time_status_regs[1] ;
  wire vid_aclk;
  wire vid_aclk_en;
  wire vid_aresetn;
  wire write_ack_int;

  assign out_data[32] = \data_sync[2]_2 [42];
  assign out_data[31:0] = \data_sync[2]_2 [31:0];
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2 
       (.I0(ipif_Addr[4]),
        .I1(ipif_Addr[5]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[10][17]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[11][17]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ));
  LUT2 #(
    .INIT(4'h8)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_2_n_0 ),
        .I1(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_2 
       (.I0(write_ack_int),
        .I1(ipif_Addr[3]),
        .I2(ipif_Addr[4]),
        .I3(ipif_Addr[5]),
        .I4(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I5(\data_sync[2]_2 [42]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[12][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[1][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[2][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[3][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[0][15]_i_2_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_2 
       (.I0(ipif_Addr[5]),
        .I1(ipif_Addr[4]),
        .I2(ipif_Addr[3]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[5][15]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[4][15]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_2 
       (.I0(ipif_Addr[5]),
        .I1(ipif_Addr[4]),
        .I2(ipif_Addr[3]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[7][16]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[6][16]_i_2_n_0 ),
        .I3(write_ack_int),
        .I4(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[8][16]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .I2(\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ),
        .I3(ipif_Addr[3]),
        .I4(write_ack_int),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_2 
       (.I0(\data_sync[2]_2 [34]),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3 
       (.I0(ipif_Addr[5]),
        .I1(ipif_Addr[4]),
        .O(\AXI4_LITE_INTERFACE.core_control_regs_int[9][17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_1 
       (.I0(write_ack_int),
        .I1(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I3(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2 
       (.I0(ipif_Addr[3]),
        .I1(ipif_Addr[7]),
        .I2(ipif_Addr[4]),
        .I3(ipif_Addr[5]),
        .I4(ipif_Addr[6]),
        .I5(\data_sync[2]_2 [41]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h2)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_3 
       (.I0(\data_sync[2]_2 [34]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [0]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[1] [0]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [16]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[1] [4]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2 
       (.I0(write_ack_int),
        .I1(\AXI4_LITE_INTERFACE.genr_control_regs_int[0][31]_i_2_n_0 ),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I3(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [1]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[1] [1]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [2]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[1] [2]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[1][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.genr_control_regs_int[1][16]_i_2_n_0 ),
        .I1(\data_sync[2]_2 [3]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[1] [3]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][0]_i_1 
       (.I0(\genr_control_regs_int[2] ),
        .I1(\data_sync[2]_2 [0]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[2] [0]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][1]_i_1 
       (.I0(\genr_control_regs_int[2] ),
        .I1(\data_sync[2]_2 [1]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[2] [1]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][2]_i_1 
       (.I0(\genr_control_regs_int[2] ),
        .I1(\data_sync[2]_2 [2]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[2] [2]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] ));
  LUT6 #(
    .INIT(64'hD0008080D0D08080)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_1 
       (.I0(\genr_control_regs_int[2] ),
        .I1(\data_sync[2]_2 [3]),
        .I2(\AXI4_LITE_INTERFACE.soft_resetn_reg ),
        .I3(\data_sync[2]_2 [41]),
        .I4(\genr_control_regs[2] [3]),
        .I5(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[2][3]_i_2 
       (.I0(write_ack_int),
        .I1(\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2_n_0 ),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I3(vid_aclk_en),
        .O(\genr_control_regs_int[2] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_1 
       (.I0(write_ack_int),
        .I1(\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2_n_0 ),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I3(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2 
       (.I0(ipif_Addr[3]),
        .I1(ipif_Addr[7]),
        .I2(ipif_Addr[4]),
        .I3(ipif_Addr[5]),
        .I4(ipif_Addr[6]),
        .I5(\data_sync[2]_2 [41]),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs_int[3][16]_i_2_n_0 ));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[0]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [0]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [10]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [11]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[12]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_1 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [12]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[13]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [13]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[14]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [14]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[15]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [15]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [16]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [17]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [18]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[19]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [19]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[1]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [1]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[20]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [20]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[21]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [21]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[22]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [22]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[23]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [23]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [24]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [25]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[26]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [26]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[27]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [27]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[28]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [28]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[29]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [29]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[2]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [2]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[30]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [30]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [31]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[3]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [3]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[4]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [4]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[5]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [5]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[6]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [6]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[7]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [7]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[8]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [8]),
        .S(\data_sync[2]_2 [42]));
  MUXF7 \AXI4_LITE_INTERFACE.ipif_RdData_reg[9]_i_1 
       (.I0(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 ),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0 ),
        .O(\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] [9]),
        .S(\data_sync[2]_2 [42]));
  LUT3 #(
    .INIT(8'hE0)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_i_1 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\data_sync[2]_2 [41]),
        .I2(\data_sync[2]_2 [43]),
        .O(p_535_out));
  LUT5 #(
    .INIT(32'h04440000)) 
    \AXI4_LITE_INTERFACE.soft_resetn_i_1 
       (.I0(\genr_control_regs[0] [1]),
        .I1(vid_aresetn),
        .I2(\genr_control_regs[0] [0]),
        .I3(reg_update),
        .I4(\data_sync[2]_2 [44]),
        .O(p_456_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_1 
       (.I0(write_ack_int),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I3(vid_aclk_en),
        .O(E));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2 
       (.I0(ipif_Addr[3]),
        .I1(ipif_Addr[7]),
        .I2(ipif_Addr[5]),
        .I3(ipif_Addr[4]),
        .I4(ipif_Addr[6]),
        .I5(\data_sync[2]_2 [41]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[1][0]_i_1 
       (.I0(\data_sync[2]_2 [0]),
        .I1(write_ack_int),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ),
        .I3(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I4(vid_aclk_en),
        .I5(D[0]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[1][1]_i_1 
       (.I0(\data_sync[2]_2 [1]),
        .I1(write_ack_int),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ),
        .I3(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I4(vid_aclk_en),
        .I5(D[1]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] ));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int[1][2]_i_1 
       (.I0(\data_sync[2]_2 [2]),
        .I1(write_ack_int),
        .I2(\AXI4_LITE_INTERFACE.time_control_regs_int[0][31]_i_2_n_0 ),
        .I3(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I4(vid_aclk_en),
        .I5(D[2]),
        .O(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] ));
  LUT3 #(
    .INIT(8'h0E)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_i_2 
       (.I0(\data_sync[2]_2 [42]),
        .I1(\data_sync[2]_2 [41]),
        .I2(\data_sync[2]_2 [43]),
        .O(p_533_out));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][0]_i_1 
       (.I0(D[0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[0]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][10]_i_1 
       (.I0(\time_status_regs[1] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[10]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][11]_i_1 
       (.I0(\time_status_regs[1] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[11]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][12]_i_1 
       (.I0(\time_status_regs[1] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[12]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][13]_i_1 
       (.I0(\time_status_regs[1] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[13]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][14]_i_1 
       (.I0(\time_status_regs[1] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[14]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][15]_i_1 
       (.I0(\time_status_regs[1] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[15]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][16]_i_1 
       (.I0(\time_status_regs[1] [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[16]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1 
       (.I0(\time_status_regs[1] [14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[17]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][18]_i_1 
       (.I0(\time_status_regs[1] [15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[18]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][19]_i_1 
       (.I0(\time_status_regs[1] [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[19]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][1]_i_1 
       (.I0(D[1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[1]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][20]_i_1 
       (.I0(\time_status_regs[1] [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[20]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][21]_i_1 
       (.I0(\time_status_regs[1] [18]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[21]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][22]_i_1 
       (.I0(\time_status_regs[1] [19]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[22]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][23]_i_1 
       (.I0(\time_status_regs[1] [20]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[23]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][24]_i_1 
       (.I0(\time_status_regs[1] [21]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[24]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1 
       (.I0(\time_status_regs[1] [22]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[25]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][26]_i_1 
       (.I0(\time_status_regs[1] [23]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[26]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][27]_i_1 
       (.I0(\time_status_regs[1] [24]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[27]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][28]_i_1 
       (.I0(\time_status_regs[1] [25]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[28]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][29]_i_1 
       (.I0(\time_status_regs[1] [26]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[29]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][2]_i_1 
       (.I0(D[2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[2]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][30]_i_1 
       (.I0(\time_status_regs[1] [27]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[30]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1 
       (.I0(\time_status_regs[1] [28]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[31]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][3]_i_1 
       (.I0(\time_status_regs[1] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[3]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][4]_i_1 
       (.I0(\time_status_regs[1] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[4]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][5]_i_1 
       (.I0(\time_status_regs[1] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[5]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][6]_i_1 
       (.I0(\time_status_regs[1] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[6]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][7]_i_1 
       (.I0(\time_status_regs[1] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[7]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][8]_i_1 
       (.I0(\time_status_regs[1] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[8]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][9]_i_1 
       (.I0(\time_status_regs[1] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .I2(Q[9]),
        .O(\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][0]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [0]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][10]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [10]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][11]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [11]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][12]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [12]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][13]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][14]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [14]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][15]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [15]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][16]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [16]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][17]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [17]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][18]_i_1 
       (.I0(\core_status_regs[12] [0]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][19]_i_1 
       (.I0(\core_status_regs[12] [1]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][1]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [1]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][20]_i_1 
       (.I0(\core_status_regs[12] [2]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][21]_i_1 
       (.I0(\core_status_regs[12] [3]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][22]_i_1 
       (.I0(\core_status_regs[12] [4]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][23]_i_1 
       (.I0(\core_status_regs[12] [5]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][24]_i_1 
       (.I0(\core_status_regs[12] [6]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][25]_i_1 
       (.I0(\core_status_regs[12] [7]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][26]_i_1 
       (.I0(\core_status_regs[12] [8]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][27]_i_1 
       (.I0(\core_status_regs[12] [9]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][28]_i_1 
       (.I0(\core_status_regs[12] [10]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][29]_i_1 
       (.I0(\core_status_regs[12] [11]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][2]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [2]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][30]_i_1 
       (.I0(\core_status_regs[12] [12]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][31]_i_1 
       (.I0(\core_status_regs[12] [13]),
        .I1(\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][3]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [3]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][4]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [4]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][5]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [5]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][6]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [6]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][7]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [7]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][8]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [8]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg[6][9]_i_1 
       (.I0(\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 [9]),
        .I1(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 ),
        .O(\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [0]),
        .Q(\data_sync[0]_0 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [10]),
        .Q(\data_sync[0]_0 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [11]),
        .Q(\data_sync[0]_0 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [12]),
        .Q(\data_sync[0]_0 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [13]),
        .Q(\data_sync[0]_0 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [14]),
        .Q(\data_sync[0]_0 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [15]),
        .Q(\data_sync[0]_0 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [16]),
        .Q(\data_sync[0]_0 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [17]),
        .Q(\data_sync[0]_0 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [18]),
        .Q(\data_sync[0]_0 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [19]),
        .Q(\data_sync[0]_0 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [1]),
        .Q(\data_sync[0]_0 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [20]),
        .Q(\data_sync[0]_0 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [21]),
        .Q(\data_sync[0]_0 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [22]),
        .Q(\data_sync[0]_0 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [23]),
        .Q(\data_sync[0]_0 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [24]),
        .Q(\data_sync[0]_0 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [25]),
        .Q(\data_sync[0]_0 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [26]),
        .Q(\data_sync[0]_0 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [27]),
        .Q(\data_sync[0]_0 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [28]),
        .Q(\data_sync[0]_0 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [29]),
        .Q(\data_sync[0]_0 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [2]),
        .Q(\data_sync[0]_0 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [30]),
        .Q(\data_sync[0]_0 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [31]),
        .Q(\data_sync[0]_0 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [32]),
        .Q(\data_sync[0]_0 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [33]),
        .Q(\data_sync[0]_0 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [34]),
        .Q(\data_sync[0]_0 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [35]),
        .Q(\data_sync[0]_0 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [36]),
        .Q(\data_sync[0]_0 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [37]),
        .Q(\data_sync[0]_0 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [38]),
        .Q(\data_sync[0]_0 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [39]),
        .Q(\data_sync[0]_0 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [3]),
        .Q(\data_sync[0]_0 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [40]),
        .Q(\data_sync[0]_0 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [41]),
        .Q(\data_sync[0]_0 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [42]),
        .Q(\data_sync[0]_0 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [43]),
        .Q(\data_sync[0]_0 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [44]),
        .Q(\data_sync[0]_0 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [4]),
        .Q(\data_sync[0]_0 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [5]),
        .Q(\data_sync[0]_0 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [6]),
        .Q(\data_sync[0]_0 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [7]),
        .Q(\data_sync[0]_0 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [8]),
        .Q(\data_sync[0]_0 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.proc_sync1_reg[44] [9]),
        .Q(\data_sync[0]_0 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [0]),
        .Q(\data_sync[1]_1 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [10]),
        .Q(\data_sync[1]_1 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [11]),
        .Q(\data_sync[1]_1 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [12]),
        .Q(\data_sync[1]_1 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [13]),
        .Q(\data_sync[1]_1 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [14]),
        .Q(\data_sync[1]_1 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [15]),
        .Q(\data_sync[1]_1 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [16]),
        .Q(\data_sync[1]_1 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [17]),
        .Q(\data_sync[1]_1 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [18]),
        .Q(\data_sync[1]_1 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [19]),
        .Q(\data_sync[1]_1 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [1]),
        .Q(\data_sync[1]_1 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [20]),
        .Q(\data_sync[1]_1 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [21]),
        .Q(\data_sync[1]_1 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [22]),
        .Q(\data_sync[1]_1 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [23]),
        .Q(\data_sync[1]_1 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [24]),
        .Q(\data_sync[1]_1 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [25]),
        .Q(\data_sync[1]_1 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [26]),
        .Q(\data_sync[1]_1 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [27]),
        .Q(\data_sync[1]_1 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [28]),
        .Q(\data_sync[1]_1 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [29]),
        .Q(\data_sync[1]_1 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [2]),
        .Q(\data_sync[1]_1 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [30]),
        .Q(\data_sync[1]_1 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [31]),
        .Q(\data_sync[1]_1 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [32]),
        .Q(\data_sync[1]_1 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [33]),
        .Q(\data_sync[1]_1 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [34]),
        .Q(\data_sync[1]_1 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [35]),
        .Q(\data_sync[1]_1 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [36]),
        .Q(\data_sync[1]_1 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [37]),
        .Q(\data_sync[1]_1 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [38]),
        .Q(\data_sync[1]_1 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [39]),
        .Q(\data_sync[1]_1 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [3]),
        .Q(\data_sync[1]_1 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [40]),
        .Q(\data_sync[1]_1 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [41]),
        .Q(\data_sync[1]_1 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [42]),
        .Q(\data_sync[1]_1 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [43]),
        .Q(\data_sync[1]_1 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [44]),
        .Q(\data_sync[1]_1 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [4]),
        .Q(\data_sync[1]_1 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [5]),
        .Q(\data_sync[1]_1 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [6]),
        .Q(\data_sync[1]_1 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [7]),
        .Q(\data_sync[1]_1 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [8]),
        .Q(\data_sync[1]_1 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [9]),
        .Q(\data_sync[1]_1 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [0]),
        .Q(\data_sync[2]_2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [10]),
        .Q(\data_sync[2]_2 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [11]),
        .Q(\data_sync[2]_2 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [12]),
        .Q(\data_sync[2]_2 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [13]),
        .Q(\data_sync[2]_2 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [14]),
        .Q(\data_sync[2]_2 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [15]),
        .Q(\data_sync[2]_2 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [16]),
        .Q(\data_sync[2]_2 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [17]),
        .Q(\data_sync[2]_2 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [18]),
        .Q(\data_sync[2]_2 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [19]),
        .Q(\data_sync[2]_2 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [1]),
        .Q(\data_sync[2]_2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [20]),
        .Q(\data_sync[2]_2 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [21]),
        .Q(\data_sync[2]_2 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [22]),
        .Q(\data_sync[2]_2 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [23]),
        .Q(\data_sync[2]_2 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [24]),
        .Q(\data_sync[2]_2 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [25]),
        .Q(\data_sync[2]_2 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [26]),
        .Q(\data_sync[2]_2 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [27]),
        .Q(\data_sync[2]_2 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [28]),
        .Q(\data_sync[2]_2 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [29]),
        .Q(\data_sync[2]_2 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [2]),
        .Q(\data_sync[2]_2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [30]),
        .Q(\data_sync[2]_2 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [31]),
        .Q(\data_sync[2]_2 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][32] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [32]),
        .Q(\data_sync[2]_2 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][33] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [33]),
        .Q(\data_sync[2]_2 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][34] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [34]),
        .Q(\data_sync[2]_2 [34]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][35] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [35]),
        .Q(\data_sync[2]_2 [35]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][36] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [36]),
        .Q(\data_sync[2]_2 [36]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][37] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [37]),
        .Q(\data_sync[2]_2 [37]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][38] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [38]),
        .Q(\data_sync[2]_2 [38]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][39] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [39]),
        .Q(\data_sync[2]_2 [39]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [3]),
        .Q(\data_sync[2]_2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][40] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [40]),
        .Q(\data_sync[2]_2 [40]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][41] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [41]),
        .Q(\data_sync[2]_2 [41]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][42] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [42]),
        .Q(\data_sync[2]_2 [42]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][43] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [43]),
        .Q(\data_sync[2]_2 [43]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][44] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [44]),
        .Q(\data_sync[2]_2 [44]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [4]),
        .Q(\data_sync[2]_2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [5]),
        .Q(\data_sync[2]_2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [6]),
        .Q(\data_sync[2]_2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [7]),
        .Q(\data_sync[2]_2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [8]),
        .Q(\data_sync[2]_2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [9]),
        .Q(\data_sync[2]_2 [9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_1
       (.I0(\data_sync[2]_2 [40]),
        .O(ipif_Addr[8]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_2
       (.I0(\data_sync[2]_2 [39]),
        .O(ipif_Addr[7]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_3
       (.I0(\data_sync[2]_2 [38]),
        .O(ipif_Addr[6]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_4
       (.I0(\data_sync[2]_2 [37]),
        .O(ipif_Addr[5]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_5
       (.I0(\data_sync[2]_2 [36]),
        .O(ipif_Addr[4]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_6
       (.I0(\data_sync[2]_2 [35]),
        .O(ipif_Addr[3]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_7
       (.I0(\data_sync[2]_2 [34]),
        .O(ipif_Addr[2]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_8
       (.I0(\data_sync[2]_2 [33]),
        .O(ipif_Addr[1]));
  LUT1 #(
    .INIT(2'h2)) 
    ipif_Addr_inferred__0_i_9
       (.I0(\data_sync[2]_2 [32]),
        .O(ipif_Addr[0]));
endmodule

(* ORIG_REF_NAME = "video_clock_cross" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_clock_cross__parameterized0
   (p_526_out,
    out_data,
    p_528_out,
    \AXI4_LITE_INTERFACE.ipif_Error_reg ,
    write_ack_d2,
    write_ack_d1,
    read_ack_d2,
    read_ack_d1,
    in_data,
    aclk);
  output p_526_out;
  output [33:0]out_data;
  output p_528_out;
  output \AXI4_LITE_INTERFACE.ipif_Error_reg ;
  input write_ack_d2;
  input write_ack_d1;
  input read_ack_d2;
  input read_ack_d1;
  input [33:0]in_data;
  input aclk;

  wire \AXI4_LITE_INTERFACE.ipif_Error_reg ;
  wire aclk;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[0]_0 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[1]_1 ;
  (* async_reg = "true" *) (* shift_extract = "NO" *) (* shreg_extract = "no" *) wire [33:0]\data_sync[2]_2 ;
  (* shreg_extract = "no" *) wire [33:0]in_data;
  wire p_526_out;
  wire p_528_out;
  wire read_ack_d1;
  wire read_ack_d2;
  wire write_ack_d1;
  wire write_ack_d2;

  assign out_data[33:0] = \data_sync[2]_2 ;
  LUT6 #(
    .INIT(64'hF7F7F7F700F7F7F7)) 
    \AXI4_LITE_INTERFACE.ipif_Error_i_1 
       (.I0(read_ack_d1),
        .I1(\data_sync[2]_2 [32]),
        .I2(read_ack_d2),
        .I3(write_ack_d1),
        .I4(\data_sync[2]_2 [33]),
        .I5(write_ack_d2),
        .O(\AXI4_LITE_INTERFACE.ipif_Error_reg ));
  LUT3 #(
    .INIT(8'h40)) 
    \AXI4_LITE_INTERFACE.ipif_RdAck_i_1 
       (.I0(read_ack_d2),
        .I1(\data_sync[2]_2 [32]),
        .I2(read_ack_d1),
        .O(p_528_out));
  LUT3 #(
    .INIT(8'h40)) 
    \AXI4_LITE_INTERFACE.ipif_WrAck_i_1 
       (.I0(write_ack_d2),
        .I1(\data_sync[2]_2 [33]),
        .I2(write_ack_d1),
        .O(p_526_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[0]),
        .Q(\data_sync[0]_0 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[10]),
        .Q(\data_sync[0]_0 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[11]),
        .Q(\data_sync[0]_0 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[12]),
        .Q(\data_sync[0]_0 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[13]),
        .Q(\data_sync[0]_0 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[14]),
        .Q(\data_sync[0]_0 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[15]),
        .Q(\data_sync[0]_0 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[16]),
        .Q(\data_sync[0]_0 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[17]),
        .Q(\data_sync[0]_0 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[18]),
        .Q(\data_sync[0]_0 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[19]),
        .Q(\data_sync[0]_0 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[1]),
        .Q(\data_sync[0]_0 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[20]),
        .Q(\data_sync[0]_0 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[21]),
        .Q(\data_sync[0]_0 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[22]),
        .Q(\data_sync[0]_0 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[23]),
        .Q(\data_sync[0]_0 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[24]),
        .Q(\data_sync[0]_0 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[25]),
        .Q(\data_sync[0]_0 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[26]),
        .Q(\data_sync[0]_0 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[27]),
        .Q(\data_sync[0]_0 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[28]),
        .Q(\data_sync[0]_0 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[29]),
        .Q(\data_sync[0]_0 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[2]),
        .Q(\data_sync[0]_0 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[30]),
        .Q(\data_sync[0]_0 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[31]),
        .Q(\data_sync[0]_0 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[32]),
        .Q(\data_sync[0]_0 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[33]),
        .Q(\data_sync[0]_0 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[3]),
        .Q(\data_sync[0]_0 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[4]),
        .Q(\data_sync[0]_0 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[5]),
        .Q(\data_sync[0]_0 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[6]),
        .Q(\data_sync[0]_0 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[7]),
        .Q(\data_sync[0]_0 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[8]),
        .Q(\data_sync[0]_0 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[0][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(in_data[9]),
        .Q(\data_sync[0]_0 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [0]),
        .Q(\data_sync[1]_1 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [10]),
        .Q(\data_sync[1]_1 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [11]),
        .Q(\data_sync[1]_1 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [12]),
        .Q(\data_sync[1]_1 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [13]),
        .Q(\data_sync[1]_1 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [14]),
        .Q(\data_sync[1]_1 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [15]),
        .Q(\data_sync[1]_1 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [16]),
        .Q(\data_sync[1]_1 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [17]),
        .Q(\data_sync[1]_1 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [18]),
        .Q(\data_sync[1]_1 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [19]),
        .Q(\data_sync[1]_1 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [1]),
        .Q(\data_sync[1]_1 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [20]),
        .Q(\data_sync[1]_1 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [21]),
        .Q(\data_sync[1]_1 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [22]),
        .Q(\data_sync[1]_1 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [23]),
        .Q(\data_sync[1]_1 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [24]),
        .Q(\data_sync[1]_1 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [25]),
        .Q(\data_sync[1]_1 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [26]),
        .Q(\data_sync[1]_1 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [27]),
        .Q(\data_sync[1]_1 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [28]),
        .Q(\data_sync[1]_1 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [29]),
        .Q(\data_sync[1]_1 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [2]),
        .Q(\data_sync[1]_1 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [30]),
        .Q(\data_sync[1]_1 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [31]),
        .Q(\data_sync[1]_1 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [32]),
        .Q(\data_sync[1]_1 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [33]),
        .Q(\data_sync[1]_1 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [3]),
        .Q(\data_sync[1]_1 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [4]),
        .Q(\data_sync[1]_1 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [5]),
        .Q(\data_sync[1]_1 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [6]),
        .Q(\data_sync[1]_1 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [7]),
        .Q(\data_sync[1]_1 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [8]),
        .Q(\data_sync[1]_1 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[1][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[0]_0 [9]),
        .Q(\data_sync[1]_1 [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][0] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [0]),
        .Q(\data_sync[2]_2 [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][10] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [10]),
        .Q(\data_sync[2]_2 [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][11] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [11]),
        .Q(\data_sync[2]_2 [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][12] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [12]),
        .Q(\data_sync[2]_2 [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][13] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [13]),
        .Q(\data_sync[2]_2 [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][14] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [14]),
        .Q(\data_sync[2]_2 [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][15] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [15]),
        .Q(\data_sync[2]_2 [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][16] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [16]),
        .Q(\data_sync[2]_2 [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][17] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [17]),
        .Q(\data_sync[2]_2 [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][18] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [18]),
        .Q(\data_sync[2]_2 [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][19] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [19]),
        .Q(\data_sync[2]_2 [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][1] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [1]),
        .Q(\data_sync[2]_2 [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][20] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [20]),
        .Q(\data_sync[2]_2 [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][21] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [21]),
        .Q(\data_sync[2]_2 [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][22] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [22]),
        .Q(\data_sync[2]_2 [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][23] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [23]),
        .Q(\data_sync[2]_2 [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][24] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [24]),
        .Q(\data_sync[2]_2 [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][25] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [25]),
        .Q(\data_sync[2]_2 [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][26] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [26]),
        .Q(\data_sync[2]_2 [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][27] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [27]),
        .Q(\data_sync[2]_2 [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][28] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [28]),
        .Q(\data_sync[2]_2 [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][29] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [29]),
        .Q(\data_sync[2]_2 [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][2] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [2]),
        .Q(\data_sync[2]_2 [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][30] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [30]),
        .Q(\data_sync[2]_2 [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][31] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [31]),
        .Q(\data_sync[2]_2 [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][32] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [32]),
        .Q(\data_sync[2]_2 [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][33] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [33]),
        .Q(\data_sync[2]_2 [33]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][3] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [3]),
        .Q(\data_sync[2]_2 [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][4] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [4]),
        .Q(\data_sync[2]_2 [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][5] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [5]),
        .Q(\data_sync[2]_2 [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][6] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [6]),
        .Q(\data_sync[2]_2 [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][7] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [7]),
        .Q(\data_sync[2]_2 [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][8] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [8]),
        .Q(\data_sync[2]_2 [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  (* shift_extract = "NO" *) 
  FDRE \data_sync_reg[2][9] 
       (.C(aclk),
        .CE(1'b1),
        .D(\data_sync[1]_1 [9]),
        .Q(\data_sync[2]_2 [9]),
        .R(1'b0));
endmodule

(* C_COREGEN_PATCH = "0" *) (* C_CORE_AXI_WRITE = "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000111111111111111111000000000000001111111111111111110000000000000011111111111111111100000000000000111111111111111111" *) (* C_CORE_DBUFFER = "416'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111000000000000000111111111111111110000000000000001111111111111111100000000000000011111111111111111" *) 
(* C_CORE_DEFAULT = "416'b00000000000000000000000011111111000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000111111110000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000001000000000000000000000000100110010001011000000000000000000011101001011110000000000000000111000001001010100000000000000000111110111111010" *) (* C_CORE_NUM_REGS = "13" *) (* C_FAMILY = "zynq" *) 
(* C_GENR_AXI_WRITE = "256'b1100000000000000000000000011111100000000000000010000000000001111000000000000000000000000000011110000000000000001000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_GENR_DBUFFER = "256'b0000000000000000000000000010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_GENR_DEFAULT = "256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_GENR_NUM_REGS = "8" *) (* C_GENR_SELFCLR = "256'b0000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_HAS_AXI4_LITE = "1" *) 
(* C_HAS_IRQ = "1" *) (* C_IS_EVAL = "FALSE" *) (* C_REVISION_NUMBER = "1" *) 
(* C_SRESET_LENGTH = "1" *) (* C_S_AXI_ADDR_WIDTH = "9" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_TIMEOUT_HOURS = "8" *) (* C_TIMEOUT_MINS = "0" *) (* C_TIME_AXI_WRITE = "64'b1111111111111111111111111111111100000000000000000000000000000111" *) 
(* C_TIME_DBUFFER = "64'b1111111111111111111111111111111100000000000000000000000000000111" *) (* C_TIME_DEFAULT = "64'b0000010000111000000001111000000000000000000000000000000000000000" *) (* C_TIME_NUM_REGS = "2" *) 
(* C_VERSION_MAJOR = "7" *) (* C_VERSION_MINOR = "1" *) (* C_VERSION_REVISION = "0" *) 
(* ORIG_REF_NAME = "video_ctrl" *) (* downgradeipidentifiedwarnings = "yes" *) 
module TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_ctrl
   (aclk,
    aclk_en,
    aresetn,
    vid_aclk,
    vid_aclk_en,
    vid_aresetn,
    reg_update,
    irq,
    resetn_out,
    core_d_out,
    ipif_addr_out,
    ipif_rnw_out,
    ipif_cs_out,
    ipif_data_out,
    \genr_control_regs[0] ,
    \genr_control_regs[1] ,
    \genr_control_regs[2] ,
    \genr_control_regs[3] ,
    \genr_control_regs[4] ,
    \genr_control_regs[5] ,
    \genr_control_regs[6] ,
    \genr_control_regs[7] ,
    \genr_status_regs[0] ,
    \genr_status_regs[1] ,
    \genr_status_regs[2] ,
    \genr_status_regs[3] ,
    \genr_status_regs[4] ,
    \genr_status_regs[5] ,
    \genr_status_regs[6] ,
    \genr_status_regs[7] ,
    \time_control_regs[0] ,
    \time_control_regs[1] ,
    \time_status_regs[0] ,
    \time_status_regs[1] ,
    \core_control_regs[0] ,
    \core_control_regs[1] ,
    \core_control_regs[2] ,
    \core_control_regs[3] ,
    \core_control_regs[4] ,
    \core_control_regs[5] ,
    \core_control_regs[6] ,
    \core_control_regs[7] ,
    \core_control_regs[8] ,
    \core_control_regs[9] ,
    \core_control_regs[10] ,
    \core_control_regs[11] ,
    \core_control_regs[12] ,
    \core_status_regs[0] ,
    \core_status_regs[1] ,
    \core_status_regs[2] ,
    \core_status_regs[3] ,
    \core_status_regs[4] ,
    \core_status_regs[5] ,
    \core_status_regs[6] ,
    \core_status_regs[7] ,
    \core_status_regs[8] ,
    \core_status_regs[9] ,
    \core_status_regs[10] ,
    \core_status_regs[11] ,
    \core_status_regs[12] ,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready);
  input aclk;
  input aclk_en;
  input aresetn;
  input vid_aclk;
  input vid_aclk_en;
  input vid_aresetn;
  input reg_update;
  output irq;
  output resetn_out;
  output core_d_out;
  output [8:0]ipif_addr_out;
  output ipif_rnw_out;
  output ipif_cs_out;
  output [31:0]ipif_data_out;
  output [31:0]\genr_control_regs[0] ;
  output [31:0]\genr_control_regs[1] ;
  output [31:0]\genr_control_regs[2] ;
  output [31:0]\genr_control_regs[3] ;
  output [31:0]\genr_control_regs[4] ;
  output [31:0]\genr_control_regs[5] ;
  output [31:0]\genr_control_regs[6] ;
  output [31:0]\genr_control_regs[7] ;
  input [31:0]\genr_status_regs[0] ;
  input [31:0]\genr_status_regs[1] ;
  input [31:0]\genr_status_regs[2] ;
  input [31:0]\genr_status_regs[3] ;
  input [31:0]\genr_status_regs[4] ;
  input [31:0]\genr_status_regs[5] ;
  input [31:0]\genr_status_regs[6] ;
  input [31:0]\genr_status_regs[7] ;
  output [31:0]\time_control_regs[0] ;
  output [31:0]\time_control_regs[1] ;
  input [31:0]\time_status_regs[0] ;
  input [31:0]\time_status_regs[1] ;
  output [31:0]\core_control_regs[0] ;
  output [31:0]\core_control_regs[1] ;
  output [31:0]\core_control_regs[2] ;
  output [31:0]\core_control_regs[3] ;
  output [31:0]\core_control_regs[4] ;
  output [31:0]\core_control_regs[5] ;
  output [31:0]\core_control_regs[6] ;
  output [31:0]\core_control_regs[7] ;
  output [31:0]\core_control_regs[8] ;
  output [31:0]\core_control_regs[9] ;
  output [31:0]\core_control_regs[10] ;
  output [31:0]\core_control_regs[11] ;
  output [31:0]\core_control_regs[12] ;
  input [31:0]\core_status_regs[0] ;
  input [31:0]\core_status_regs[1] ;
  input [31:0]\core_status_regs[2] ;
  input [31:0]\core_status_regs[3] ;
  input [31:0]\core_status_regs[4] ;
  input [31:0]\core_status_regs[5] ;
  input [31:0]\core_status_regs[6] ;
  input [31:0]\core_status_regs[7] ;
  input [31:0]\core_status_regs[8] ;
  input [31:0]\core_status_regs[9] ;
  input [31:0]\core_status_regs[10] ;
  input [31:0]\core_status_regs[11] ;
  input [31:0]\core_status_regs[12] ;
  input [8:0]s_axi_awaddr;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [8:0]s_axi_araddr;
  input s_axi_arvalid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  input s_axi_rready;

  wire \<const0> ;
  wire \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_1 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_10 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_11 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_12 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_13 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_14 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_15 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_16 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_17 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_18 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_19 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_2 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_20 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_21 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_22 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_23 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_24 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_25 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_26 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_27 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_28 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_29 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_3 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_30 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_31 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_4 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_5 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_6 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_7 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_8 ;
  wire \AXI4_LITE_INTERFACE.CORE_MUX0_n_9 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_1 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_10 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_100 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_101 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_102 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_103 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_104 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_105 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_106 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_107 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_108 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_109 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_11 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_110 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_111 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_112 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_113 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_114 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_115 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_116 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_117 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_118 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_119 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_12 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_120 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_121 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_122 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_123 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_124 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_125 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_126 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_127 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_128 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_129 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_13 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_130 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_14 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_15 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_16 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_17 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_18 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_19 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_2 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_20 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_21 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_22 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_23 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_24 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_25 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_26 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_27 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_28 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_29 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_3 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_30 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_31 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_32 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_4 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_5 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_6 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_7 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_8 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_9 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_98 ;
  wire \AXI4_LITE_INTERFACE.GENR_MUX0_n_99 ;
  wire \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_34 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_35 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_36 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_37 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_38 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_39 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_40 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_41 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_42 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ;
  wire \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ;
  wire \AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ;
  wire \AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ;
  wire \AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ;
  wire \AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[0]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[1]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[2]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[3]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[0]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[1]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[2]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[3]_i_2_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_1_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_2_n_0 ;
  wire \GEN_HAS_IRQ.irq_i_3_n_0 ;
  wire aclk;
  wire aclk_en;
  wire aresetn;
  wire [15:0]\^core_control_regs[0] ;
  wire [17:0]\^core_control_regs[10] ;
  wire [17:0]\^core_control_regs[11] ;
  wire [17:0]\^core_control_regs[12] ;
  wire [15:0]\^core_control_regs[1] ;
  wire [15:0]\^core_control_regs[2] ;
  wire [15:0]\^core_control_regs[3] ;
  wire [15:0]\^core_control_regs[4] ;
  wire [15:0]\^core_control_regs[5] ;
  wire [16:0]\^core_control_regs[6] ;
  wire [16:0]\^core_control_regs[7] ;
  wire [16:0]\^core_control_regs[8] ;
  wire [17:0]\^core_control_regs[9] ;
  wire [400:0]core_regs;
  wire [31:0]\core_status_regs[0] ;
  wire [31:0]\core_status_regs[10] ;
  wire [31:0]\core_status_regs[11] ;
  wire [31:0]\core_status_regs[12] ;
  wire [31:0]\core_status_regs[1] ;
  wire [31:0]\core_status_regs[2] ;
  wire [31:0]\core_status_regs[3] ;
  wire [31:0]\core_status_regs[4] ;
  wire [31:0]\core_status_regs[5] ;
  wire [31:0]\core_status_regs[6] ;
  wire [31:0]\core_status_regs[7] ;
  wire [31:0]\core_status_regs[8] ;
  wire [31:0]\core_status_regs[9] ;
  wire [31:0]\^genr_control_regs[0] ;
  wire [16:0]\^genr_control_regs[1] ;
  wire [3:0]\^genr_control_regs[2] ;
  wire [16:0]\^genr_control_regs[3] ;
  wire [31:31]\genr_control_regs_int[0] ;
  wire [16:16]\genr_control_regs_int[3] ;
  wire [289:256]genr_regs;
  wire [31:0]\genr_status_regs[0] ;
  wire [31:0]\genr_status_regs[1] ;
  wire [31:0]\genr_status_regs[2] ;
  wire [31:0]\genr_status_regs[3] ;
  wire [31:0]\genr_status_regs[5] ;
  wire [31:0]\genr_status_regs[6] ;
  wire [31:0]\genr_status_regs[7] ;
  wire [30:0]\genr_status_regs_int_reg[1] ;
  wire [31:0]intr_err;
  wire [3:0]intr_err_clr_d;
  wire [31:0]intr_err_set_d;
  wire [16:0]intr_stat_clr_d;
  wire [30:0]intr_stat_set_d;
  (* MAX_FANOUT = "128" *) (* RTL_MAX_FANOUT = "found" *) wire [8:0]ipif_Addr;
  wire ipif_Error;
  wire ipif_RdAck;
  wire [31:0]ipif_RdData;
  wire ipif_WrAck;
  wire ipif_cs_out;
  wire [31:0]ipif_data_out;
  wire [8:0]ipif_proc_Addr_int;
  wire [1:0]ipif_proc_CS;
  wire ipif_proc_RNW;
  wire ipif_rnw_out;
  wire irq;
  wire p_0_in;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_17_in;
  wire p_18_in;
  wire p_19_in;
  wire p_1_in;
  wire p_20_in;
  wire p_21_in;
  wire p_22_in;
  wire p_23_in;
  wire p_24_in;
  wire p_25_in;
  wire p_26_in;
  wire p_27_in;
  wire p_28_in;
  wire p_29_in;
  wire p_2_in;
  wire p_30_in;
  wire p_31_in;
  wire p_3_in;
  wire p_456_out;
  wire p_4_in;
  wire p_526_out;
  wire p_528_out;
  wire p_533_out;
  wire p_534_out;
  wire p_535_out;
  wire p_5_in;
  wire p_6_in;
  wire p_7_in;
  wire [33:0]p_80_out;
  wire p_8_in;
  wire p_9_in;
  wire [44:0]proc_sync1;
  wire [3:3]read_ack_d;
  wire read_ack_d1;
  wire read_ack_d2;
  wire reg_update;
  wire resetn_out;
  wire [8:0]s_axi_araddr;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [8:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:1]\^s_axi_bresp ;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:1]\^s_axi_rresp ;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wvalid;
  wire [31:0]\time_control_regs[0] ;
  wire [2:0]\^time_control_regs[1] ;
  wire \time_control_regs_int[0] ;
  wire [31:0]\time_status_regs[1] ;
  wire vid_aclk;
  wire vid_aclk_en;
  wire vid_aresetn;
  wire write_ack;
  wire write_ack_d1;
  wire write_ack_d2;
  wire write_ack_e1;
  wire write_ack_e2;
  wire write_ack_int;

  assign \core_control_regs[0] [31] = \<const0> ;
  assign \core_control_regs[0] [30] = \<const0> ;
  assign \core_control_regs[0] [29] = \<const0> ;
  assign \core_control_regs[0] [28] = \<const0> ;
  assign \core_control_regs[0] [27] = \<const0> ;
  assign \core_control_regs[0] [26] = \<const0> ;
  assign \core_control_regs[0] [25] = \<const0> ;
  assign \core_control_regs[0] [24] = \<const0> ;
  assign \core_control_regs[0] [23] = \<const0> ;
  assign \core_control_regs[0] [22] = \<const0> ;
  assign \core_control_regs[0] [21] = \<const0> ;
  assign \core_control_regs[0] [20] = \<const0> ;
  assign \core_control_regs[0] [19] = \<const0> ;
  assign \core_control_regs[0] [18] = \<const0> ;
  assign \core_control_regs[0] [17] = \<const0> ;
  assign \core_control_regs[0] [16] = \<const0> ;
  assign \core_control_regs[0] [15:0] = \^core_control_regs[0] [15:0];
  assign \core_control_regs[10] [31] = \<const0> ;
  assign \core_control_regs[10] [30] = \<const0> ;
  assign \core_control_regs[10] [29] = \<const0> ;
  assign \core_control_regs[10] [28] = \<const0> ;
  assign \core_control_regs[10] [27] = \<const0> ;
  assign \core_control_regs[10] [26] = \<const0> ;
  assign \core_control_regs[10] [25] = \<const0> ;
  assign \core_control_regs[10] [24] = \<const0> ;
  assign \core_control_regs[10] [23] = \<const0> ;
  assign \core_control_regs[10] [22] = \<const0> ;
  assign \core_control_regs[10] [21] = \<const0> ;
  assign \core_control_regs[10] [20] = \<const0> ;
  assign \core_control_regs[10] [19] = \<const0> ;
  assign \core_control_regs[10] [18] = \<const0> ;
  assign \core_control_regs[10] [17:0] = \^core_control_regs[10] [17:0];
  assign \core_control_regs[11] [31] = \<const0> ;
  assign \core_control_regs[11] [30] = \<const0> ;
  assign \core_control_regs[11] [29] = \<const0> ;
  assign \core_control_regs[11] [28] = \<const0> ;
  assign \core_control_regs[11] [27] = \<const0> ;
  assign \core_control_regs[11] [26] = \<const0> ;
  assign \core_control_regs[11] [25] = \<const0> ;
  assign \core_control_regs[11] [24] = \<const0> ;
  assign \core_control_regs[11] [23] = \<const0> ;
  assign \core_control_regs[11] [22] = \<const0> ;
  assign \core_control_regs[11] [21] = \<const0> ;
  assign \core_control_regs[11] [20] = \<const0> ;
  assign \core_control_regs[11] [19] = \<const0> ;
  assign \core_control_regs[11] [18] = \<const0> ;
  assign \core_control_regs[11] [17:0] = \^core_control_regs[11] [17:0];
  assign \core_control_regs[12] [31] = \<const0> ;
  assign \core_control_regs[12] [30] = \<const0> ;
  assign \core_control_regs[12] [29] = \<const0> ;
  assign \core_control_regs[12] [28] = \<const0> ;
  assign \core_control_regs[12] [27] = \<const0> ;
  assign \core_control_regs[12] [26] = \<const0> ;
  assign \core_control_regs[12] [25] = \<const0> ;
  assign \core_control_regs[12] [24] = \<const0> ;
  assign \core_control_regs[12] [23] = \<const0> ;
  assign \core_control_regs[12] [22] = \<const0> ;
  assign \core_control_regs[12] [21] = \<const0> ;
  assign \core_control_regs[12] [20] = \<const0> ;
  assign \core_control_regs[12] [19] = \<const0> ;
  assign \core_control_regs[12] [18] = \<const0> ;
  assign \core_control_regs[12] [17:0] = \^core_control_regs[12] [17:0];
  assign \core_control_regs[1] [31] = \<const0> ;
  assign \core_control_regs[1] [30] = \<const0> ;
  assign \core_control_regs[1] [29] = \<const0> ;
  assign \core_control_regs[1] [28] = \<const0> ;
  assign \core_control_regs[1] [27] = \<const0> ;
  assign \core_control_regs[1] [26] = \<const0> ;
  assign \core_control_regs[1] [25] = \<const0> ;
  assign \core_control_regs[1] [24] = \<const0> ;
  assign \core_control_regs[1] [23] = \<const0> ;
  assign \core_control_regs[1] [22] = \<const0> ;
  assign \core_control_regs[1] [21] = \<const0> ;
  assign \core_control_regs[1] [20] = \<const0> ;
  assign \core_control_regs[1] [19] = \<const0> ;
  assign \core_control_regs[1] [18] = \<const0> ;
  assign \core_control_regs[1] [17] = \<const0> ;
  assign \core_control_regs[1] [16] = \<const0> ;
  assign \core_control_regs[1] [15:0] = \^core_control_regs[1] [15:0];
  assign \core_control_regs[2] [31] = \<const0> ;
  assign \core_control_regs[2] [30] = \<const0> ;
  assign \core_control_regs[2] [29] = \<const0> ;
  assign \core_control_regs[2] [28] = \<const0> ;
  assign \core_control_regs[2] [27] = \<const0> ;
  assign \core_control_regs[2] [26] = \<const0> ;
  assign \core_control_regs[2] [25] = \<const0> ;
  assign \core_control_regs[2] [24] = \<const0> ;
  assign \core_control_regs[2] [23] = \<const0> ;
  assign \core_control_regs[2] [22] = \<const0> ;
  assign \core_control_regs[2] [21] = \<const0> ;
  assign \core_control_regs[2] [20] = \<const0> ;
  assign \core_control_regs[2] [19] = \<const0> ;
  assign \core_control_regs[2] [18] = \<const0> ;
  assign \core_control_regs[2] [17] = \<const0> ;
  assign \core_control_regs[2] [16] = \<const0> ;
  assign \core_control_regs[2] [15:0] = \^core_control_regs[2] [15:0];
  assign \core_control_regs[3] [31] = \<const0> ;
  assign \core_control_regs[3] [30] = \<const0> ;
  assign \core_control_regs[3] [29] = \<const0> ;
  assign \core_control_regs[3] [28] = \<const0> ;
  assign \core_control_regs[3] [27] = \<const0> ;
  assign \core_control_regs[3] [26] = \<const0> ;
  assign \core_control_regs[3] [25] = \<const0> ;
  assign \core_control_regs[3] [24] = \<const0> ;
  assign \core_control_regs[3] [23] = \<const0> ;
  assign \core_control_regs[3] [22] = \<const0> ;
  assign \core_control_regs[3] [21] = \<const0> ;
  assign \core_control_regs[3] [20] = \<const0> ;
  assign \core_control_regs[3] [19] = \<const0> ;
  assign \core_control_regs[3] [18] = \<const0> ;
  assign \core_control_regs[3] [17] = \<const0> ;
  assign \core_control_regs[3] [16] = \<const0> ;
  assign \core_control_regs[3] [15:0] = \^core_control_regs[3] [15:0];
  assign \core_control_regs[4] [31] = \<const0> ;
  assign \core_control_regs[4] [30] = \<const0> ;
  assign \core_control_regs[4] [29] = \<const0> ;
  assign \core_control_regs[4] [28] = \<const0> ;
  assign \core_control_regs[4] [27] = \<const0> ;
  assign \core_control_regs[4] [26] = \<const0> ;
  assign \core_control_regs[4] [25] = \<const0> ;
  assign \core_control_regs[4] [24] = \<const0> ;
  assign \core_control_regs[4] [23] = \<const0> ;
  assign \core_control_regs[4] [22] = \<const0> ;
  assign \core_control_regs[4] [21] = \<const0> ;
  assign \core_control_regs[4] [20] = \<const0> ;
  assign \core_control_regs[4] [19] = \<const0> ;
  assign \core_control_regs[4] [18] = \<const0> ;
  assign \core_control_regs[4] [17] = \<const0> ;
  assign \core_control_regs[4] [16] = \<const0> ;
  assign \core_control_regs[4] [15:0] = \^core_control_regs[4] [15:0];
  assign \core_control_regs[5] [31] = \<const0> ;
  assign \core_control_regs[5] [30] = \<const0> ;
  assign \core_control_regs[5] [29] = \<const0> ;
  assign \core_control_regs[5] [28] = \<const0> ;
  assign \core_control_regs[5] [27] = \<const0> ;
  assign \core_control_regs[5] [26] = \<const0> ;
  assign \core_control_regs[5] [25] = \<const0> ;
  assign \core_control_regs[5] [24] = \<const0> ;
  assign \core_control_regs[5] [23] = \<const0> ;
  assign \core_control_regs[5] [22] = \<const0> ;
  assign \core_control_regs[5] [21] = \<const0> ;
  assign \core_control_regs[5] [20] = \<const0> ;
  assign \core_control_regs[5] [19] = \<const0> ;
  assign \core_control_regs[5] [18] = \<const0> ;
  assign \core_control_regs[5] [17] = \<const0> ;
  assign \core_control_regs[5] [16] = \<const0> ;
  assign \core_control_regs[5] [15:0] = \^core_control_regs[5] [15:0];
  assign \core_control_regs[6] [31] = \<const0> ;
  assign \core_control_regs[6] [30] = \<const0> ;
  assign \core_control_regs[6] [29] = \<const0> ;
  assign \core_control_regs[6] [28] = \<const0> ;
  assign \core_control_regs[6] [27] = \<const0> ;
  assign \core_control_regs[6] [26] = \<const0> ;
  assign \core_control_regs[6] [25] = \<const0> ;
  assign \core_control_regs[6] [24] = \<const0> ;
  assign \core_control_regs[6] [23] = \<const0> ;
  assign \core_control_regs[6] [22] = \<const0> ;
  assign \core_control_regs[6] [21] = \<const0> ;
  assign \core_control_regs[6] [20] = \<const0> ;
  assign \core_control_regs[6] [19] = \<const0> ;
  assign \core_control_regs[6] [18] = \<const0> ;
  assign \core_control_regs[6] [17] = \<const0> ;
  assign \core_control_regs[6] [16:0] = \^core_control_regs[6] [16:0];
  assign \core_control_regs[7] [31] = \<const0> ;
  assign \core_control_regs[7] [30] = \<const0> ;
  assign \core_control_regs[7] [29] = \<const0> ;
  assign \core_control_regs[7] [28] = \<const0> ;
  assign \core_control_regs[7] [27] = \<const0> ;
  assign \core_control_regs[7] [26] = \<const0> ;
  assign \core_control_regs[7] [25] = \<const0> ;
  assign \core_control_regs[7] [24] = \<const0> ;
  assign \core_control_regs[7] [23] = \<const0> ;
  assign \core_control_regs[7] [22] = \<const0> ;
  assign \core_control_regs[7] [21] = \<const0> ;
  assign \core_control_regs[7] [20] = \<const0> ;
  assign \core_control_regs[7] [19] = \<const0> ;
  assign \core_control_regs[7] [18] = \<const0> ;
  assign \core_control_regs[7] [17] = \<const0> ;
  assign \core_control_regs[7] [16:0] = \^core_control_regs[7] [16:0];
  assign \core_control_regs[8] [31] = \<const0> ;
  assign \core_control_regs[8] [30] = \<const0> ;
  assign \core_control_regs[8] [29] = \<const0> ;
  assign \core_control_regs[8] [28] = \<const0> ;
  assign \core_control_regs[8] [27] = \<const0> ;
  assign \core_control_regs[8] [26] = \<const0> ;
  assign \core_control_regs[8] [25] = \<const0> ;
  assign \core_control_regs[8] [24] = \<const0> ;
  assign \core_control_regs[8] [23] = \<const0> ;
  assign \core_control_regs[8] [22] = \<const0> ;
  assign \core_control_regs[8] [21] = \<const0> ;
  assign \core_control_regs[8] [20] = \<const0> ;
  assign \core_control_regs[8] [19] = \<const0> ;
  assign \core_control_regs[8] [18] = \<const0> ;
  assign \core_control_regs[8] [17] = \<const0> ;
  assign \core_control_regs[8] [16:0] = \^core_control_regs[8] [16:0];
  assign \core_control_regs[9] [31] = \<const0> ;
  assign \core_control_regs[9] [30] = \<const0> ;
  assign \core_control_regs[9] [29] = \<const0> ;
  assign \core_control_regs[9] [28] = \<const0> ;
  assign \core_control_regs[9] [27] = \<const0> ;
  assign \core_control_regs[9] [26] = \<const0> ;
  assign \core_control_regs[9] [25] = \<const0> ;
  assign \core_control_regs[9] [24] = \<const0> ;
  assign \core_control_regs[9] [23] = \<const0> ;
  assign \core_control_regs[9] [22] = \<const0> ;
  assign \core_control_regs[9] [21] = \<const0> ;
  assign \core_control_regs[9] [20] = \<const0> ;
  assign \core_control_regs[9] [19] = \<const0> ;
  assign \core_control_regs[9] [18] = \<const0> ;
  assign \core_control_regs[9] [17:0] = \^core_control_regs[9] [17:0];
  assign core_d_out = \<const0> ;
  assign \genr_control_regs[0] [31:30] = \^genr_control_regs[0] [31:30];
  assign \genr_control_regs[0] [29] = \<const0> ;
  assign \genr_control_regs[0] [28] = \<const0> ;
  assign \genr_control_regs[0] [27] = \<const0> ;
  assign \genr_control_regs[0] [26] = \<const0> ;
  assign \genr_control_regs[0] [25] = \<const0> ;
  assign \genr_control_regs[0] [24] = \<const0> ;
  assign \genr_control_regs[0] [23] = \<const0> ;
  assign \genr_control_regs[0] [22] = \<const0> ;
  assign \genr_control_regs[0] [21] = \<const0> ;
  assign \genr_control_regs[0] [20] = \<const0> ;
  assign \genr_control_regs[0] [19] = \<const0> ;
  assign \genr_control_regs[0] [18] = \<const0> ;
  assign \genr_control_regs[0] [17] = \<const0> ;
  assign \genr_control_regs[0] [16] = \<const0> ;
  assign \genr_control_regs[0] [15] = \<const0> ;
  assign \genr_control_regs[0] [14] = \<const0> ;
  assign \genr_control_regs[0] [13] = \<const0> ;
  assign \genr_control_regs[0] [12] = \<const0> ;
  assign \genr_control_regs[0] [11] = \<const0> ;
  assign \genr_control_regs[0] [10] = \<const0> ;
  assign \genr_control_regs[0] [9] = \<const0> ;
  assign \genr_control_regs[0] [8] = \<const0> ;
  assign \genr_control_regs[0] [7] = \<const0> ;
  assign \genr_control_regs[0] [6] = \<const0> ;
  assign \genr_control_regs[0] [5:0] = \^genr_control_regs[0] [5:0];
  assign \genr_control_regs[1] [31] = \<const0> ;
  assign \genr_control_regs[1] [30] = \<const0> ;
  assign \genr_control_regs[1] [29] = \<const0> ;
  assign \genr_control_regs[1] [28] = \<const0> ;
  assign \genr_control_regs[1] [27] = \<const0> ;
  assign \genr_control_regs[1] [26] = \<const0> ;
  assign \genr_control_regs[1] [25] = \<const0> ;
  assign \genr_control_regs[1] [24] = \<const0> ;
  assign \genr_control_regs[1] [23] = \<const0> ;
  assign \genr_control_regs[1] [22] = \<const0> ;
  assign \genr_control_regs[1] [21] = \<const0> ;
  assign \genr_control_regs[1] [20] = \<const0> ;
  assign \genr_control_regs[1] [19] = \<const0> ;
  assign \genr_control_regs[1] [18] = \<const0> ;
  assign \genr_control_regs[1] [17] = \<const0> ;
  assign \genr_control_regs[1] [16] = \^genr_control_regs[1] [16];
  assign \genr_control_regs[1] [15] = \<const0> ;
  assign \genr_control_regs[1] [14] = \<const0> ;
  assign \genr_control_regs[1] [13] = \<const0> ;
  assign \genr_control_regs[1] [12] = \<const0> ;
  assign \genr_control_regs[1] [11] = \<const0> ;
  assign \genr_control_regs[1] [10] = \<const0> ;
  assign \genr_control_regs[1] [9] = \<const0> ;
  assign \genr_control_regs[1] [8] = \<const0> ;
  assign \genr_control_regs[1] [7] = \<const0> ;
  assign \genr_control_regs[1] [6] = \<const0> ;
  assign \genr_control_regs[1] [5] = \<const0> ;
  assign \genr_control_regs[1] [4] = \<const0> ;
  assign \genr_control_regs[1] [3:0] = \^genr_control_regs[1] [3:0];
  assign \genr_control_regs[2] [31] = \<const0> ;
  assign \genr_control_regs[2] [30] = \<const0> ;
  assign \genr_control_regs[2] [29] = \<const0> ;
  assign \genr_control_regs[2] [28] = \<const0> ;
  assign \genr_control_regs[2] [27] = \<const0> ;
  assign \genr_control_regs[2] [26] = \<const0> ;
  assign \genr_control_regs[2] [25] = \<const0> ;
  assign \genr_control_regs[2] [24] = \<const0> ;
  assign \genr_control_regs[2] [23] = \<const0> ;
  assign \genr_control_regs[2] [22] = \<const0> ;
  assign \genr_control_regs[2] [21] = \<const0> ;
  assign \genr_control_regs[2] [20] = \<const0> ;
  assign \genr_control_regs[2] [19] = \<const0> ;
  assign \genr_control_regs[2] [18] = \<const0> ;
  assign \genr_control_regs[2] [17] = \<const0> ;
  assign \genr_control_regs[2] [16] = \<const0> ;
  assign \genr_control_regs[2] [15] = \<const0> ;
  assign \genr_control_regs[2] [14] = \<const0> ;
  assign \genr_control_regs[2] [13] = \<const0> ;
  assign \genr_control_regs[2] [12] = \<const0> ;
  assign \genr_control_regs[2] [11] = \<const0> ;
  assign \genr_control_regs[2] [10] = \<const0> ;
  assign \genr_control_regs[2] [9] = \<const0> ;
  assign \genr_control_regs[2] [8] = \<const0> ;
  assign \genr_control_regs[2] [7] = \<const0> ;
  assign \genr_control_regs[2] [6] = \<const0> ;
  assign \genr_control_regs[2] [5] = \<const0> ;
  assign \genr_control_regs[2] [4] = \<const0> ;
  assign \genr_control_regs[2] [3:0] = \^genr_control_regs[2] [3:0];
  assign \genr_control_regs[3] [31] = \<const0> ;
  assign \genr_control_regs[3] [30] = \<const0> ;
  assign \genr_control_regs[3] [29] = \<const0> ;
  assign \genr_control_regs[3] [28] = \<const0> ;
  assign \genr_control_regs[3] [27] = \<const0> ;
  assign \genr_control_regs[3] [26] = \<const0> ;
  assign \genr_control_regs[3] [25] = \<const0> ;
  assign \genr_control_regs[3] [24] = \<const0> ;
  assign \genr_control_regs[3] [23] = \<const0> ;
  assign \genr_control_regs[3] [22] = \<const0> ;
  assign \genr_control_regs[3] [21] = \<const0> ;
  assign \genr_control_regs[3] [20] = \<const0> ;
  assign \genr_control_regs[3] [19] = \<const0> ;
  assign \genr_control_regs[3] [18] = \<const0> ;
  assign \genr_control_regs[3] [17] = \<const0> ;
  assign \genr_control_regs[3] [16] = \^genr_control_regs[3] [16];
  assign \genr_control_regs[3] [15] = \<const0> ;
  assign \genr_control_regs[3] [14] = \<const0> ;
  assign \genr_control_regs[3] [13] = \<const0> ;
  assign \genr_control_regs[3] [12] = \<const0> ;
  assign \genr_control_regs[3] [11] = \<const0> ;
  assign \genr_control_regs[3] [10] = \<const0> ;
  assign \genr_control_regs[3] [9] = \<const0> ;
  assign \genr_control_regs[3] [8] = \<const0> ;
  assign \genr_control_regs[3] [7] = \<const0> ;
  assign \genr_control_regs[3] [6] = \<const0> ;
  assign \genr_control_regs[3] [5] = \<const0> ;
  assign \genr_control_regs[3] [4] = \<const0> ;
  assign \genr_control_regs[3] [3:0] = \^genr_control_regs[3] [3:0];
  assign \genr_control_regs[4] [31] = \<const0> ;
  assign \genr_control_regs[4] [30] = \<const0> ;
  assign \genr_control_regs[4] [29] = \<const0> ;
  assign \genr_control_regs[4] [28] = \<const0> ;
  assign \genr_control_regs[4] [27] = \<const0> ;
  assign \genr_control_regs[4] [26] = \<const0> ;
  assign \genr_control_regs[4] [25] = \<const0> ;
  assign \genr_control_regs[4] [24] = \<const0> ;
  assign \genr_control_regs[4] [23] = \<const0> ;
  assign \genr_control_regs[4] [22] = \<const0> ;
  assign \genr_control_regs[4] [21] = \<const0> ;
  assign \genr_control_regs[4] [20] = \<const0> ;
  assign \genr_control_regs[4] [19] = \<const0> ;
  assign \genr_control_regs[4] [18] = \<const0> ;
  assign \genr_control_regs[4] [17] = \<const0> ;
  assign \genr_control_regs[4] [16] = \<const0> ;
  assign \genr_control_regs[4] [15] = \<const0> ;
  assign \genr_control_regs[4] [14] = \<const0> ;
  assign \genr_control_regs[4] [13] = \<const0> ;
  assign \genr_control_regs[4] [12] = \<const0> ;
  assign \genr_control_regs[4] [11] = \<const0> ;
  assign \genr_control_regs[4] [10] = \<const0> ;
  assign \genr_control_regs[4] [9] = \<const0> ;
  assign \genr_control_regs[4] [8] = \<const0> ;
  assign \genr_control_regs[4] [7] = \<const0> ;
  assign \genr_control_regs[4] [6] = \<const0> ;
  assign \genr_control_regs[4] [5] = \<const0> ;
  assign \genr_control_regs[4] [4] = \<const0> ;
  assign \genr_control_regs[4] [3] = \<const0> ;
  assign \genr_control_regs[4] [2] = \<const0> ;
  assign \genr_control_regs[4] [1] = \<const0> ;
  assign \genr_control_regs[4] [0] = \<const0> ;
  assign \genr_control_regs[5] [31] = \<const0> ;
  assign \genr_control_regs[5] [30] = \<const0> ;
  assign \genr_control_regs[5] [29] = \<const0> ;
  assign \genr_control_regs[5] [28] = \<const0> ;
  assign \genr_control_regs[5] [27] = \<const0> ;
  assign \genr_control_regs[5] [26] = \<const0> ;
  assign \genr_control_regs[5] [25] = \<const0> ;
  assign \genr_control_regs[5] [24] = \<const0> ;
  assign \genr_control_regs[5] [23] = \<const0> ;
  assign \genr_control_regs[5] [22] = \<const0> ;
  assign \genr_control_regs[5] [21] = \<const0> ;
  assign \genr_control_regs[5] [20] = \<const0> ;
  assign \genr_control_regs[5] [19] = \<const0> ;
  assign \genr_control_regs[5] [18] = \<const0> ;
  assign \genr_control_regs[5] [17] = \<const0> ;
  assign \genr_control_regs[5] [16] = \<const0> ;
  assign \genr_control_regs[5] [15] = \<const0> ;
  assign \genr_control_regs[5] [14] = \<const0> ;
  assign \genr_control_regs[5] [13] = \<const0> ;
  assign \genr_control_regs[5] [12] = \<const0> ;
  assign \genr_control_regs[5] [11] = \<const0> ;
  assign \genr_control_regs[5] [10] = \<const0> ;
  assign \genr_control_regs[5] [9] = \<const0> ;
  assign \genr_control_regs[5] [8] = \<const0> ;
  assign \genr_control_regs[5] [7] = \<const0> ;
  assign \genr_control_regs[5] [6] = \<const0> ;
  assign \genr_control_regs[5] [5] = \<const0> ;
  assign \genr_control_regs[5] [4] = \<const0> ;
  assign \genr_control_regs[5] [3] = \<const0> ;
  assign \genr_control_regs[5] [2] = \<const0> ;
  assign \genr_control_regs[5] [1] = \<const0> ;
  assign \genr_control_regs[5] [0] = \<const0> ;
  assign \genr_control_regs[6] [31] = \<const0> ;
  assign \genr_control_regs[6] [30] = \<const0> ;
  assign \genr_control_regs[6] [29] = \<const0> ;
  assign \genr_control_regs[6] [28] = \<const0> ;
  assign \genr_control_regs[6] [27] = \<const0> ;
  assign \genr_control_regs[6] [26] = \<const0> ;
  assign \genr_control_regs[6] [25] = \<const0> ;
  assign \genr_control_regs[6] [24] = \<const0> ;
  assign \genr_control_regs[6] [23] = \<const0> ;
  assign \genr_control_regs[6] [22] = \<const0> ;
  assign \genr_control_regs[6] [21] = \<const0> ;
  assign \genr_control_regs[6] [20] = \<const0> ;
  assign \genr_control_regs[6] [19] = \<const0> ;
  assign \genr_control_regs[6] [18] = \<const0> ;
  assign \genr_control_regs[6] [17] = \<const0> ;
  assign \genr_control_regs[6] [16] = \<const0> ;
  assign \genr_control_regs[6] [15] = \<const0> ;
  assign \genr_control_regs[6] [14] = \<const0> ;
  assign \genr_control_regs[6] [13] = \<const0> ;
  assign \genr_control_regs[6] [12] = \<const0> ;
  assign \genr_control_regs[6] [11] = \<const0> ;
  assign \genr_control_regs[6] [10] = \<const0> ;
  assign \genr_control_regs[6] [9] = \<const0> ;
  assign \genr_control_regs[6] [8] = \<const0> ;
  assign \genr_control_regs[6] [7] = \<const0> ;
  assign \genr_control_regs[6] [6] = \<const0> ;
  assign \genr_control_regs[6] [5] = \<const0> ;
  assign \genr_control_regs[6] [4] = \<const0> ;
  assign \genr_control_regs[6] [3] = \<const0> ;
  assign \genr_control_regs[6] [2] = \<const0> ;
  assign \genr_control_regs[6] [1] = \<const0> ;
  assign \genr_control_regs[6] [0] = \<const0> ;
  assign \genr_control_regs[7] [31] = \<const0> ;
  assign \genr_control_regs[7] [30] = \<const0> ;
  assign \genr_control_regs[7] [29] = \<const0> ;
  assign \genr_control_regs[7] [28] = \<const0> ;
  assign \genr_control_regs[7] [27] = \<const0> ;
  assign \genr_control_regs[7] [26] = \<const0> ;
  assign \genr_control_regs[7] [25] = \<const0> ;
  assign \genr_control_regs[7] [24] = \<const0> ;
  assign \genr_control_regs[7] [23] = \<const0> ;
  assign \genr_control_regs[7] [22] = \<const0> ;
  assign \genr_control_regs[7] [21] = \<const0> ;
  assign \genr_control_regs[7] [20] = \<const0> ;
  assign \genr_control_regs[7] [19] = \<const0> ;
  assign \genr_control_regs[7] [18] = \<const0> ;
  assign \genr_control_regs[7] [17] = \<const0> ;
  assign \genr_control_regs[7] [16] = \<const0> ;
  assign \genr_control_regs[7] [15] = \<const0> ;
  assign \genr_control_regs[7] [14] = \<const0> ;
  assign \genr_control_regs[7] [13] = \<const0> ;
  assign \genr_control_regs[7] [12] = \<const0> ;
  assign \genr_control_regs[7] [11] = \<const0> ;
  assign \genr_control_regs[7] [10] = \<const0> ;
  assign \genr_control_regs[7] [9] = \<const0> ;
  assign \genr_control_regs[7] [8] = \<const0> ;
  assign \genr_control_regs[7] [7] = \<const0> ;
  assign \genr_control_regs[7] [6] = \<const0> ;
  assign \genr_control_regs[7] [5] = \<const0> ;
  assign \genr_control_regs[7] [4] = \<const0> ;
  assign \genr_control_regs[7] [3] = \<const0> ;
  assign \genr_control_regs[7] [2] = \<const0> ;
  assign \genr_control_regs[7] [1] = \<const0> ;
  assign \genr_control_regs[7] [0] = \<const0> ;
  assign ipif_addr_out[8:0] = ipif_Addr;
  assign s_axi_bresp[1] = \^s_axi_bresp [1];
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_rresp[1] = \^s_axi_rresp [1];
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_wready = s_axi_awready;
  assign \time_control_regs[1] [31] = \<const0> ;
  assign \time_control_regs[1] [30] = \<const0> ;
  assign \time_control_regs[1] [29] = \<const0> ;
  assign \time_control_regs[1] [28] = \<const0> ;
  assign \time_control_regs[1] [27] = \<const0> ;
  assign \time_control_regs[1] [26] = \<const0> ;
  assign \time_control_regs[1] [25] = \<const0> ;
  assign \time_control_regs[1] [24] = \<const0> ;
  assign \time_control_regs[1] [23] = \<const0> ;
  assign \time_control_regs[1] [22] = \<const0> ;
  assign \time_control_regs[1] [21] = \<const0> ;
  assign \time_control_regs[1] [20] = \<const0> ;
  assign \time_control_regs[1] [19] = \<const0> ;
  assign \time_control_regs[1] [18] = \<const0> ;
  assign \time_control_regs[1] [17] = \<const0> ;
  assign \time_control_regs[1] [16] = \<const0> ;
  assign \time_control_regs[1] [15] = \<const0> ;
  assign \time_control_regs[1] [14] = \<const0> ;
  assign \time_control_regs[1] [13] = \<const0> ;
  assign \time_control_regs[1] [12] = \<const0> ;
  assign \time_control_regs[1] [11] = \<const0> ;
  assign \time_control_regs[1] [10] = \<const0> ;
  assign \time_control_regs[1] [9] = \<const0> ;
  assign \time_control_regs[1] [8] = \<const0> ;
  assign \time_control_regs[1] [7] = \<const0> ;
  assign \time_control_regs[1] [6] = \<const0> ;
  assign \time_control_regs[1] [5] = \<const0> ;
  assign \time_control_regs[1] [4] = \<const0> ;
  assign \time_control_regs[1] [3] = \<const0> ;
  assign \time_control_regs[1] [2:0] = \^time_control_regs[1] [2:0];
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_axi_lite_ipif \AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I 
       (.D({ipif_proc_RNW,ipif_proc_CS,ipif_proc_Addr_int}),
        .aclk(aclk),
        .aresetn(aresetn),
        .ipif_Error(ipif_Error),
        .ipif_RdAck(ipif_RdAck),
        .ipif_WrAck(ipif_WrAck),
        .out_data(p_80_out[31:0]),
        .rst_reg(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(\^s_axi_bresp ),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(\^s_axi_rresp ),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wvalid(s_axi_wvalid));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mux_tree__parameterized0 \AXI4_LITE_INTERFACE.CORE_MUX0 
       (.\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_130 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_120 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_119 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_118 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_117 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_116 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_115 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_129 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_128 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_127 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_126 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_125 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_124 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_123 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_122 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_121 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_98 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_31 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[10] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_21 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[11] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_20 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[12] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_19 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[13] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_18 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[14] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_17 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[15] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_16 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[16] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_15 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[17] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_14 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[18] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_13 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[19] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_12 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[1] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_30 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[20] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_11 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[21] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_10 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[22] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_9 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[23] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_8 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[24] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_7 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[25] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_6 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[26] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_5 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[27] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_4 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[28] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_3 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[29] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_2 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[2] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_29 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[30] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_1 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[3] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_28 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[4] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_27 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[5] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_26 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[6] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_25 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[7] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_24 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[8] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_23 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[9] (\AXI4_LITE_INTERFACE.CORE_MUX0_n_22 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_1 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_10 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_11 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_12 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_13 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_14 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_15 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_16 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_17 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_18 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_19 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_2 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_20 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_21 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_22 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_23 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_24 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_25 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_26 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_27 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_28 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_29 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_99 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_3 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_30 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_100 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_31 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_101 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_32 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_102 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_33 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_103 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_34 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_104 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_35 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_105 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_36 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_106 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_37 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_107 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_38 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_108 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_39 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_109 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_4 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_40 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_110 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_41 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_111 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_42 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_112 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_43 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_113 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_44 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_114 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_5 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_6 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_7 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_8 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ),
        .\GEN_SEL_DELAY[1].sel_int_reg[1][0]_9 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ),
        .\GEN_SEL_DELAY[2].sel_int_reg[2][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_1 ),
        .\GEN_SEL_DELAY[3].sel_int_reg[3][0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_2 ),
        .\data_sync_reg[2][34] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125 ),
        .\data_sync_reg[2][34]_0 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126 ),
        .\data_sync_reg[2][34]_1 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127 ),
        .\data_sync_reg[2][34]_10 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ),
        .\data_sync_reg[2][34]_11 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ),
        .\data_sync_reg[2][34]_12 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ),
        .\data_sync_reg[2][34]_2 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128 ),
        .\data_sync_reg[2][34]_3 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129 ),
        .\data_sync_reg[2][34]_4 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130 ),
        .\data_sync_reg[2][34]_5 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131 ),
        .\data_sync_reg[2][34]_6 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132 ),
        .\data_sync_reg[2][34]_7 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133 ),
        .\data_sync_reg[2][34]_8 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134 ),
        .\data_sync_reg[2][34]_9 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135 ),
        .vid_aclk(vid_aclk));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_mux_tree \AXI4_LITE_INTERFACE.GENR_MUX0 
       (.\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] ({p_15_in,p_14_in,p_13_in,p_12_in,p_11_in,p_10_in,p_9_in,p_8_in,p_7_in,p_6_in,p_5_in,p_3_in}),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] ({\^core_control_regs[10] [17],core_regs[336:320]}),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] ({\^core_control_regs[11] [17],core_regs[368:352]}),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] (p_16_in),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] ({\^core_control_regs[9] [17],core_regs[304:288]}),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[0] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[10] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_24 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[11] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_23 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[12] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_22 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[13] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_21 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[14] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_20 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[15] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_19 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[16] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_18 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[17] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_17 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[18] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_16 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[19] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_15 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[1] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[20] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_14 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[21] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_13 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[22] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_12 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[23] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_11 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[24] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_10 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[25] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_9 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[26] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_8 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[27] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_7 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[28] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_6 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[29] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_5 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[2] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_32 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[30] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_4 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_1 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_2 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31]_1 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_3 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[3] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_31 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[4] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_30 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[5] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_29 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[6] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_28 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[7] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_27 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[8] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_26 ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[9] (\AXI4_LITE_INTERFACE.GENR_MUX0_n_25 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_130 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_120 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_119 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_118 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_117 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_116 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_115 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_114 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_113 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_112 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_111 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_129 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_110 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_109 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_108 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_107 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_106 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_105 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_104 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_103 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_102 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_101 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_128 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_100 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_99 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_127 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_126 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_125 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_124 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_123 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_122 ),
        .\GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_121 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_98 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_88 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_87 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_86 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_85 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_84 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_83 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_82 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_81 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_80 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_79 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_97 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_78 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_77 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_76 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_75 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_74 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_73 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_72 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_71 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_70 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_69 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_96 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_68 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_67 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_95 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_94 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_93 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_92 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_91 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_90 ),
        .\GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_89 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_0 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_66 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_56 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_55 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_54 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_53 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_52 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_51 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_50 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_49 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_48 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_47 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_65 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_46 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_45 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_44 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_43 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_42 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_41 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_40 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_39 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_38 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_37 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_64 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_36 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_35 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_63 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_62 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_61 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_60 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_59 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_58 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_57 ),
        .Q({\^genr_control_regs[0] [31:30],p_1_in,\^genr_control_regs[0] [4],p_0_in,p_4_in,\^genr_control_regs[0] [1:0]}),
        .core_regs({core_regs[272:256],core_regs[240:224],core_regs[207:192],core_regs[175:160],core_regs[143:128],core_regs[111:96],core_regs[79:64],core_regs[47:32],core_regs[4],core_regs[2:0]}),
        .\core_status_regs[0] (\core_status_regs[0] [31:16]),
        .\core_status_regs[10] (\core_status_regs[10] [31:18]),
        .\core_status_regs[11] (\core_status_regs[11] [31:18]),
        .\core_status_regs[1] (\core_status_regs[1] [31:16]),
        .\core_status_regs[2] (\core_status_regs[2] [31:16]),
        .\core_status_regs[3] (\core_status_regs[3] [31:16]),
        .\core_status_regs[4] (\core_status_regs[4] [31:16]),
        .\core_status_regs[5] (\core_status_regs[5] [31:16]),
        .\core_status_regs[6] (\core_status_regs[6] [31:17]),
        .\core_status_regs[7] (\core_status_regs[7] [31:17]),
        .\core_status_regs[8] (\core_status_regs[8] [31:17]),
        .\core_status_regs[9] (\core_status_regs[9] [31:18]),
        .\data_sync_reg[2][34] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_34 ),
        .\data_sync_reg[2][34]_0 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ),
        .\genr_control_regs[3] ({\^genr_control_regs[3] [16],\^genr_control_regs[3] [3:0]}),
        .\genr_status_regs[0] (\genr_status_regs[0] [29:6]),
        .\genr_status_regs[3] ({\genr_status_regs[3] [31:17],\genr_status_regs[3] [15:4]}),
        .\genr_status_regs[5] (\genr_status_regs[5] ),
        .\genr_status_regs[6] (\genr_status_regs[6] ),
        .\genr_status_regs[7] (\genr_status_regs[7] ),
        .\genr_status_regs_int_reg[1] (\genr_status_regs_int_reg[1] ),
        .intr_err(intr_err),
        .ipif_Addr(ipif_Addr[5:3]),
        .vid_aclk(vid_aclk));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_clock_cross__parameterized0 \AXI4_LITE_INTERFACE.SYNC2PROCCLK_I 
       (.\AXI4_LITE_INTERFACE.ipif_Error_reg (\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ),
        .aclk(aclk),
        .in_data({write_ack,read_ack_d,ipif_RdData}),
        .out_data(p_80_out),
        .p_526_out(p_526_out),
        .p_528_out(p_528_out),
        .read_ack_d1(read_ack_d1),
        .read_ack_d2(read_ack_d2),
        .write_ack_d1(write_ack_d1),
        .write_ack_d2(write_ack_d2));
  TySOM_1_7Z030_v_rgb2ycrcb_0_0_video_clock_cross \AXI4_LITE_INTERFACE.SYNC2VIDCLK_I 
       (.\AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17]_0 ({\^core_control_regs[12] [17],core_regs[400:384]}),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .\AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] (\genr_control_regs_int[0] ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_41 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_37 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_40 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_39 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_38 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_42 ),
        .\AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] (\genr_control_regs_int[3] ),
        .\AXI4_LITE_INTERFACE.ipif_RdData_reg[31] ({\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ,\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 }),
        .\AXI4_LITE_INTERFACE.proc_sync1_reg[44] (proc_sync1),
        .\AXI4_LITE_INTERFACE.soft_resetn_reg (resetn_out),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_36 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_35 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ),
        .\AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2]_0 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_34 ),
        .D({p_2_in,genr_regs[289:288]}),
        .E(\time_control_regs_int[0] ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_124 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_34 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_114 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_24 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_113 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][11]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_23 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_112 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][12]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_22 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_111 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][13]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_21 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_110 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][14]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_20 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_109 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][15]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_19 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_108 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][16]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_18 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_107 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_17 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_106 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_16 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_105 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][19]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_15 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_123 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][1]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_33 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_104 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][20]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_14 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_103 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][21]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_13 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_102 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][22]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_12 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_101 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][23]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_11 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_100 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_10 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_99 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_9 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_98 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][26]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_8 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_97 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][27]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_7 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_96 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][28]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_6 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_95 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][29]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_5 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_122 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][2]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_32 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_94 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][30]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_4 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_93 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_3 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_121 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][3]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_31 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_120 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][4]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_30 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_119 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][5]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_29 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_118 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][6]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_28 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_117 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][7]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_27 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_116 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][8]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_26 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_115 ),
        .\GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][9]_0 (\AXI4_LITE_INTERFACE.GENR_MUX0_n_25 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_157 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][0]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_31 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_147 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][10]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_21 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_146 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][11]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_20 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_144 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_0 (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_145 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][12]_1 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_19 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_143 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][13]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_18 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_142 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][14]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_17 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_141 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][15]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_16 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_140 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][16]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_15 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_139 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][17]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_14 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_138 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][18]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_13 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_137 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][19]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_12 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_156 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][1]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_30 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_136 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][20]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_11 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_135 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][21]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_10 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_134 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][22]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_9 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_133 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][23]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_8 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_132 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][24]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_7 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_131 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][25]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_6 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_130 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][26]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_5 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_129 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][27]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_4 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_128 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][28]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_3 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_127 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][29]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_2 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_155 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][2]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_29 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_126 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][30]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_1 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_125 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][31]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_0 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_154 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][3]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_28 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_153 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][4]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_27 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_152 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][5]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_26 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_151 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][6]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_25 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_150 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][7]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_24 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_149 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][8]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_23 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9] (\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_148 ),
        .\GEN_TREE.GEN_BRANCH[6].GEN_MUX_REG.data_out_reg_reg[6][9]_0 (\AXI4_LITE_INTERFACE.CORE_MUX0_n_22 ),
        .Q({p_31_in,p_30_in,p_29_in,p_28_in,p_27_in,p_26_in,p_25_in,p_24_in,p_23_in,p_22_in,p_21_in,p_20_in,p_19_in,p_18_in,p_17_in,genr_regs[272:256]}),
        .\core_status_regs[12] (\core_status_regs[12] [31:18]),
        .\genr_control_regs[0] (\^genr_control_regs[0] [31:30]),
        .\genr_control_regs[1] ({\^genr_control_regs[1] [16],\^genr_control_regs[1] [3:0]}),
        .\genr_control_regs[2] (\^genr_control_regs[2] ),
        .ipif_Addr(ipif_Addr),
        .out_data({ipif_cs_out,ipif_data_out}),
        .p_456_out(p_456_out),
        .p_533_out(p_533_out),
        .p_535_out(p_535_out),
        .reg_update(reg_update),
        .\time_status_regs[1] (\time_status_regs[1] [31:3]),
        .vid_aclk(vid_aclk),
        .vid_aclk_en(vid_aclk_en),
        .vid_aresetn(vid_aresetn),
        .write_ack_int(write_ack_int));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[0]),
        .Q(\^core_control_regs[0] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_10_in),
        .Q(\^core_control_regs[0] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_11_in),
        .Q(\^core_control_regs[0] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_12_in),
        .Q(\^core_control_regs[0] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_13_in),
        .Q(\^core_control_regs[0] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_14_in),
        .Q(\^core_control_regs[0] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_15_in),
        .Q(\^core_control_regs[0] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[1]),
        .Q(\^core_control_regs[0] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[2]),
        .Q(\^core_control_regs[0] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_3_in),
        .Q(\^core_control_regs[0] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[4]),
        .Q(\^core_control_regs[0] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_5_in),
        .Q(\^core_control_regs[0] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_6_in),
        .Q(\^core_control_regs[0] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_7_in),
        .Q(\^core_control_regs[0] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_8_in),
        .Q(\^core_control_regs[0] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_9_in),
        .Q(\^core_control_regs[0] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[320]),
        .Q(\^core_control_regs[10] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[330]),
        .Q(\^core_control_regs[10] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[331]),
        .Q(\^core_control_regs[10] [11]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[332]),
        .Q(\^core_control_regs[10] [12]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[333]),
        .Q(\^core_control_regs[10] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[334]),
        .Q(\^core_control_regs[10] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[335]),
        .Q(\^core_control_regs[10] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[336]),
        .Q(\^core_control_regs[10] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[321]),
        .Q(\^core_control_regs[10] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[322]),
        .Q(\^core_control_regs[10] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[323]),
        .Q(\^core_control_regs[10] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[324]),
        .Q(\^core_control_regs[10] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[325]),
        .Q(\^core_control_regs[10] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[326]),
        .Q(\^core_control_regs[10] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[327]),
        .Q(\^core_control_regs[10] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[328]),
        .Q(\^core_control_regs[10] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[10][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[329]),
        .Q(\^core_control_regs[10] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[352]),
        .Q(\^core_control_regs[11] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[362]),
        .Q(\^core_control_regs[11] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[363]),
        .Q(\^core_control_regs[11] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[364]),
        .Q(\^core_control_regs[11] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[365]),
        .Q(\^core_control_regs[11] [13]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[366]),
        .Q(\^core_control_regs[11] [14]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[367]),
        .Q(\^core_control_regs[11] [15]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[368]),
        .Q(\^core_control_regs[11] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[353]),
        .Q(\^core_control_regs[11] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[354]),
        .Q(\^core_control_regs[11] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[355]),
        .Q(\^core_control_regs[11] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[356]),
        .Q(\^core_control_regs[11] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[357]),
        .Q(\^core_control_regs[11] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[358]),
        .Q(\^core_control_regs[11] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[359]),
        .Q(\^core_control_regs[11] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[360]),
        .Q(\^core_control_regs[11] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[11][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[361]),
        .Q(\^core_control_regs[11] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[384]),
        .Q(\^core_control_regs[12] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[394]),
        .Q(\^core_control_regs[12] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[395]),
        .Q(\^core_control_regs[12] [11]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[396]),
        .Q(\^core_control_regs[12] [12]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[397]),
        .Q(\^core_control_regs[12] [13]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[398]),
        .Q(\^core_control_regs[12] [14]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[399]),
        .Q(\^core_control_regs[12] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[400]),
        .Q(\^core_control_regs[12] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[385]),
        .Q(\^core_control_regs[12] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[386]),
        .Q(\^core_control_regs[12] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[387]),
        .Q(\^core_control_regs[12] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[388]),
        .Q(\^core_control_regs[12] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[389]),
        .Q(\^core_control_regs[12] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[390]),
        .Q(\^core_control_regs[12] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[391]),
        .Q(\^core_control_regs[12] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[392]),
        .Q(\^core_control_regs[12] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[12][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[393]),
        .Q(\^core_control_regs[12] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[32]),
        .Q(\^core_control_regs[1] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[42]),
        .Q(\^core_control_regs[1] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[43]),
        .Q(\^core_control_regs[1] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[44]),
        .Q(\^core_control_regs[1] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[45]),
        .Q(\^core_control_regs[1] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[46]),
        .Q(\^core_control_regs[1] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[47]),
        .Q(\^core_control_regs[1] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[33]),
        .Q(\^core_control_regs[1] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[34]),
        .Q(\^core_control_regs[1] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[35]),
        .Q(\^core_control_regs[1] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[36]),
        .Q(\^core_control_regs[1] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[37]),
        .Q(\^core_control_regs[1] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[38]),
        .Q(\^core_control_regs[1] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[39]),
        .Q(\^core_control_regs[1] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[40]),
        .Q(\^core_control_regs[1] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[1][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[41]),
        .Q(\^core_control_regs[1] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[64]),
        .Q(\^core_control_regs[2] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[74]),
        .Q(\^core_control_regs[2] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[75]),
        .Q(\^core_control_regs[2] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[76]),
        .Q(\^core_control_regs[2] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[77]),
        .Q(\^core_control_regs[2] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[78]),
        .Q(\^core_control_regs[2] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[79]),
        .Q(\^core_control_regs[2] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[65]),
        .Q(\^core_control_regs[2] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[66]),
        .Q(\^core_control_regs[2] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[67]),
        .Q(\^core_control_regs[2] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[68]),
        .Q(\^core_control_regs[2] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[69]),
        .Q(\^core_control_regs[2] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[70]),
        .Q(\^core_control_regs[2] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[71]),
        .Q(\^core_control_regs[2] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[72]),
        .Q(\^core_control_regs[2] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[2][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[73]),
        .Q(\^core_control_regs[2] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[96]),
        .Q(\^core_control_regs[3] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[106]),
        .Q(\^core_control_regs[3] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[107]),
        .Q(\^core_control_regs[3] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[108]),
        .Q(\^core_control_regs[3] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[109]),
        .Q(\^core_control_regs[3] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[110]),
        .Q(\^core_control_regs[3] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[111]),
        .Q(\^core_control_regs[3] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[97]),
        .Q(\^core_control_regs[3] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[98]),
        .Q(\^core_control_regs[3] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[99]),
        .Q(\^core_control_regs[3] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[100]),
        .Q(\^core_control_regs[3] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[101]),
        .Q(\^core_control_regs[3] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[102]),
        .Q(\^core_control_regs[3] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[103]),
        .Q(\^core_control_regs[3] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[104]),
        .Q(\^core_control_regs[3] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[3][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[105]),
        .Q(\^core_control_regs[3] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[128]),
        .Q(\^core_control_regs[4] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[138]),
        .Q(\^core_control_regs[4] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[139]),
        .Q(\^core_control_regs[4] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[140]),
        .Q(\^core_control_regs[4] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[141]),
        .Q(\^core_control_regs[4] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[142]),
        .Q(\^core_control_regs[4] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[143]),
        .Q(\^core_control_regs[4] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[129]),
        .Q(\^core_control_regs[4] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[130]),
        .Q(\^core_control_regs[4] [2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[131]),
        .Q(\^core_control_regs[4] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[132]),
        .Q(\^core_control_regs[4] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[133]),
        .Q(\^core_control_regs[4] [5]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[134]),
        .Q(\^core_control_regs[4] [6]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[135]),
        .Q(\^core_control_regs[4] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[136]),
        .Q(\^core_control_regs[4] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[4][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[137]),
        .Q(\^core_control_regs[4] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[160]),
        .Q(\^core_control_regs[5] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[170]),
        .Q(\^core_control_regs[5] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[171]),
        .Q(\^core_control_regs[5] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[172]),
        .Q(\^core_control_regs[5] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[173]),
        .Q(\^core_control_regs[5] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[174]),
        .Q(\^core_control_regs[5] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[175]),
        .Q(\^core_control_regs[5] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[161]),
        .Q(\^core_control_regs[5] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[162]),
        .Q(\^core_control_regs[5] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[163]),
        .Q(\^core_control_regs[5] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[164]),
        .Q(\^core_control_regs[5] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[165]),
        .Q(\^core_control_regs[5] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[166]),
        .Q(\^core_control_regs[5] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[167]),
        .Q(\^core_control_regs[5] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[168]),
        .Q(\^core_control_regs[5] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[5][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[169]),
        .Q(\^core_control_regs[5] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[192]),
        .Q(\^core_control_regs[6] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[202]),
        .Q(\^core_control_regs[6] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[203]),
        .Q(\^core_control_regs[6] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[204]),
        .Q(\^core_control_regs[6] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[205]),
        .Q(\^core_control_regs[6] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[206]),
        .Q(\^core_control_regs[6] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[207]),
        .Q(\^core_control_regs[6] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_16_in),
        .Q(\^core_control_regs[6] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[193]),
        .Q(\^core_control_regs[6] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[194]),
        .Q(\^core_control_regs[6] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[195]),
        .Q(\^core_control_regs[6] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[196]),
        .Q(\^core_control_regs[6] [4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[197]),
        .Q(\^core_control_regs[6] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[198]),
        .Q(\^core_control_regs[6] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[199]),
        .Q(\^core_control_regs[6] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[200]),
        .Q(\^core_control_regs[6] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[6][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[201]),
        .Q(\^core_control_regs[6] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[224]),
        .Q(\^core_control_regs[7] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[234]),
        .Q(\^core_control_regs[7] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[235]),
        .Q(\^core_control_regs[7] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[236]),
        .Q(\^core_control_regs[7] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[237]),
        .Q(\^core_control_regs[7] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[238]),
        .Q(\^core_control_regs[7] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[239]),
        .Q(\^core_control_regs[7] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[240]),
        .Q(\^core_control_regs[7] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[225]),
        .Q(\^core_control_regs[7] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[226]),
        .Q(\^core_control_regs[7] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[227]),
        .Q(\^core_control_regs[7] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[228]),
        .Q(\^core_control_regs[7] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[229]),
        .Q(\^core_control_regs[7] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[230]),
        .Q(\^core_control_regs[7] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[231]),
        .Q(\^core_control_regs[7] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[232]),
        .Q(\^core_control_regs[7] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[7][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[233]),
        .Q(\^core_control_regs[7] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[256]),
        .Q(\^core_control_regs[8] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[266]),
        .Q(\^core_control_regs[8] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[267]),
        .Q(\^core_control_regs[8] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[268]),
        .Q(\^core_control_regs[8] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[269]),
        .Q(\^core_control_regs[8] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[270]),
        .Q(\^core_control_regs[8] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[271]),
        .Q(\^core_control_regs[8] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[272]),
        .Q(\^core_control_regs[8] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[257]),
        .Q(\^core_control_regs[8] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[258]),
        .Q(\^core_control_regs[8] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[259]),
        .Q(\^core_control_regs[8] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[260]),
        .Q(\^core_control_regs[8] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[261]),
        .Q(\^core_control_regs[8] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[262]),
        .Q(\^core_control_regs[8] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[263]),
        .Q(\^core_control_regs[8] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[264]),
        .Q(\^core_control_regs[8] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[8][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[265]),
        .Q(\^core_control_regs[8] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[288]),
        .Q(\^core_control_regs[9] [0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[298]),
        .Q(\^core_control_regs[9] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[299]),
        .Q(\^core_control_regs[9] [11]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[300]),
        .Q(\^core_control_regs[9] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[301]),
        .Q(\^core_control_regs[9] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[302]),
        .Q(\^core_control_regs[9] [14]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[303]),
        .Q(\^core_control_regs[9] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[304]),
        .Q(\^core_control_regs[9] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[289]),
        .Q(\^core_control_regs[9] [1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[290]),
        .Q(\^core_control_regs[9] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[291]),
        .Q(\^core_control_regs[9] [3]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[292]),
        .Q(\^core_control_regs[9] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[293]),
        .Q(\^core_control_regs[9] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[294]),
        .Q(\^core_control_regs[9] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[295]),
        .Q(\^core_control_regs[9] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[296]),
        .Q(\^core_control_regs[9] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs2_int_reg[9][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(core_regs[297]),
        .Q(\^core_control_regs[9] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[0]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[10]),
        .Q(p_10_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[11]),
        .Q(p_11_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[12]),
        .Q(p_12_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[13]),
        .Q(p_13_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[14]),
        .Q(p_14_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[15]),
        .Q(p_15_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[1]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[2]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[3]),
        .Q(p_3_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[4]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[5]),
        .Q(p_5_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[6]),
        .Q(p_6_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[7]),
        .Q(p_7_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[8]),
        .Q(p_8_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_159 ),
        .D(ipif_data_out[9]),
        .Q(p_9_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[320]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[330]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[331]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[332]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[333]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[334]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[335]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[336]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][17] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[17]),
        .Q(\^core_control_regs[10] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[321]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[322]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[323]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[324]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[325]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[326]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[327]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[328]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_169 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[329]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[352]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[362]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[363]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[364]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[365]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[366]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[367]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[368]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][17] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[17]),
        .Q(\^core_control_regs[11] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[353]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[354]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[355]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[356]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[357]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[358]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[359]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[360]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_168 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[361]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[384]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[394]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[395]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[396]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[397]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[398]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[399]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[400]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][17] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[17]),
        .Q(\^core_control_regs[12] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[385]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[386]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[387]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[388]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[389]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[390]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[391]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[392]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_170 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[393]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[32]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[42]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[43]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[44]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[45]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[46]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[47]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[33]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[34]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[35]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[36]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[37]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[38]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[39]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[40]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_158 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[41]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[64]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[74]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[75]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[76]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[77]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[78]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[79]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[65]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[66]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[67]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[68]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[69]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[70]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[71]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[72]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_161 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[73]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[96]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[106]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[107]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[108]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[109]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[110]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[111]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[97]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[98]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[99]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[100]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[101]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[102]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[103]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[104]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_160 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[105]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[128]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[138]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[139]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[140]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[141]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[142]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[143]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[129]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[130]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[131]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[132]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[133]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[134]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[135]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[136]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_165 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[137]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[160]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[170]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[171]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[172]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[173]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[174]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[175]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[161]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[162]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[163]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[164]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[165]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[166]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[167]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[168]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_164 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[169]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[192]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[202]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[203]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[204]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[205]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[206]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[207]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[16]),
        .Q(p_16_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[193]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[194]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[195]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[196]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[197]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[198]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[199]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[200]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_163 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[201]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[224]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[234]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[235]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[236]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[237]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[238]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[239]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[240]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[225]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[226]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[227]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[228]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[229]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[230]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[231]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[232]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_162 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[233]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[256]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[266]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[267]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[268]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[269]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[270]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[271]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[272]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[257]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[258]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[259]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[260]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[261]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[262]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[263]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[264]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_167 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[265]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[0]),
        .Q(core_regs[288]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[10]),
        .Q(core_regs[298]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[11]),
        .Q(core_regs[299]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[12]),
        .Q(core_regs[300]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[13]),
        .Q(core_regs[301]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[14]),
        .Q(core_regs[302]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[15]),
        .Q(core_regs[303]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[16]),
        .Q(core_regs[304]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][17] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[17]),
        .Q(\^core_control_regs[9] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[1]),
        .Q(core_regs[289]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[2]),
        .Q(core_regs[290]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[3]),
        .Q(core_regs[291]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[4]),
        .Q(core_regs[292]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[5]),
        .Q(core_regs[293]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[6]),
        .Q(core_regs[294]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[7]),
        .Q(core_regs[295]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[8]),
        .Q(core_regs[296]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_166 ),
        .D(ipif_data_out[9]),
        .Q(core_regs[297]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1 
       (.I0(\^genr_control_regs[0] [1]),
        .I1(reg_update),
        .I2(vid_aclk_en),
        .O(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_4_in),
        .Q(\^genr_control_regs[0] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_0_in),
        .Q(\^genr_control_regs[0] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs2_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_1_in),
        .Q(\^genr_control_regs[0] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[0]),
        .Q(\^genr_control_regs[0] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[1]),
        .Q(\^genr_control_regs[0] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[2]),
        .Q(p_4_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][30] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[30]),
        .Q(\^genr_control_regs[0] [30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][31] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[31]),
        .Q(\^genr_control_regs[0] [31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[3]),
        .Q(p_0_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[4]),
        .Q(\^genr_control_regs[0] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[0] ),
        .D(ipif_data_out[5]),
        .Q(p_1_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_41 ),
        .Q(\^genr_control_regs[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_37 ),
        .Q(\^genr_control_regs[1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_40 ),
        .Q(\^genr_control_regs[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_39 ),
        .Q(\^genr_control_regs[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[1][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_38 ),
        .Q(\^genr_control_regs[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_45 ),
        .Q(\^genr_control_regs[2] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_44 ),
        .Q(\^genr_control_regs[2] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_43 ),
        .Q(\^genr_control_regs[2] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[2][3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_42 ),
        .Q(\^genr_control_regs[2] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][0] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[0]),
        .Q(\^genr_control_regs[3] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][16] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[16]),
        .Q(\^genr_control_regs[3] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][1] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[1]),
        .Q(\^genr_control_regs[3] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][2] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[2]),
        .Q(\^genr_control_regs[3] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][3] 
       (.C(vid_aclk),
        .CE(\genr_control_regs_int[3] ),
        .D(ipif_data_out[3]),
        .Q(\^genr_control_regs[3] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.ipif_Error_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2PROCCLK_I_n_36 ),
        .Q(ipif_Error),
        .S(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdAck_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_528_out),
        .Q(ipif_RdAck),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_90 ),
        .Q(ipif_RdData[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_80 ),
        .Q(ipif_RdData[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_79 ),
        .Q(ipif_RdData[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_78 ),
        .Q(ipif_RdData[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_77 ),
        .Q(ipif_RdData[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_76 ),
        .Q(ipif_RdData[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_75 ),
        .Q(ipif_RdData[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_74 ),
        .Q(ipif_RdData[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_73 ),
        .Q(ipif_RdData[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_72 ),
        .Q(ipif_RdData[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_71 ),
        .Q(ipif_RdData[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_89 ),
        .Q(ipif_RdData[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_70 ),
        .Q(ipif_RdData[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_69 ),
        .Q(ipif_RdData[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_68 ),
        .Q(ipif_RdData[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_67 ),
        .Q(ipif_RdData[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_66 ),
        .Q(ipif_RdData[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_65 ),
        .Q(ipif_RdData[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_64 ),
        .Q(ipif_RdData[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_63 ),
        .Q(ipif_RdData[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_62 ),
        .Q(ipif_RdData[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_61 ),
        .Q(ipif_RdData[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_88 ),
        .Q(ipif_RdData[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_60 ),
        .Q(ipif_RdData[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_59 ),
        .Q(ipif_RdData[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_87 ),
        .Q(ipif_RdData[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_86 ),
        .Q(ipif_RdData[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_85 ),
        .Q(ipif_RdData[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_84 ),
        .Q(ipif_RdData[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_83 ),
        .Q(ipif_RdData[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_82 ),
        .Q(ipif_RdData[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_RdData_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_81 ),
        .Q(ipif_RdData[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.ipif_WrAck_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_526_out),
        .Q(ipif_WrAck),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[0] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[0]),
        .Q(proc_sync1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[10] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[10]),
        .Q(proc_sync1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[11] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[11]),
        .Q(proc_sync1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[12] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[12]),
        .Q(proc_sync1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[13] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[13]),
        .Q(proc_sync1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[14] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[14]),
        .Q(proc_sync1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[15] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[15]),
        .Q(proc_sync1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[16] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[16]),
        .Q(proc_sync1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[17] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[17]),
        .Q(proc_sync1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[18] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[18]),
        .Q(proc_sync1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[19] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[19]),
        .Q(proc_sync1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[1] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[1]),
        .Q(proc_sync1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[20] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[20]),
        .Q(proc_sync1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[21] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[21]),
        .Q(proc_sync1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[22] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[22]),
        .Q(proc_sync1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[23] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[23]),
        .Q(proc_sync1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[24] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[24]),
        .Q(proc_sync1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[25] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[25]),
        .Q(proc_sync1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[26] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[26]),
        .Q(proc_sync1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[27] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[27]),
        .Q(proc_sync1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[28] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[28]),
        .Q(proc_sync1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[29] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[29]),
        .Q(proc_sync1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[2] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[2]),
        .Q(proc_sync1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[30] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[30]),
        .Q(proc_sync1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[31] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[31]),
        .Q(proc_sync1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[32] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[0]),
        .Q(proc_sync1[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[33] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[1]),
        .Q(proc_sync1[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[34] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[2]),
        .Q(proc_sync1[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[35] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[3]),
        .Q(proc_sync1[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[36] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[4]),
        .Q(proc_sync1[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[37] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[5]),
        .Q(proc_sync1[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[38] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[6]),
        .Q(proc_sync1[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[39] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[7]),
        .Q(proc_sync1[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[3] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[3]),
        .Q(proc_sync1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[40] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_Addr_int[8]),
        .Q(proc_sync1[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[41] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_CS[0]),
        .Q(proc_sync1[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[42] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_CS[1]),
        .Q(proc_sync1[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[43] 
       (.C(aclk),
        .CE(1'b1),
        .D(ipif_proc_RNW),
        .Q(proc_sync1[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[44] 
       (.C(aclk),
        .CE(1'b1),
        .D(aresetn),
        .Q(proc_sync1[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[4] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[4]),
        .Q(proc_sync1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[5] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[5]),
        .Q(proc_sync1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[6] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[6]),
        .Q(proc_sync1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[7] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[7]),
        .Q(proc_sync1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[8] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[8]),
        .Q(proc_sync1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.proc_sync1_reg[9] 
       (.C(aclk),
        .CE(1'b1),
        .D(s_axi_wdata[9]),
        .Q(proc_sync1[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d1_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_80_out[32]),
        .Q(read_ack_d1),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.read_ack_d2_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(read_ack_d1),
        .Q(read_ack_d2),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  (* srl_bus_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg " *) 
  (* srl_name = "U0/U_VIDEO_CTRL/\AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(vid_aclk_en),
        .CLK(vid_aclk),
        .D(p_535_out),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ));
  FDRE \AXI4_LITE_INTERFACE.read_ack_d_reg[2]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg[1]_srl3___AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .R(1'b0));
  FDRE \AXI4_LITE_INTERFACE.read_ack_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ),
        .Q(read_ack_d),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AXI4_LITE_INTERFACE.read_ack_d_reg_gate 
       (.I0(\AXI4_LITE_INTERFACE.read_ack_d_reg[2]_AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .I1(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .O(\AXI4_LITE_INTERFACE.read_ack_d_reg_gate_n_0 ));
  FDRE \AXI4_LITE_INTERFACE.read_ack_d_reg_r 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE \AXI4_LITE_INTERFACE.read_ack_d_reg_r_0 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE \AXI4_LITE_INTERFACE.read_ack_d_reg_r_1 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_0_n_0 ),
        .Q(\AXI4_LITE_INTERFACE.read_ack_d_reg_r_1_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE \AXI4_LITE_INTERFACE.read_ack_reg_r 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(1'b1),
        .Q(\AXI4_LITE_INTERFACE.read_ack_reg_r_n_0 ),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.soft_resetn_reg 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(p_456_out),
        .Q(resetn_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[256]),
        .Q(\time_control_regs[0] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[266]),
        .Q(\time_control_regs[0] [10]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[267]),
        .Q(\time_control_regs[0] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][12] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[268]),
        .Q(\time_control_regs[0] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][13] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[269]),
        .Q(\time_control_regs[0] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][14] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[270]),
        .Q(\time_control_regs[0] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][15] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[271]),
        .Q(\time_control_regs[0] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][16] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[272]),
        .Q(\time_control_regs[0] [16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][17] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_17_in),
        .Q(\time_control_regs[0] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][18] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_18_in),
        .Q(\time_control_regs[0] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][19] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_19_in),
        .Q(\time_control_regs[0] [19]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[257]),
        .Q(\time_control_regs[0] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][20] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_20_in),
        .Q(\time_control_regs[0] [20]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][21] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_21_in),
        .Q(\time_control_regs[0] [21]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][22] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_22_in),
        .Q(\time_control_regs[0] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][23] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_23_in),
        .Q(\time_control_regs[0] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][24] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_24_in),
        .Q(\time_control_regs[0] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][25] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_25_in),
        .Q(\time_control_regs[0] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][26] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_26_in),
        .Q(\time_control_regs[0] [26]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][27] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_27_in),
        .Q(\time_control_regs[0] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][28] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_28_in),
        .Q(\time_control_regs[0] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][29] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_29_in),
        .Q(\time_control_regs[0] [29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[258]),
        .Q(\time_control_regs[0] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][30] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_30_in),
        .Q(\time_control_regs[0] [30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][31] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_31_in),
        .Q(\time_control_regs[0] [31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[259]),
        .Q(\time_control_regs[0] [3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[260]),
        .Q(\time_control_regs[0] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[261]),
        .Q(\time_control_regs[0] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[262]),
        .Q(\time_control_regs[0] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[263]),
        .Q(\time_control_regs[0] [7]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[264]),
        .Q(\time_control_regs[0] [8]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[265]),
        .Q(\time_control_regs[0] [9]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[288]),
        .Q(\^time_control_regs[1] [0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(genr_regs[289]),
        .Q(\^time_control_regs[1] [1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs2_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(\AXI4_LITE_INTERFACE.genr_control_regs2_int[0][5]_i_1_n_0 ),
        .D(p_2_in),
        .Q(\^time_control_regs[1] [2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][0] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[0]),
        .Q(genr_regs[256]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][10] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[10]),
        .Q(genr_regs[266]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][11] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[11]),
        .Q(genr_regs[267]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][12] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[12]),
        .Q(genr_regs[268]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][13] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[13]),
        .Q(genr_regs[269]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][14] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[14]),
        .Q(genr_regs[270]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][15] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[15]),
        .Q(genr_regs[271]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][16] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[16]),
        .Q(genr_regs[272]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][17] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[17]),
        .Q(p_17_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][18] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[18]),
        .Q(p_18_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][19] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[19]),
        .Q(p_19_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][1] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[1]),
        .Q(genr_regs[257]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][20] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[20]),
        .Q(p_20_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][21] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[21]),
        .Q(p_21_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][22] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[22]),
        .Q(p_22_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][23] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[23]),
        .Q(p_23_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][24] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[24]),
        .Q(p_24_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][25] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[25]),
        .Q(p_25_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][26] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[26]),
        .Q(p_26_in),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][27] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[27]),
        .Q(p_27_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][28] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[28]),
        .Q(p_28_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][29] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[29]),
        .Q(p_29_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][2] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[2]),
        .Q(genr_regs[258]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][30] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[30]),
        .Q(p_30_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[31]),
        .Q(p_31_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][3] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[3]),
        .Q(genr_regs[259]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][4] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[4]),
        .Q(genr_regs[260]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][5] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[5]),
        .Q(genr_regs[261]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][6] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[6]),
        .Q(genr_regs[262]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][7] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[7]),
        .Q(genr_regs[263]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][8] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[8]),
        .Q(genr_regs[264]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][9] 
       (.C(vid_aclk),
        .CE(\time_control_regs_int[0] ),
        .D(ipif_data_out[9]),
        .Q(genr_regs[265]),
        .S(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_36 ),
        .Q(genr_regs[288]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_35 ),
        .Q(genr_regs[289]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_0 ),
        .Q(p_2_in),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_d1_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(p_80_out[33]),
        .Q(write_ack_d1),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_d2_reg 
       (.C(aclk),
        .CE(aclk_en),
        .D(write_ack_d1),
        .Q(write_ack_d2),
        .R(\AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_i_1 
       (.I0(vid_aresetn),
        .O(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_e1_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(p_533_out),
        .Q(write_ack_e1),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_e2_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(write_ack_e1),
        .Q(write_ack_e2),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \AXI4_LITE_INTERFACE.write_ack_i_1 
       (.I0(write_ack_e1),
        .I1(write_ack_e2),
        .O(p_534_out));
  LUT3 #(
    .INIT(8'h08)) 
    \AXI4_LITE_INTERFACE.write_ack_int_i_1 
       (.I0(write_ack_e2),
        .I1(write_ack_e1),
        .I2(write_ack),
        .O(\AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_int_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\AXI4_LITE_INTERFACE.write_ack_int_i_1_n_0 ),
        .Q(write_ack_int),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI4_LITE_INTERFACE.write_ack_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(p_534_out),
        .Q(write_ack),
        .R(\AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    \GEN_HAS_IRQ.intr_err[0]_i_1 
       (.I0(intr_err[0]),
        .I1(intr_err_set_d[0]),
        .I2(\genr_status_regs[2] [0]),
        .I3(vid_aclk_en),
        .I4(\GEN_HAS_IRQ.intr_err[0]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_HAS_IRQ.intr_err[0]_i_2 
       (.I0(vid_aclk_en),
        .I1(\^genr_control_regs[2] [0]),
        .I2(intr_err_clr_d[0]),
        .I3(resetn_out),
        .O(\GEN_HAS_IRQ.intr_err[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[10]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [10]),
        .I2(intr_err_set_d[10]),
        .I3(intr_err[10]),
        .O(\GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[11]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [11]),
        .I2(intr_err_set_d[11]),
        .I3(intr_err[11]),
        .O(\GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[12]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [12]),
        .I2(intr_err_set_d[12]),
        .I3(intr_err[12]),
        .O(\GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[13]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [13]),
        .I2(intr_err_set_d[13]),
        .I3(intr_err[13]),
        .O(\GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[14]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [14]),
        .I2(intr_err_set_d[14]),
        .I3(intr_err[14]),
        .O(\GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[15]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [15]),
        .I2(intr_err_set_d[15]),
        .I3(intr_err[15]),
        .O(\GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[16]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [16]),
        .I2(intr_err_set_d[16]),
        .I3(intr_err[16]),
        .O(\GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[17]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [17]),
        .I2(intr_err_set_d[17]),
        .I3(intr_err[17]),
        .O(\GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[18]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [18]),
        .I2(intr_err_set_d[18]),
        .I3(intr_err[18]),
        .O(\GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[19]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [19]),
        .I2(intr_err_set_d[19]),
        .I3(intr_err[19]),
        .O(\GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_err[1]_i_1 
       (.I0(intr_err[1]),
        .I1(\genr_status_regs[2] [1]),
        .I2(intr_err_set_d[1]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_err[1]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_err[1]_i_2 
       (.I0(\^genr_control_regs[2] [1]),
        .I1(intr_err_clr_d[1]),
        .O(\GEN_HAS_IRQ.intr_err[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[20]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [20]),
        .I2(intr_err_set_d[20]),
        .I3(intr_err[20]),
        .O(\GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[21]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [21]),
        .I2(intr_err_set_d[21]),
        .I3(intr_err[21]),
        .O(\GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[22]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [22]),
        .I2(intr_err_set_d[22]),
        .I3(intr_err[22]),
        .O(\GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[23]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [23]),
        .I2(intr_err_set_d[23]),
        .I3(intr_err[23]),
        .O(\GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[24]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [24]),
        .I2(intr_err_set_d[24]),
        .I3(intr_err[24]),
        .O(\GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[25]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [25]),
        .I2(intr_err_set_d[25]),
        .I3(intr_err[25]),
        .O(\GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[26]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [26]),
        .I2(intr_err_set_d[26]),
        .I3(intr_err[26]),
        .O(\GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[27]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [27]),
        .I2(intr_err_set_d[27]),
        .I3(intr_err[27]),
        .O(\GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[28]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [28]),
        .I2(intr_err_set_d[28]),
        .I3(intr_err[28]),
        .O(\GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[29]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [29]),
        .I2(intr_err_set_d[29]),
        .I3(intr_err[29]),
        .O(\GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_err[2]_i_1 
       (.I0(intr_err[2]),
        .I1(\genr_status_regs[2] [2]),
        .I2(intr_err_set_d[2]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_err[2]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_err[2]_i_2 
       (.I0(\^genr_control_regs[2] [2]),
        .I1(intr_err_clr_d[2]),
        .O(\GEN_HAS_IRQ.intr_err[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[30]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [30]),
        .I2(intr_err_set_d[30]),
        .I3(intr_err[30]),
        .O(\GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[31]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [31]),
        .I2(intr_err_set_d[31]),
        .I3(intr_err[31]),
        .O(\GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_err[3]_i_1 
       (.I0(intr_err[3]),
        .I1(\genr_status_regs[2] [3]),
        .I2(intr_err_set_d[3]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_err[3]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_err[3]_i_2 
       (.I0(\^genr_control_regs[2] [3]),
        .I1(intr_err_clr_d[3]),
        .O(\GEN_HAS_IRQ.intr_err[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[4]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [4]),
        .I2(intr_err_set_d[4]),
        .I3(intr_err[4]),
        .O(\GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[5]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [5]),
        .I2(intr_err_set_d[5]),
        .I3(intr_err[5]),
        .O(\GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[6]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [6]),
        .I2(intr_err_set_d[6]),
        .I3(intr_err[6]),
        .O(\GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[7]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [7]),
        .I2(intr_err_set_d[7]),
        .I3(intr_err[7]),
        .O(\GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[8]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [8]),
        .I2(intr_err_set_d[8]),
        .I3(intr_err[8]),
        .O(\GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_err[9]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[2] [9]),
        .I2(intr_err_set_d[9]),
        .I3(intr_err[9]),
        .O(\GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [0]),
        .Q(intr_err_clr_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [1]),
        .Q(intr_err_clr_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [2]),
        .Q(intr_err_clr_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_clr_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[2] [3]),
        .Q(intr_err_clr_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[0]_i_1_n_0 ),
        .Q(intr_err[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[10]_i_1_n_0 ),
        .Q(intr_err[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[11]_i_1_n_0 ),
        .Q(intr_err[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[12]_i_1_n_0 ),
        .Q(intr_err[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[13]_i_1_n_0 ),
        .Q(intr_err[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[14]_i_1_n_0 ),
        .Q(intr_err[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[15]_i_1_n_0 ),
        .Q(intr_err[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[16]_i_1_n_0 ),
        .Q(intr_err[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[17]_i_1_n_0 ),
        .Q(intr_err[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[18]_i_1_n_0 ),
        .Q(intr_err[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[19]_i_1_n_0 ),
        .Q(intr_err[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[1]_i_1_n_0 ),
        .Q(intr_err[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[20]_i_1_n_0 ),
        .Q(intr_err[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[21]_i_1_n_0 ),
        .Q(intr_err[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[22]_i_1_n_0 ),
        .Q(intr_err[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[23]_i_1_n_0 ),
        .Q(intr_err[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[24]_i_1_n_0 ),
        .Q(intr_err[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[25]_i_1_n_0 ),
        .Q(intr_err[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[26]_i_1_n_0 ),
        .Q(intr_err[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[27]_i_1_n_0 ),
        .Q(intr_err[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[28]_i_1_n_0 ),
        .Q(intr_err[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[29]_i_1_n_0 ),
        .Q(intr_err[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[2]_i_1_n_0 ),
        .Q(intr_err[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[30]_i_1_n_0 ),
        .Q(intr_err[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[31] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[31]_i_1_n_0 ),
        .Q(intr_err[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[3]_i_1_n_0 ),
        .Q(intr_err[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[4]_i_1_n_0 ),
        .Q(intr_err[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[5]_i_1_n_0 ),
        .Q(intr_err[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[6]_i_1_n_0 ),
        .Q(intr_err[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[7]_i_1_n_0 ),
        .Q(intr_err[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[8]_i_1_n_0 ),
        .Q(intr_err[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_reg[9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_err[9]_i_1_n_0 ),
        .Q(intr_err[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [0]),
        .Q(intr_err_set_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [10]),
        .Q(intr_err_set_d[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [11]),
        .Q(intr_err_set_d[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [12]),
        .Q(intr_err_set_d[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [13]),
        .Q(intr_err_set_d[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [14]),
        .Q(intr_err_set_d[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [15]),
        .Q(intr_err_set_d[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [16]),
        .Q(intr_err_set_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [17]),
        .Q(intr_err_set_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [18]),
        .Q(intr_err_set_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [19]),
        .Q(intr_err_set_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [1]),
        .Q(intr_err_set_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [20]),
        .Q(intr_err_set_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [21]),
        .Q(intr_err_set_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [22]),
        .Q(intr_err_set_d[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [23]),
        .Q(intr_err_set_d[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [24]),
        .Q(intr_err_set_d[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [25]),
        .Q(intr_err_set_d[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [26]),
        .Q(intr_err_set_d[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [27]),
        .Q(intr_err_set_d[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [28]),
        .Q(intr_err_set_d[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [29]),
        .Q(intr_err_set_d[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [2]),
        .Q(intr_err_set_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [30]),
        .Q(intr_err_set_d[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[31] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [31]),
        .Q(intr_err_set_d[31]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [3]),
        .Q(intr_err_set_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [4]),
        .Q(intr_err_set_d[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [5]),
        .Q(intr_err_set_d[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [6]),
        .Q(intr_err_set_d[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [7]),
        .Q(intr_err_set_d[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [8]),
        .Q(intr_err_set_d[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_err_set_d_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[2] [9]),
        .Q(intr_err_set_d[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    \GEN_HAS_IRQ.intr_stat[0]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [0]),
        .I1(intr_stat_set_d[0]),
        .I2(\genr_status_regs[1] [0]),
        .I3(vid_aclk_en),
        .I4(\GEN_HAS_IRQ.intr_stat[0]_i_2_n_0 ),
        .O(\GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \GEN_HAS_IRQ.intr_stat[0]_i_2 
       (.I0(vid_aclk_en),
        .I1(\^genr_control_regs[1] [0]),
        .I2(intr_stat_clr_d[0]),
        .I3(resetn_out),
        .O(\GEN_HAS_IRQ.intr_stat[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[10]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [10]),
        .I2(intr_stat_set_d[10]),
        .I3(\genr_status_regs_int_reg[1] [10]),
        .O(\GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[11]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [11]),
        .I2(intr_stat_set_d[11]),
        .I3(\genr_status_regs_int_reg[1] [11]),
        .O(\GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[12]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [12]),
        .I2(intr_stat_set_d[12]),
        .I3(\genr_status_regs_int_reg[1] [12]),
        .O(\GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[13]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [13]),
        .I2(intr_stat_set_d[13]),
        .I3(\genr_status_regs_int_reg[1] [13]),
        .O(\GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[14]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [14]),
        .I2(intr_stat_set_d[14]),
        .I3(\genr_status_regs_int_reg[1] [14]),
        .O(\GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[15]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [15]),
        .I2(intr_stat_set_d[15]),
        .I3(\genr_status_regs_int_reg[1] [15]),
        .O(\GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_stat[16]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [16]),
        .I1(\genr_status_regs[1] [16]),
        .I2(intr_stat_set_d[16]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_stat[16]_i_2 
       (.I0(\^genr_control_regs[1] [16]),
        .I1(intr_stat_clr_d[16]),
        .O(\GEN_HAS_IRQ.intr_stat[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[17]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [17]),
        .I2(intr_stat_set_d[17]),
        .I3(\genr_status_regs_int_reg[1] [17]),
        .O(\GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[18]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [18]),
        .I2(intr_stat_set_d[18]),
        .I3(\genr_status_regs_int_reg[1] [18]),
        .O(\GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[19]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [19]),
        .I2(intr_stat_set_d[19]),
        .I3(\genr_status_regs_int_reg[1] [19]),
        .O(\GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_stat[1]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [1]),
        .I1(\genr_status_regs[1] [1]),
        .I2(intr_stat_set_d[1]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_stat[1]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_stat[1]_i_2 
       (.I0(\^genr_control_regs[1] [1]),
        .I1(intr_stat_clr_d[1]),
        .O(\GEN_HAS_IRQ.intr_stat[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[20]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [20]),
        .I2(intr_stat_set_d[20]),
        .I3(\genr_status_regs_int_reg[1] [20]),
        .O(\GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[21]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [21]),
        .I2(intr_stat_set_d[21]),
        .I3(\genr_status_regs_int_reg[1] [21]),
        .O(\GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[22]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [22]),
        .I2(intr_stat_set_d[22]),
        .I3(\genr_status_regs_int_reg[1] [22]),
        .O(\GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[23]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [23]),
        .I2(intr_stat_set_d[23]),
        .I3(\genr_status_regs_int_reg[1] [23]),
        .O(\GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[24]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [24]),
        .I2(intr_stat_set_d[24]),
        .I3(\genr_status_regs_int_reg[1] [24]),
        .O(\GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[25]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [25]),
        .I2(intr_stat_set_d[25]),
        .I3(\genr_status_regs_int_reg[1] [25]),
        .O(\GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[26]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [26]),
        .I2(intr_stat_set_d[26]),
        .I3(\genr_status_regs_int_reg[1] [26]),
        .O(\GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[27]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [27]),
        .I2(intr_stat_set_d[27]),
        .I3(\genr_status_regs_int_reg[1] [27]),
        .O(\GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[28]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [28]),
        .I2(intr_stat_set_d[28]),
        .I3(\genr_status_regs_int_reg[1] [28]),
        .O(\GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[29]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [29]),
        .I2(intr_stat_set_d[29]),
        .I3(\genr_status_regs_int_reg[1] [29]),
        .O(\GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_stat[2]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [2]),
        .I1(\genr_status_regs[1] [2]),
        .I2(intr_stat_set_d[2]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_stat[2]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_stat[2]_i_2 
       (.I0(\^genr_control_regs[1] [2]),
        .I1(intr_stat_clr_d[2]),
        .O(\GEN_HAS_IRQ.intr_stat[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[30]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [30]),
        .I2(intr_stat_set_d[30]),
        .I3(\genr_status_regs_int_reg[1] [30]),
        .O(\GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AE00AA00AA00)) 
    \GEN_HAS_IRQ.intr_stat[3]_i_1 
       (.I0(\genr_status_regs_int_reg[1] [3]),
        .I1(\genr_status_regs[1] [3]),
        .I2(intr_stat_set_d[3]),
        .I3(resetn_out),
        .I4(\GEN_HAS_IRQ.intr_stat[3]_i_2_n_0 ),
        .I5(vid_aclk_en),
        .O(\GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_HAS_IRQ.intr_stat[3]_i_2 
       (.I0(\^genr_control_regs[1] [3]),
        .I1(intr_stat_clr_d[3]),
        .O(\GEN_HAS_IRQ.intr_stat[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[4]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [4]),
        .I2(intr_stat_set_d[4]),
        .I3(\genr_status_regs_int_reg[1] [4]),
        .O(\GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[5]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [5]),
        .I2(intr_stat_set_d[5]),
        .I3(\genr_status_regs_int_reg[1] [5]),
        .O(\GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[6]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [6]),
        .I2(intr_stat_set_d[6]),
        .I3(\genr_status_regs_int_reg[1] [6]),
        .O(\GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[7]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [7]),
        .I2(intr_stat_set_d[7]),
        .I3(\genr_status_regs_int_reg[1] [7]),
        .O(\GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[8]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [8]),
        .I2(intr_stat_set_d[8]),
        .I3(\genr_status_regs_int_reg[1] [8]),
        .O(\GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF08)) 
    \GEN_HAS_IRQ.intr_stat[9]_i_1 
       (.I0(vid_aclk_en),
        .I1(\genr_status_regs[1] [9]),
        .I2(intr_stat_set_d[9]),
        .I3(\genr_status_regs_int_reg[1] [9]),
        .O(\GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [0]),
        .Q(intr_stat_clr_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [16]),
        .Q(intr_stat_clr_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [1]),
        .Q(intr_stat_clr_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [2]),
        .Q(intr_stat_clr_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_clr_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\^genr_control_regs[1] [3]),
        .Q(intr_stat_clr_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[0] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[0]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[10] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[10]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[11] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[11]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[12] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[12]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[13] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[13]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[14] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[14]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[15] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[15]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[16] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[16]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[17] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[17]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[18] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[18]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[19] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[19]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[1] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[1]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[20] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[20]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[21] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[21]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[22] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[22]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[23] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[23]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[24] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[24]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[25] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[25]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[26] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[26]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[27] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[27]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[28] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[28]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[29] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[29]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[2] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[2]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[30] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[30]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[3] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[3]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[4] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[4]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[5] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[5]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[6] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[6]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[7] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[7]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[8] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[8]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_reg[9] 
       (.C(vid_aclk),
        .CE(1'b1),
        .D(\GEN_HAS_IRQ.intr_stat[9]_i_1_n_0 ),
        .Q(\genr_status_regs_int_reg[1] [9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[0] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [0]),
        .Q(intr_stat_set_d[0]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[10] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [10]),
        .Q(intr_stat_set_d[10]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[11] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [11]),
        .Q(intr_stat_set_d[11]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[12] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [12]),
        .Q(intr_stat_set_d[12]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[13] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [13]),
        .Q(intr_stat_set_d[13]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[14] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [14]),
        .Q(intr_stat_set_d[14]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[15] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [15]),
        .Q(intr_stat_set_d[15]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[16] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [16]),
        .Q(intr_stat_set_d[16]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[17] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [17]),
        .Q(intr_stat_set_d[17]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[18] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [18]),
        .Q(intr_stat_set_d[18]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[19] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [19]),
        .Q(intr_stat_set_d[19]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[1] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [1]),
        .Q(intr_stat_set_d[1]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[20] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [20]),
        .Q(intr_stat_set_d[20]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[21] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [21]),
        .Q(intr_stat_set_d[21]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[22] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [22]),
        .Q(intr_stat_set_d[22]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[23] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [23]),
        .Q(intr_stat_set_d[23]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[24] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [24]),
        .Q(intr_stat_set_d[24]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[25] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [25]),
        .Q(intr_stat_set_d[25]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[26] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [26]),
        .Q(intr_stat_set_d[26]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[27] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [27]),
        .Q(intr_stat_set_d[27]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[28] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [28]),
        .Q(intr_stat_set_d[28]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[29] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [29]),
        .Q(intr_stat_set_d[29]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[2] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [2]),
        .Q(intr_stat_set_d[2]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[30] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [30]),
        .Q(intr_stat_set_d[30]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[3] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [3]),
        .Q(intr_stat_set_d[3]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[4] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [4]),
        .Q(intr_stat_set_d[4]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[5] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [5]),
        .Q(intr_stat_set_d[5]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[6] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [6]),
        .Q(intr_stat_set_d[6]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[7] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [7]),
        .Q(intr_stat_set_d[7]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[8] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [8]),
        .Q(intr_stat_set_d[8]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_HAS_IRQ.intr_stat_set_d_reg[9] 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\genr_status_regs[1] [9]),
        .Q(intr_stat_set_d[9]),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_HAS_IRQ.irq_i_1 
       (.I0(resetn_out),
        .O(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_HAS_IRQ.irq_i_2 
       (.I0(\^genr_control_regs[3] [16]),
        .I1(\genr_status_regs_int_reg[1] [16]),
        .I2(\^genr_control_regs[3] [3]),
        .I3(\genr_status_regs_int_reg[1] [3]),
        .I4(\GEN_HAS_IRQ.irq_i_3_n_0 ),
        .O(\GEN_HAS_IRQ.irq_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_HAS_IRQ.irq_i_3 
       (.I0(\genr_status_regs_int_reg[1] [2]),
        .I1(\^genr_control_regs[3] [2]),
        .I2(\genr_status_regs_int_reg[1] [1]),
        .I3(\^genr_control_regs[3] [1]),
        .I4(\genr_status_regs_int_reg[1] [0]),
        .I5(\^genr_control_regs[3] [0]),
        .O(\GEN_HAS_IRQ.irq_i_3_n_0 ));
  FDRE \GEN_HAS_IRQ.irq_reg 
       (.C(vid_aclk),
        .CE(vid_aclk_en),
        .D(\GEN_HAS_IRQ.irq_i_2_n_0 ),
        .Q(irq),
        .R(\GEN_HAS_IRQ.irq_i_1_n_0 ));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    ipif_rnw_out_INST_0
       (.I0(write_ack_int),
        .O(ipif_rnw_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
