// Seed: 1672989880
module module_0 (
    input  tri0  id_0,
    input  tri1  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  wire  id_4,
    output uwire id_5
);
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2
);
  module_0(
      id_0, id_1, id_2, id_2, id_1, id_2
  );
  assign id_2 = 1;
  wire id_4;
endmodule
module module_2 (
    input  wand id_0,
    output tri0 id_1,
    input  tri1 id_2,
    output tri0 id_3
);
  tri id_5, id_6;
  module_0(
      id_2, id_0, id_3, id_1, id_0, id_3
  );
  assign id_5 = id_2;
endmodule
