<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1826" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1826{left:362px;bottom:68px;letter-spacing:0.11px;}
#t2_1826{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1826{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1826{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1826{left:69px;bottom:1084px;}
#t6_1826{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t7_1826{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_1826{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t9_1826{left:95px;bottom:1037px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#ta_1826{left:69px;bottom:1011px;}
#tb_1826{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_1826{left:69px;bottom:988px;}
#td_1826{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1826{left:69px;bottom:969px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1826{left:69px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tg_1826{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#th_1826{left:69px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1826{left:69px;bottom:889px;letter-spacing:-0.13px;word-spacing:-1.22px;}
#tj_1826{left:69px;bottom:872px;letter-spacing:-0.15px;}
#tk_1826{left:69px;bottom:849px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tl_1826{left:69px;bottom:833px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tm_1826{left:69px;bottom:797px;letter-spacing:-0.13px;}
#tn_1826{left:69px;bottom:774px;letter-spacing:-0.12px;}
#to_1826{left:69px;bottom:756px;letter-spacing:-0.12px;}
#tp_1826{left:69px;bottom:738px;letter-spacing:-0.12px;}
#tq_1826{left:69px;bottom:719px;letter-spacing:-0.11px;}
#tr_1826{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#ts_1826{left:69px;bottom:664px;letter-spacing:-0.1px;}
#tt_1826{left:69px;bottom:646px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_1826{left:90px;bottom:611px;letter-spacing:-0.09px;}
#tv_1826{left:90px;bottom:593px;letter-spacing:-0.1px;}
#tw_1826{left:90px;bottom:574px;letter-spacing:-0.11px;}
#tx_1826{left:117px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.05px;}
#ty_1826{left:145px;bottom:538px;letter-spacing:-0.13px;}
#tz_1826{left:145px;bottom:519px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t10_1826{left:117px;bottom:501px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t11_1826{left:90px;bottom:483px;letter-spacing:-0.07px;}
#t12_1826{left:69px;bottom:464px;letter-spacing:-0.16px;}
#t13_1826{left:69px;bottom:446px;letter-spacing:-0.12px;}
#t14_1826{left:69px;bottom:428px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t15_1826{left:69px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t16_1826{left:69px;bottom:356px;letter-spacing:-0.1px;}
#t17_1826{left:69px;bottom:338px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_1826{left:90px;bottom:319px;letter-spacing:-0.09px;}
#t19_1826{left:90px;bottom:301px;letter-spacing:-0.11px;}
#t1a_1826{left:117px;bottom:283px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1b_1826{left:145px;bottom:264px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t1c_1826{left:117px;bottom:246px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1d_1826{left:90px;bottom:228px;letter-spacing:-0.07px;}
#t1e_1826{left:69px;bottom:209px;letter-spacing:-0.16px;}
#t1f_1826{left:69px;bottom:191px;letter-spacing:-0.12px;}
#t1g_1826{left:69px;bottom:173px;letter-spacing:-0.12px;word-spacing:-0.05px;}

.s1_1826{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1826{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1826{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s4_1826{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_1826{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1826{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1826{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1826" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1826Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1826" style="-webkit-user-select: none;"><object width="935" height="1210" data="1826/1826.svg" type="image/svg+xml" id="pdf1826" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1826" class="t s1_1826">VGATHERQPS/VGATHERQPD—Gather Packed Single, Packed Double with Signed Qword Indices </span>
<span id="t2_1826" class="t s2_1826">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1826" class="t s1_1826">5-350 </span><span id="t4_1826" class="t s1_1826">Vol. 2C </span>
<span id="t5_1826" class="t s3_1826">• </span><span id="t6_1826" class="t s4_1826">Elements may be gathered in any order, but faults must be delivered in a right-to left order; thus, elements to </span>
<span id="t7_1826" class="t s4_1826">the left of a faulting one may be gathered before the fault is delivered. A given implementation of this </span>
<span id="t8_1826" class="t s4_1826">instruction is repeatable - given the same input values and architectural state, the same set of elements to the </span>
<span id="t9_1826" class="t s4_1826">left of the faulting one will be gathered. </span>
<span id="ta_1826" class="t s3_1826">• </span><span id="tb_1826" class="t s4_1826">This instruction does not perform AC checks, and so will never deliver an AC fault. </span>
<span id="tc_1826" class="t s3_1826">• </span><span id="td_1826" class="t s4_1826">Not valid with 16-bit effective addresses. Will deliver a #UD fault. </span>
<span id="te_1826" class="t s4_1826">Note that the presence of VSIB byte is enforced in this instruction. Hence, the instruction will #UD fault if </span>
<span id="tf_1826" class="t s4_1826">ModRM.rm is different than 100b. </span>
<span id="tg_1826" class="t s4_1826">This instruction has special disp8*N and alignment rules. N is considered to be the size of a single vector element. </span>
<span id="th_1826" class="t s4_1826">The scaled index may require more bits to represent than the address bits used by the processor (e.g., in 32-bit </span>
<span id="ti_1826" class="t s4_1826">mode, if the scale is greater than one). In this case, the most significant bits beyond the number of address bits are </span>
<span id="tj_1826" class="t s4_1826">ignored. </span>
<span id="tk_1826" class="t s4_1826">The instruction will #UD fault if the destination vector zmm1 is the same as index vector VINDEX. The instruction </span>
<span id="tl_1826" class="t s4_1826">will #UD fault if the k0 mask register is specified. </span>
<span id="tm_1826" class="t s5_1826">Operation </span>
<span id="tn_1826" class="t s6_1826">BASE_ADDR stands for the memory operand base address (a GPR); may not exist </span>
<span id="to_1826" class="t s6_1826">VINDEX stands for the memory operand vector of indices (a ZMM register) </span>
<span id="tp_1826" class="t s6_1826">SCALE stands for the memory operand scalar (1, 2, 4 or 8) </span>
<span id="tq_1826" class="t s6_1826">DISP is the optional 1 or 4 byte displacement </span>
<span id="tr_1826" class="t s7_1826">VGATHERQPS (EVEX encoded version) </span>
<span id="ts_1826" class="t s6_1826">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="tt_1826" class="t s6_1826">FOR j := 0 TO KL-1 </span>
<span id="tu_1826" class="t s6_1826">i := j * 32 </span>
<span id="tv_1826" class="t s6_1826">k := j * 64 </span>
<span id="tw_1826" class="t s6_1826">IF k1[j] OR *no writemask* </span>
<span id="tx_1826" class="t s6_1826">THEN DEST[i+31:i] := </span>
<span id="ty_1826" class="t s6_1826">MEM[BASE_ADDR + (VINDEX[k+63:k]) * SCALE + DISP] </span>
<span id="tz_1826" class="t s6_1826">k1[j] := 0 </span>
<span id="t10_1826" class="t s6_1826">ELSE *DEST[i+31:i] := remains unchanged* </span>
<span id="t11_1826" class="t s6_1826">FI; </span>
<span id="t12_1826" class="t s6_1826">ENDFOR </span>
<span id="t13_1826" class="t s6_1826">k1[MAX_KL-1:KL] := 0 </span>
<span id="t14_1826" class="t s6_1826">DEST[MAXVL-1:VL/2] := 0 </span>
<span id="t15_1826" class="t s7_1826">VGATHERQPD (EVEX encoded version) </span>
<span id="t16_1826" class="t s6_1826">(KL, VL) = (2, 128), (4, 256), (8, 512) </span>
<span id="t17_1826" class="t s6_1826">FOR j := 0 TO KL-1 </span>
<span id="t18_1826" class="t s6_1826">i := j * 64 </span>
<span id="t19_1826" class="t s6_1826">IF k1[j] OR *no writemask* </span>
<span id="t1a_1826" class="t s6_1826">THEN DEST[i+63:i] := MEM[BASE_ADDR + (VINDEX[i+63:i]) * SCALE + DISP] </span>
<span id="t1b_1826" class="t s6_1826">k1[j] := 0 </span>
<span id="t1c_1826" class="t s6_1826">ELSE *DEST[i+63:i] := remains unchanged* </span>
<span id="t1d_1826" class="t s6_1826">FI; </span>
<span id="t1e_1826" class="t s6_1826">ENDFOR </span>
<span id="t1f_1826" class="t s6_1826">k1[MAX_KL-1:KL] := 0 </span>
<span id="t1g_1826" class="t s6_1826">DEST[MAXVL-1:VL] := 0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
