

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1'
================================================================
* Date:           Tue Jun 24 20:47:04 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65539|  20.000 ns|  0.655 ms|    2|  65539|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_930_1  |        0|    65537|        10|          8|          8|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    193|    -|
|Register         |        -|    -|     145|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     145|    314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_2_fu_236_p2                     |         +|   0|  0|  14|          13|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage6_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage7_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_375                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_570                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_574                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_578                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_582                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_586                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_590                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op55_read_state5     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state6     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op69_read_state7     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op74_read_state8     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state9     |       and|   0|  0|   2|           1|           1|
    |cmp101_fu_246_p2                  |      icmp|   0|  0|  17|          14|          14|
    |icmp_ln930_fu_230_p2              |      icmp|   0|  0|  14|          13|          13|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln934_1_fu_269_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_2_fu_277_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_3_fu_285_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_4_fu_289_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_5_fu_293_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_6_fu_297_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln934_fu_261_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 121|          78|          67|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  48|          9|    1|          9|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter0_in_pix_1_reg_143  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_2_reg_153  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_3_reg_164  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_4_reg_175  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_in_pix_5_reg_186  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_in_pix_6_reg_197  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_in_pix_7_reg_208  |  14|          3|    8|         24|
    |ap_sig_allocacmp_x_1                   |   9|          2|   13|         26|
    |bytePlanes_blk_n                       |   9|          2|    1|          2|
    |img_blk_n                              |   9|          2|    1|          2|
    |x_fu_72                                |   9|          2|   13|         26|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 193|         41|   89|        201|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   8|   0|    8|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_in_pix_1_reg_143  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_2_reg_153  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_3_reg_164  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_4_reg_175  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_in_pix_5_reg_186  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_6_reg_197  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_in_pix_7_reg_208  |   8|   0|    8|          0|
    |cmp101_reg_383                         |   1|   0|    1|          0|
    |icmp_ln930_reg_379                     |   1|   0|    1|          0|
    |in_pix_1_reg_143                       |   8|   0|    8|          0|
    |in_pix_2_reg_153                       |   8|   0|    8|          0|
    |in_pix_3_reg_164                       |   8|   0|    8|          0|
    |in_pix_4_reg_175                       |   8|   0|    8|          0|
    |in_pix_5_reg_186                       |   8|   0|    8|          0|
    |in_pix_6_reg_197                       |   8|   0|    8|          0|
    |in_pix_reg_394                         |   8|   0|    8|          0|
    |or_ln934_1_reg_409                     |   1|   0|    1|          0|
    |or_ln934_2_reg_418                     |   1|   0|    1|          0|
    |or_ln934_3_reg_427                     |   1|   0|    1|          0|
    |or_ln934_4_reg_431                     |   1|   0|    1|          0|
    |or_ln934_5_reg_435                     |   1|   0|    1|          0|
    |or_ln934_6_reg_439                     |   1|   0|    1|          0|
    |or_ln934_reg_400                       |   1|   0|    1|          0|
    |x_fu_72                                |  13|   0|   13|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 145|   0|  145|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1|  return value|
|img_dout                   |   in|   24|     ap_fifo|                                             img|       pointer|
|img_num_data_valid         |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap               |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                   |  out|    1|     ap_fifo|                                             img|       pointer|
|bytePlanes_din             |  out|   64|     ap_fifo|                                      bytePlanes|       pointer|
|bytePlanes_num_data_valid  |   in|   11|     ap_fifo|                                      bytePlanes|       pointer|
|bytePlanes_fifo_cap        |   in|   11|     ap_fifo|                                      bytePlanes|       pointer|
|bytePlanes_full_n          |   in|    1|     ap_fifo|                                      bytePlanes|       pointer|
|bytePlanes_write           |  out|    1|     ap_fifo|                                      bytePlanes|       pointer|
|trunc_ln915_1              |   in|   13|     ap_none|                                   trunc_ln915_1|        scalar|
|icmp_ln920                 |   in|    1|     ap_none|                                      icmp_ln920|        scalar|
|cmp103_6                   |   in|    1|     ap_none|                                        cmp103_6|        scalar|
|cmp103_5                   |   in|    1|     ap_none|                                        cmp103_5|        scalar|
|cmp103_4                   |   in|    1|     ap_none|                                        cmp103_4|        scalar|
|cmp103_3                   |   in|    1|     ap_none|                                        cmp103_3|        scalar|
|cmp103_2                   |   in|    1|     ap_none|                                        cmp103_2|        scalar|
|sub100_cast3               |   in|   13|     ap_none|                                    sub100_cast3|        scalar|
|cmp103_1                   |   in|    1|     ap_none|                                        cmp103_1|        scalar|
+---------------------------+-----+-----+------------+------------------------------------------------+--------------+

