# ALSU_project
this project mainly focus on design and implementation for Arithmetic Logic Shift Unit using Verilog HDL to descripe it.

![ALSU](ALSU/images/1.png "ALSU") *Top Module*

#Block Diagram
![ALSU_topmodule](ALSU/images/top_module.png "ALSU") *Top Module*

##Schematic Design 
![Schematic](ALSU/images/2.png "ALSU") *Schematic*

##NetList 
![NetList](ALSU/images/NetList.png "NetList") *NetList*
