---
layout: homepage
---

## About Me
I am a PhD student at [Chair of Integrated Digital Systems and Circuit Design (IDS)](https://www.ids.rwth-aachen.de/en/), RWTH Aachen University, Germany, supervised by [Prof. Tobias Gemmeke](https://www.ids.rwth-aachen.de/en/chair/team/head).
I received my M.S. from Tianjin University, China in 2019 and B.S. from Northeast Electric Power University, China in 2016.

My research focuses on time-domain compute-in-memory and its associated energy-efficient hardware design for machine learning and digital signal processing applications.
I am proficient in ASIC design flow from transistor level design to front-end RTL, back-end P&R, and silicon measurements.
Currently, I have two chip tapeout experience includes 5 designs on 22nm FDSOI technology, covering both standard digital design and mixed-signal approach.

## News
- **06/07/2023** I presented our scalable TDCIM BNN work at the GLSVLSI in Knoxville, TN, USA!
- **09/22/2022** I presented our all-digital TDCIM BNN work at the ESSCIRC in Milan, Italy!

<h2 id="publications" style="margin: 2px 0px -15px;">Publications <temp style="font-size:15px;">[</temp><a href="https://scholar.google.com/citations?hl=en&user=hc48V2MAAAAJ" target="_blank" style="font-size:15px;">Google Scholar</a><temp style="font-size:15px;">]</temp></h2>

<div class="publications">
<ol class="bibliography">

<li>
<div class="pub-row">
  </div>
  <div id="lou" class="col-sm-9" style="position: relative; width: 100%; padding-right: 15px; padding-left: 15px;">
      <div class="title"><a href="https://dl.acm.org/doi/10.1145/3583781.3590220">Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices</a></div>
      <div class="author"><strong>Jie lou</strong>, Florian Freye, Christian Lanius, Tobias Gemmeke</div>
      <div class="periodical"><em>Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI), 2023.</em></div>
      <div class="links">
    </div>
  </div>
</li>

<li>
<div class="pub-row">
  </div>
  <div id="lou" class="col-sm-9" style="position: relative; width: 100%; padding-right: 15px; padding-left: 15px;">
      <div class="title"><a href="https://ieeexplore.ieee.org/abstract/document/9930136">Memristive Devices for Time Domain Compute-in-Memory</a></div>
      <div class="author">Florian Freye, <strong>Jie lou</strong>, Christopher Bengel, Stephan Menzel, Stefan Wiefels, Tobias Gemmeke</div>
      <div class="periodical"><em>IEEE Journal of Exploratory Solid-State Computational Devices and Circuits (JxCDC), 2022.</em></div>
      <div class="links">
    </div>
  </div>
</li>

<li>
<div class="pub-row">
  </div>
  <div id="lou" class="col-sm-9" style="position: relative; width: 100%; padding-right: 15px; padding-left: 15px;">
      <div class="title"><a href="https://ieeexplore.ieee.org/abstract/document/9911382">All-Digital Time-Domain Compute-in-Memory Engine for Binary Neural Networks with 1.05 POPS/W Energy Efficiency</a></div>
      <div class="author"><strong>Jie Lou</strong>, Christian Lanius, Florian Freye, Tim Stadtmann, Tobias Gemmeke</div>
      <div class="periodical"><em>IEEE European Solid State Circuits Conference (ESSCIRC), 2022.</em></div>
      <div class="links">
    </div>
  </div>
</li>

<li>
<div class="pub-row">
  </div>
  <div id="lou" class="col-sm-9" style="position: relative; width: 100%; padding-right: 15px; padding-left: 15px;">
      <div class="title"><a href="https://ieeexplore.ieee.org/document/9806215">Discrete Steps towards Approximate Computing</a></div>
      <div class="author">Michael Gansen, <strong>Jie Lou</strong>, Florian Freye, Tobias Gemmeke, Farhad Merchant, Albert Zeyer, Mohammad Zeineldeen, Ralf Schluter, Xin Fan</div>
      <div class="periodical"><em>International Symposium on Quality Electronic Design (ISQED), 2022.</em></div>
      <div class="links">
    </div>
  </div>
</li>
<!-- <br> -->
</ol>
</div>

## Services
<ul style="margin:0 0 5px;">
<li>Reviewer of IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)</li>
<li>Reviewer of IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS)</li>
</ul>

## Invited Talks 
<ul style="margin:0 0 5px;">
<li>2023.06.07 @ GLSVLSI, Knoxville, TN, USA. Scalable Time-Domain Compute-in-Memory BNN Engine with 2.06 POPS/W Energy Efficiency for Edge-AI Devices </li> 
<li>2022.09.22 @ ESSCIRC, Milan, Italy. All-Digital Time-Domain Compute-in-Memory Engine for Binary Neural Networks with 1.05 POPS/W Energy Efficiency </li> 
</ul>

## Honors & Awards 
<ul style="margin:0 0 5px;">
<li>Tianjin University Outstanding Graduates, 2019</li>
<li>Tianjin University Student Science Award, 2018</li>
<li>Top Ten Outstanding Youth of School of Electronic Information Engineering (Tianjin University), 2018</li>
<li>China National Scholarship, 2017 & 2018</li>
</ul>  

## Teaching
<ul style="margin:0 0 5px;">
<li>Teaching Assistant, Computer Arithmetic – Fundamental (2019 Summer), RWTH Aachen University</li>
<li>Exam Assistant, Computer Arithmetic – Fundamental (2020 - 2023), RWTH Aachen University</li>
</ul>  

## Miscellaneous
<ul style="margin:0 0 5px;">
<li>I am the finisher of three marathons(PB 4:17:13).</li>
  
<!--
## Contact
**Address:** [Room 304, Mies-van-der-Rohe Str. 15, 52074, Aachen, Germany](https://www.ids.rwth-aachen.de/en/)
-->
