git clone --depth 1 --no-tags https://github.com/baby9/HPS2FPGAmapping.git f:/verilog_sva_gh_scraper/data/full_repos/668171729
git clone --depth 1 --no-tags https://github.com/Armando-Moya/DE10LITE.git f:/verilog_sva_gh_scraper/data/full_repos/670426230
git clone --depth 1 --no-tags https://github.com/Sumithara009/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/670565282
git clone --depth 1 --no-tags https://github.com/toanpm1011/Car_Parking_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/670440036
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-Multi-cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670764686
git clone --depth 1 --no-tags https://github.com/umarcis/ElevatorSystem.git f:/verilog_sva_gh_scraper/data/full_repos/668701445
git clone --depth 1 --no-tags https://github.com/PranshulG/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/669163394
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-008-5_to_32_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/670695137
git clone --depth 1 --no-tags https://github.com/ksungkeun84/chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/670879052
git clone --depth 1 --no-tags https://github.com/amandudeja2134/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/667438341
git clone --depth 1 --no-tags https://github.com/akiokitagawa/test01.git f:/verilog_sva_gh_scraper/data/full_repos/668958248
git clone --depth 1 --no-tags https://github.com/wavybangsy/CSARCH1-Decoder-Implementation-of-Boolean-Function.git f:/verilog_sva_gh_scraper/data/full_repos/668963779
git clone --depth 1 --no-tags https://github.com/riyabansal0107/Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/667257658
git clone --depth 1 --no-tags https://github.com/Yash070707/MIPS-32-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/668133036
git clone --depth 1 --no-tags https://github.com/sayoojkj/Pulse_width_modulation.git f:/verilog_sva_gh_scraper/data/full_repos/669752992
git clone --depth 1 --no-tags https://github.com/Mohamed-AbdulRahman5/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/669450780
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-005-Priority_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/669693000
git clone --depth 1 --no-tags https://github.com/heesang-chae/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/669464728
git clone --depth 1 --no-tags https://github.com/Vikas01xz/Booth_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/665954616
git clone --depth 1 --no-tags https://github.com/Glinary/Gate-Level-Modeling.git f:/verilog_sva_gh_scraper/data/full_repos/664459753
git clone --depth 1 --no-tags https://github.com/Shubhansh25/car-parking-system.git f:/verilog_sva_gh_scraper/data/full_repos/665738087
git clone --depth 1 --no-tags https://github.com/udayapeddirajub/Booth_Multiplier_32.git f:/verilog_sva_gh_scraper/data/full_repos/664172681
git clone --depth 1 --no-tags https://github.com/adrija-50/Traffic_Signal_Design.git f:/verilog_sva_gh_scraper/data/full_repos/665720138
git clone --depth 1 --no-tags https://github.com/Vaibhav-shar/UART_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/666201538
git clone --depth 1 --no-tags https://github.com/Yuboeee/neuron_1.git f:/verilog_sva_gh_scraper/data/full_repos/666271810
git clone --depth 1 --no-tags https://github.com/TanusriK/intelunnati_InnovateX.git f:/verilog_sva_gh_scraper/data/full_repos/666290170
git clone --depth 1 --no-tags https://github.com/fenil210/WALLACE_TREE_MULTIPLIER.git f:/verilog_sva_gh_scraper/data/full_repos/666415206
git clone --depth 1 --no-tags https://github.com/ashu8004/karatsuba_multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/664454123
git clone --depth 1 --no-tags https://github.com/meghdesai18/Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665088234
git clone --depth 1 --no-tags https://github.com/Max-Ming/2023-HITSZCPU.git f:/verilog_sva_gh_scraper/data/full_repos/664453038
git clone --depth 1 --no-tags https://github.com/jissjoseph1997/Single_Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/665031028
git clone --depth 1 --no-tags https://github.com/meghdesai18/Verilog-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/665162772
git clone --depth 1 --no-tags https://github.com/Turikanandakumar/intelunnati_fixer.git f:/verilog_sva_gh_scraper/data/full_repos/665156851
git clone --depth 1 --no-tags https://github.com/tamurae/tt04-latin-practice-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/664855863
git clone --depth 1 --no-tags https://github.com/yasharthparas/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/664943508
git clone --depth 1 --no-tags https://github.com/sayoojkj/Carry_select_adder.git f:/verilog_sva_gh_scraper/data/full_repos/667345345
git clone --depth 1 --no-tags https://github.com/SourajaKundu/System-on-Chip-project.git f:/verilog_sva_gh_scraper/data/full_repos/667052255
git clone --depth 1 --no-tags https://github.com/TheMihirD/RISC-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/667095113
git clone --depth 1 --no-tags https://github.com/flowingsunset/Do_Something_With_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/665924997
git clone --depth 1 --no-tags https://github.com/ninad4290/Programmable-Logic-Device.git f:/verilog_sva_gh_scraper/data/full_repos/667570714
git clone --depth 1 --no-tags https://github.com/tnd13600/cable.git f:/verilog_sva_gh_scraper/data/full_repos/665139516
git clone --depth 1 --no-tags https://github.com/chomchom69420/verilog-uart.git f:/verilog_sva_gh_scraper/data/full_repos/668422886
git clone --depth 1 --no-tags https://github.com/udhav-varma/CSE_Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/664721307
git clone --depth 1 --no-tags https://github.com/Simran16702/dual_port_ram.git f:/verilog_sva_gh_scraper/data/full_repos/664956274
git clone --depth 1 --no-tags https://github.com/aryang13/closetgenie.git f:/verilog_sva_gh_scraper/data/full_repos/664420425
git clone --depth 1 --no-tags https://github.com/disneyyy/Fight_zombie.git f:/verilog_sva_gh_scraper/data/full_repos/664921903
git clone --depth 1 --no-tags https://github.com/eslamsolyman01/AES.git f:/verilog_sva_gh_scraper/data/full_repos/666748257
git clone --depth 1 --no-tags https://github.com/anjali1411/Image-Processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666999921
git clone --depth 1 --no-tags https://github.com/Vikas01xz/Interrupt_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/665702749
git clone --depth 1 --no-tags https://github.com/naravameghana1/SPI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/665669489
git clone --depth 1 --no-tags https://github.com/Yashas127/Bubble-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/665873711
git clone --depth 1 --no-tags https://github.com/chirag091167/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/666071830
git clone --depth 1 --no-tags https://github.com/Aayush2592/intelunnati_proffesionals.git f:/verilog_sva_gh_scraper/data/full_repos/666293220
git clone --depth 1 --no-tags https://github.com/Rakeshgupta2020/AHB2APB-Bridge-Implementation-using-verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/664543713
git clone --depth 1 --no-tags https://github.com/kartik2629/Intel-Unnati-Techiefi.git f:/verilog_sva_gh_scraper/data/full_repos/664198077
git clone --depth 1 --no-tags https://github.com/lithika884/Intelunnati_TechElite.git f:/verilog_sva_gh_scraper/data/full_repos/666336976
git clone --depth 1 --no-tags https://github.com/iagoalvess/ISL-UFMG.git f:/verilog_sva_gh_scraper/data/full_repos/666581895
git clone --depth 1 --no-tags https://github.com/DreamChaser-luzeyu/verilator-study.git f:/verilog_sva_gh_scraper/data/full_repos/667552510
git clone --depth 1 --no-tags https://github.com/mysterious24/sequencial-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/668233007
git clone --depth 1 --no-tags https://github.com/clikbait295/riscvTest.git f:/verilog_sva_gh_scraper/data/full_repos/670291943
git clone --depth 1 --no-tags https://github.com/saikrishnareddy2002/-AHB-TO-APB-BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/665172499
git clone --depth 1 --no-tags https://github.com/HassanHatem1/Encryption_Decryption_System.git f:/verilog_sva_gh_scraper/data/full_repos/665319050
git clone --depth 1 --no-tags https://github.com/Sujay001coder/TRAFFIC_LIGHT_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/665932328
git clone --depth 1 --no-tags https://github.com/odeinjul/USTC-CODH2023.git f:/verilog_sva_gh_scraper/data/full_repos/665956413
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controller_pro_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/665157366
git clone --depth 1 --no-tags https://github.com/Amity-Blight/VE370.git f:/verilog_sva_gh_scraper/data/full_repos/665589347
git clone --depth 1 --no-tags https://github.com/ianerik6/Concepcion7.git f:/verilog_sva_gh_scraper/data/full_repos/665634839
git clone --depth 1 --no-tags https://github.com/sp1231/mips-pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/667525334
git clone --depth 1 --no-tags https://github.com/SunBenqian/DataConverter.git f:/verilog_sva_gh_scraper/data/full_repos/669664085
git clone --depth 1 --no-tags https://github.com/aradshapira/step_motor_controller.git f:/verilog_sva_gh_scraper/data/full_repos/669721782
git clone --depth 1 --no-tags https://github.com/thereversed/4sevcen-segment_NEXYSDDR.git f:/verilog_sva_gh_scraper/data/full_repos/669100382
git clone --depth 1 --no-tags https://github.com/betechie/intelunnati_mahadev.git f:/verilog_sva_gh_scraper/data/full_repos/666129043
git clone --depth 1 --no-tags https://github.com/putoze/ic_contest.git f:/verilog_sva_gh_scraper/data/full_repos/668994338
git clone --depth 1 --no-tags https://github.com/TonyHo722/fsic_tony.git f:/verilog_sva_gh_scraper/data/full_repos/666969065
git clone --depth 1 --no-tags https://github.com/danielyu925/16-Bit-4-Stage-RISC-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/664146826
git clone --depth 1 --no-tags https://github.com/Mooselee/PythonTimingAnalysis.git f:/verilog_sva_gh_scraper/data/full_repos/666623954
git clone --depth 1 --no-tags https://github.com/Reshmasaba/intelunnati_CALL-OF-DUTY.git f:/verilog_sva_gh_scraper/data/full_repos/666657941
git clone --depth 1 --no-tags https://github.com/Yossef-Emad/ABP-bus-Connected-to-UART-and-GPIO-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666557665
git clone --depth 1 --no-tags https://github.com/mikesjak/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/666003081
git clone --depth 1 --no-tags https://github.com/Vimal2710/Vimal_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666107753
git clone --depth 1 --no-tags https://github.com/harshdeepdey/Pipeline-Design-for-32-Bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/666402389
git clone --depth 1 --no-tags https://github.com/william-lyh/DFX_TclScripts.git f:/verilog_sva_gh_scraper/data/full_repos/666388157
git clone --depth 1 --no-tags https://github.com/JMcGhee-CPE/RISCV_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666882064
git clone --depth 1 --no-tags https://github.com/BehrensG/ETH2CDSO1B.git f:/verilog_sva_gh_scraper/data/full_repos/664279108
git clone --depth 1 --no-tags https://github.com/NourMamdouh/UART_Tx_FSMD.git f:/verilog_sva_gh_scraper/data/full_repos/664384389
git clone --depth 1 --no-tags https://github.com/PanjugalaShashikala/HLS-RTL-Mini-Project.git f:/verilog_sva_gh_scraper/data/full_repos/664628143
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/ROUTER_1_3.git f:/verilog_sva_gh_scraper/data/full_repos/666064401
git clone --depth 1 --no-tags https://github.com/Sujay001coder/BIST_Bcd_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/665865118
git clone --depth 1 --no-tags https://github.com/flowingsunset/Harman_Semicon.git f:/verilog_sva_gh_scraper/data/full_repos/665871327
git clone --depth 1 --no-tags https://github.com/Gokul0830/IntelUnnati_Ally.git f:/verilog_sva_gh_scraper/data/full_repos/666295385
git clone --depth 1 --no-tags https://github.com/DhamuDynamic/Dhamu-s_RTL_Journey.git f:/verilog_sva_gh_scraper/data/full_repos/666311463
git clone --depth 1 --no-tags https://github.com/ahmedheikal173/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/665689288
git clone --depth 1 --no-tags https://github.com/DangoD0/digit.git f:/verilog_sva_gh_scraper/data/full_repos/667799771
git clone --depth 1 --no-tags https://github.com/priiyanka82/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/667932161
git clone --depth 1 --no-tags https://github.com/Sans2205/Asynchronous-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/667769640
git clone --depth 1 --no-tags https://github.com/naravameghana1/Traffic-controller.git f:/verilog_sva_gh_scraper/data/full_repos/670077141
git clone --depth 1 --no-tags https://github.com/divya-1408/vlsi.git f:/verilog_sva_gh_scraper/data/full_repos/670963073
git clone --depth 1 --no-tags https://github.com/maverick-sp/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/671098116
git clone --depth 1 --no-tags https://github.com/gunavant-s/3X8_Decoder_Day-007.git f:/verilog_sva_gh_scraper/data/full_repos/670829292
git clone --depth 1 --no-tags https://github.com/manishpundir2207/MIPS-32-5-Stage-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670767646
