Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Xilinx/10.1/EDK/spartan3/data/spartan3.acd> with local file <c:/Xilinx/10.1/ISE/spartan3/data/spartan3.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\Git\herbert\Firmware\fpga\pcores\" "C:\Xilinx\10.1\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\Xilinx\10.1\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc3s1400afg676-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6713: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6721: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6729: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6737: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6745: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6753: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6761: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/Git/herbert/Firmware/fpga/hdl/system.vhd" line 6769: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "C:/Git/herbert/Firmware/fpga/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/ddr2_sdram_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/debug_module_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/debug_uart_wrapper.ngc>.
Reading core <../implementation/sbc_uart_wrapper.ngc>.
Reading core <../implementation/intc_wrapper.ngc>.
Reading core <../implementation/pwm_wrapper.ngc>.
Reading core <../implementation/sensor_a_spi_wrapper.ngc>.
Reading core <../implementation/motor_wrapper.ngc>.
Reading core <../implementation/motor2_wrapper.ngc>.
Reading core <../implementation/led_spi_wrapper.ngc>.
Reading core <../implementation/lcd_wrapper.ngc>.
Reading core <../implementation/timer_wrapper.ngc>.
Reading core <../implementation/config_flash_spi_wrapper.ngc>.
Reading core <../implementation/user_flash_spi_wrapper.ngc>.
Reading core <../implementation/spi_control_wrapper.ngc>.
Reading core <../implementation/system_wrapper.ngc>.
Reading core <../implementation/relay_wrapper.ngc>.
Reading core <../implementation/switch_control_wrapper.ngc>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <ddr2_sdram_wrapper> for timing and area information for instance <DDR2_SDRAM>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <debug_uart_wrapper> for timing and area information for instance <debug_uart>.
Loading core <sbc_uart_wrapper> for timing and area information for instance <sbc_uart>.
Loading core <intc_wrapper> for timing and area information for instance <intc>.
Loading core <pwm_wrapper> for timing and area information for instance <pwm>.
Loading core <sensor_a_spi_wrapper> for timing and area information for instance <sensor_a_spi>.
Loading core <motor_wrapper> for timing and area information for instance <motor>.
Loading core <motor2_wrapper> for timing and area information for instance <motor2>.
Loading core <led_spi_wrapper> for timing and area information for instance <led_spi>.
Loading core <lcd_wrapper> for timing and area information for instance <lcd>.
Loading core <timer_wrapper> for timing and area information for instance <timer>.
Loading core <config_flash_spi_wrapper> for timing and area information for instance <config_flash_spi>.
Loading core <user_flash_spi_wrapper> for timing and area information for instance <user_flash_spi>.
Loading core <spi_control_wrapper> for timing and area information for instance <spi_control>.
Loading core <system_wrapper> for timing and area information for instance <system>.
Loading core <relay_wrapper> for timing and area information for instance <relay>.
Loading core <switch_control_wrapper> for timing and area information for instance <switch_control>.
Loading device for application Rf_Device from file '3s1400a.nph' in environment c:\Xilinx\10.1\ISE;C:\Xilinx\10.1\EDK.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0_1> <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Area.Decode_I/ex_Valid_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Area.Decode_I/ex_Valid_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 20 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[17].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 14 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_14> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init_done_reg> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 15 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_14> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_15> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR2_SDRAM> is equivalent to the following 15 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_14> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_15> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_13> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19> in Unit <pwm> is equivalent to the following 2 FFs/Latches : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_1> <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_2> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <motor/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <motor> is equivalent to the following FF/Latch : <motor/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <motor2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <motor2> is equivalent to the following FF/Latch : <motor2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <timer/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <timer> is equivalent to the following FF/Latch : <timer/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0_1> <microblaze_0/Area.Data_Flow_I/Using_FPU.FPU_I/mem_absAgtB_2_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Area.Decode_I/ex_Valid_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Area.Decode_I/ex_Valid_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 20 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[17].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[16].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[15].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[14].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[13].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[12].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[11].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[10].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[9].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[8].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[7].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i_1> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR2_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2> in Unit <DDR2_SDRAM> is equivalent to the following 14 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_2_14> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/Rst_tocore_9> in Unit <DDR2_SDRAM> is equivalent to the following 10 FFs/Latches : <DDR2_SDRAM/Rst_tocore_8> <DDR2_SDRAM/Rst_tocore_4> <DDR2_SDRAM/Rst_tocore_3> <DDR2_SDRAM/Rst_tocore_5> <DDR2_SDRAM/Rst_tocore_1> <DDR2_SDRAM/Rst_tocore_2> <DDR2_SDRAM/Rst_topim_1> <DDR2_SDRAM/Rst_topim_0> <DDR2_SDRAM/Rst_topim_2> <DDR2_SDRAM/Rst_tocore_tmp> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/PhyIF_Ctrl_InitDone_tmp_d1a> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init_done_reg> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0> in Unit <DDR2_SDRAM> is equivalent to the following 15 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_14> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_0_15> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_rst_180_r1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1> in Unit <DDR2_SDRAM> is equivalent to the following 15 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_13> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_14> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_1_15> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/InitDone_i2_2> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/InitDone> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_1> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/mpmc_core_0/Ctrl_PhyIF_Force_DM_d1_2> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack_i> in Unit <DDR2_SDRAM> is equivalent to the following FF/Latch : <DDR2_SDRAM/PLB_2_INST.plbv46_pim_2/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_sl_rdack> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1> in Unit <DDR2_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dqs_oe_180_r1_3> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1> in Unit <DDR2_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_write/dq_oe_90_r1_5> 
INFO:Xst:2260 - The FF/Latch <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3> in Unit <DDR2_SDRAM> is equivalent to the following 13 FFs/Latches : <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_1> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_2> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_3> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_4> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_5> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_6> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_7> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_8> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_9> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_10>
   <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_11> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_12> <DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/phy_init/init_cnt_r_3_13> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_10_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_13_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19> in Unit <pwm> is equivalent to the following 2 FFs/Latches : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_1> <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_19_2> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_20_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_18_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_8_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_7_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_12_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_11_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_28_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4> in Unit <pwm> is equivalent to the following FF/Latch : <pwm/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4_1> 
INFO:Xst:2260 - The FF/Latch <motor/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <motor> is equivalent to the following FF/Latch : <motor/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <motor2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1> in Unit <motor2> is equivalent to the following FF/Latch : <motor2/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <timer/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <timer> is equivalent to the following FF/Latch : <timer/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 179

Cell Usage :
# BELS                             : 17275
#      BUF                         : 14
#      GND                         : 28
#      INV                         : 488
#      LUT1                        : 155
#      LUT2                        : 1257
#      LUT2_D                      : 35
#      LUT2_L                      : 58
#      LUT3                        : 2879
#      LUT3_D                      : 146
#      LUT3_L                      : 142
#      LUT4                        : 5442
#      LUT4_D                      : 182
#      LUT4_L                      : 416
#      MULT_AND                    : 796
#      MUXCY                       : 2324
#      MUXCY_L                     : 499
#      MUXF5                       : 626
#      MUXF6                       : 9
#      MUXF7                       : 4
#      MUXF8                       : 2
#      OR3                         : 3
#      VCC                         : 25
#      XORCY                       : 1745
# FlipFlops/Latches                : 10150
#      FD                          : 977
#      FD_1                        : 14
#      FDC                         : 28
#      FDC_1                       : 5
#      FDCE                        : 93
#      FDDRRSE                     : 42
#      FDE                         : 669
#      FDE_1                       : 5
#      FDP                         : 13
#      FDR                         : 3203
#      FDR_1                       : 17
#      FDRE                        : 4307
#      FDRE_1                      : 1
#      FDRS                        : 181
#      FDRS_1                      : 2
#      FDRSE                       : 150
#      FDS                         : 294
#      FDS_1                       : 8
#      FDSE                        : 140
#      LDC                         : 1
# RAMS                             : 289
#      RAM16X1D                    : 258
#      RAMB16BWE                   : 31
# Shift Registers                  : 372
#      SRL16                       : 96
#      SRL16E                      : 267
#      SRLC16E                     : 9
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 205
#      IBUF                        : 60
#      IBUFG                       : 1
#      IOBUF                       : 8
#      IOBUFDS                     : 4
#      OBUF                        : 98
#      OBUFDS                      : 2
#      OBUFT                       : 32
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 7
#      MULT18X18SIO                : 7
# Others                           : 1
#      BSCAN_SPARTAN3A             : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1400afg676-4 

 Number of Slices:                     8338  out of  11264    74%  
 Number of Slice Flip Flops:          10077  out of  22528    44%  
 Number of 4 input LUTs:              12088  out of  22528    53%  
    Number used as logic:             11200
    Number used as Shift registers:     372
    Number used as RAMs:                516
 Number of IOs:                         179
 Number of bonded IOBs:                 108  out of    502    21%  
    IOB Flip Flops:                      73
 Number of BRAMs:                        31  out of     32    96%  
 Number of MULT18X18SIOs:                 7  out of     32    21%  
 Number of GCLKs:                         8  out of     24    33%  
 Number of DCMs:                          2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                              | Clock buffer(FF name)                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                                                                                                                               | clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLKDV| 8191  |
debug_module/debug_module/drck_i                                                                                                                                                                                                          | BUFG                                                                                                                                                   | 203   |
debug_module/debug_module/update1                                                                                                                                                                                                         | BUFG                                                                                                                                                   | 32    |
sys_clk_pin                                                                                                                                                                                                                               | clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLK0 | 1860  |
sys_clk_pin                                                                                                                                                                                                                               | clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_Virtex.DCM_INST:CLKFX+clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/Using_Virtex.DCM_INST:CLK90| 437   |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[0]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1)            | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[1]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1)            | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[2]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1)            | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col1/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff)              | 13    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_dqs[3]..u_dqs_delay_col0/gen_delay.one:O)| NONE(*)(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1)            | 13    |
sys_clk_pin                                                                                                                                                                                                                               | IBUFG                                                                                                                                                  | 6     |
motor/motor/USER_LOGIC_I/irq_trig                                                                                                                                                                                                         | NONE(motor/motor/USER_LOGIC_I/irq_reg)                                                                                                                 | 1     |
motor/motor/USER_LOGIC_I/start_step_trig                                                                                                                                                                                                  | NONE(motor/motor/USER_LOGIC_I/start_step)                                                                                                              | 1     |
motor2/motor2/USER_LOGIC_I/irq_trig                                                                                                                                                                                                       | NONE(motor2/motor2/USER_LOGIC_I/irq_reg)                                                                                                               | 1     |
motor2/motor2/USER_LOGIC_I/start_step_trig                                                                                                                                                                                                | NONE(motor2/motor2/USER_LOGIC_I/start_step)                                                                                                            | 1     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                   | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/rd_addr_rst_reg:Q)| NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_rd_addr[3].fifo1_rd_addr_inst/gen_addr[0].u_addr_bit)| 32    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/wr_addr_rst_d1(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/wr_addr_rst_d1:Q)  | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_wr_addr[3].u_fifo_1_wr_addr/gen_addr[0].u_addr_bit)  | 32    |
debug_module/debug_module/MDM_Core_I1/Config_Reg_Acst_inv(debug_module/debug_module/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/Config_Reg_Acst_inv_shift11)                                                                           | 23    |
debug_module/debug_module/MDM_Core_I1/SEL_inv(debug_module/debug_module/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/TDI_Shifter_3)                                                                                         | 12    |
DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/rst_phy:Q)                                                                                                                    | NONE(DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff)            | 8     |
N0(XST_GND:G)                                                                                                                                                                                             | NONE(clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/rsti2)                                                                     | 4     |
clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/reset(clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/reset1_INV_0:O)                                                 | NONE(clock_generator_0/clock_generator_0/Using_DCM1.DCM1_INST/DCM_INST/reset_shift1)                                                              | 4     |
config_flash_spi/config_flash_spi/reset2ip_reset(config_flash_spi/config_flash_spi/I_SOFT_RESET/Reset2IP_Reset1:O)                                                                                        | NONE(config_flash_spi/config_flash_spi/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I)                                         | 2     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                        | NONE(dlmb_cntlr/dlmb_cntlr/lmb_addrstrobe_i)                                                                                                      | 2     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                        | NONE(ilmb_cntlr/ilmb_cntlr/lmb_addrstrobe_i)                                                                                                      | 2     |
led_spi/led_spi/reset2ip_reset(led_spi/led_spi/I_SOFT_RESET/Reset2IP_Reset1:O)                                                                                                                            | NONE(led_spi/led_spi/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I)                                                           | 2     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Command_Reg_Rst:Q)                                              | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/command_reg_1)                                                                  | 2     |
sensor_a_spi/sensor_a_spi/reset2ip_reset(sensor_a_spi/sensor_a_spi/I_SOFT_RESET/Reset2IP_Reset1:O)                                                                                                        | NONE(sensor_a_spi/sensor_a_spi/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I)                                                 | 2     |
user_flash_spi/user_flash_spi/reset2ip_reset(user_flash_spi/user_flash_spi/I_SOFT_RESET/Reset2IP_Reset1:O)                                                                                                | NONE(user_flash_spi/user_flash_spi/I_CONTROL_REG_1/CONTROL_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I)                                             | 2     |
debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_n1_INV_0:O)                               | NONE(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/execute)                                                               | 1     |
debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n1:O)                                               | NONE(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I)                                                                 | 1     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                    | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                    | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk:Q)                                          | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk)                                                         | 1     |
microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/start_single_step:Q)                                          | NONE(microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/single_Step_TClk)                                                               | 1     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                          | NONE(microblaze_0/microblaze_0/Area.Decode_I/jump2_I_0)                                                                                           | 1     |
motor/motor/USER_LOGIC_I/irq_clr(motor/motor/USER_LOGIC_I/irq_clr:Q)                                                                                                                                      | NONE(motor/motor/USER_LOGIC_I/irq_reg)                                                                                                            | 1     |
motor/motor/USER_LOGIC_I/start_step_ack(motor/motor/USER_LOGIC_I/start_step_ack:Q)                                                                                                                        | NONE(motor/motor/USER_LOGIC_I/start_step)                                                                                                         | 1     |
motor2/motor2/USER_LOGIC_I/irq_clr(motor2/motor2/USER_LOGIC_I/irq_clr:Q)                                                                                                                                  | NONE(motor2/motor2/USER_LOGIC_I/irq_reg)                                                                                                          | 1     |
motor2/motor2/USER_LOGIC_I/start_step_ack(motor2/motor2/USER_LOGIC_I/start_step_ack:Q)                                                                                                                    | NONE(motor2/motor2/USER_LOGIC_I/start_step)                                                                                                       | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.550ns (Maximum Frequency: 86.580MHz)
   Minimum input arrival time before clock: 10.941ns
   Maximum output required time after clock: 13.077ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 7.119ns (frequency: 140.459MHz)
  Total number of paths / destination ports: 523117 / 27075
-------------------------------------------------------------------------
Delay:               6.675ns (Levels of Logic = 3)
  Source:            DDR2_SDRAM/DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.RAM16X1D_inst[32] (RAM)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0 (FF)
  Source Clock:      sys_clk_pin rising 1.1X
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: DDR2_SDRAM/DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.RAM16X1D_inst[32] to DDR2_SDRAM/DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAM16X1D:WCLK->DPO    1   1.677   0.423  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.RAM16X1D_inst[32] (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_data_valid_out)
     LUT4:I3->O            3   0.648   0.534  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_exists_i)
     LUT4:I3->O           33   0.648   1.343  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/gen_read_pipeline.read_fifo_pipe/FIFO_Read1 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/read_data_read_i)
     LUT2:I1->O            2   0.643   0.447  DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not00011 (DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD_dpram_rd_adr_1_not0001)
     FDE:CE                    0.312          DDR2_SDRAM/XCL1_INST.mpmc_xcl_if_1/xcl_read_data_0/GEN_CL_RD.dpram_rd_adr_1
    ----------------------------------------
    Total                      6.675ns (3.928ns logic, 2.747ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 9.888ns (frequency: 101.133MHz)
  Total number of paths / destination ports: 306 / 250
-------------------------------------------------------------------------
Delay:               4.944ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter_1 (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i falling

  Data Path: debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter_1 to debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.730  PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter_1 (PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter<1>)
     LUT3:I0->O            1   0.648   0.452  PLB_Interconnect.JTAG_CONTROL_I/sync_detected_and000012 (PLB_Interconnect.JTAG_CONTROL_I/sync_detected_and000012)
     LUT4:I2->O            1   0.648   0.500  PLB_Interconnect.JTAG_CONTROL_I/sync_detected_and000024_SW0 (N28)
     LUT4:I1->O            1   0.643   0.420  PLB_Interconnect.JTAG_CONTROL_I/sync_detected_and000024 (PLB_Interconnect.JTAG_CONTROL_I/sync_detected)
     FDRE_1:CE                 0.312          PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE
    ----------------------------------------
    Total                      4.944ns (2.842ns logic, 2.102ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/update1'
  Clock period: 11.550ns (frequency: 86.580MHz)
  Total number of paths / destination ports: 179 / 37
-------------------------------------------------------------------------
Delay:               5.775ns (Levels of Logic = 5)
  Source:            debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 (FF)
  Destination:       microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk (FF)
  Source Clock:      debug_module/debug_module/update1 falling
  Destination Clock: debug_module/debug_module/update1 rising

  Data Path: debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 to microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.591   1.041  PLB_Interconnect.JTAG_CONTROL_I/command_2 (PLB_Interconnect.JTAG_CONTROL_I/command<2>)
     LUT2:I1->O            6   0.643   0.749  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT3:I1->O            2   0.643   0.479  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En_cmp_eq000011 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/N7)
     LUT3:I2->O            6   0.648   0.669  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En_cmp_eq00002 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Control_Reg_En)
     FDCE:CE                   0.312          microblaze_0/Area.Implement_Debug_Logic.Debug_I/continue_from_brk_TClk
    ----------------------------------------
    Total                      5.775ns (2.837ns logic, 2.938ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Clock period: 6.566ns (frequency: 152.300MHz)
  Total number of paths / destination ports: 39 / 28
-------------------------------------------------------------------------
Delay:               3.283ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> falling

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.500  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/delay_ff_1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_1_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_1_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                      3.283ns (1.822ns logic, 1.461ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Clock period: 6.788ns (frequency: 147.319MHz)
  Total number of paths / destination ports: 43 / 32
-------------------------------------------------------------------------
Delay:               3.394ns (Levels of Logic = 1)
  Source:            DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (FF)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Source Clock:      DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> falling
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.611  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/delay_ff (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/din_delay)
     LUT2:I1->O           12   0.643   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                      3.394ns (1.822ns logic, 1.572ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 128 / 95
-------------------------------------------------------------------------
Offset:              5.070ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:CAPTURE (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_4 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:CAPTURE to debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:CAPTURE   50   0.000   0.000  debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I (bscan_capture)
     begin scope: 'debug_module/MDM_Core_I1'
     LUT4:I0->O            8   0.648   0.900  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<2>3 (PLB_Interconnect.JTAG_CONTROL_I/N5)
     LUT4:I0->O            1   0.648   0.563  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6>_SW0 (N4)
     LUT3:I0->O            1   0.648   0.000  PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6> (PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_mux0001<6>)
     FDE:D                     0.252          PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_6
    ----------------------------------------
    Total                      5.070ns (3.607ns logic, 1.463ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<0> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<0> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[0].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<0>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<1> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<1> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[1].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<1>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<2> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<2> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[2].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<2>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3>'
  Total number of paths / destination ports: 54 / 9
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col0<3> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3>'
  Total number of paths / destination ports: 30 / 5
-------------------------------------------------------------------------
Offset:              10.941ns (Levels of Logic = 9)
  Source:            fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin (PAD)
  Destination:       DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit (RAM)
  Destination Clock: DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs_delayed_col1<3> rising

  Data Path: fpga_0_DDR2_SDRAM_DDR2_DQS_Div_I_pin to DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'DDR2_SDRAM'
     IBUF:I->O             6   0.849   0.672  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controller_iobs/rst_ibuf (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div_rst)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.four (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay1)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.three (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay2)
     LUT4:I2->O            1   0.648   0.423  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.six (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay3)
     LUT4:I3->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.two (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay4)
     LUT4:I2->O            1   0.648   0.452  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.five (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/delay5)
     LUT4:I2->O           12   0.648   1.104  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/.rst_dqs_div_delayed/gen_delay.one (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/rst_dqs_div)
     LUT2:I0->O           12   0.648   0.961  DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read_controller/gen_wr[3].u_fifo_0_wr_en/dout1 (DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fifo_0_wr_en<3>)
     RAM16X1D:WE               0.588          DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/data_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit
    ----------------------------------------
    Total                     10.941ns (5.973ns logic, 4.968ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/update1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              3.614ns (Levels of Logic = 3)
  Source:            debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_0 (FF)
  Destination Clock: debug_module/debug_module/update1 falling

  Data Path: debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:SEL2 to debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3A:SEL2    2   0.000   0.000  debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I (debug_module/sel)
     begin scope: 'debug_module/MDM_Core_I1'
     LUT3:I1->O            7   0.643   0.851  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            5   0.648   0.633  Old_MDM_SEL1 (Old_MDM_SEL)
     FDE_1:CE                  0.312          PLB_Interconnect.JTAG_CONTROL_I/command_4
    ----------------------------------------
    Total                      3.614ns (2.130ns logic, 1.484ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 25 / 25
-------------------------------------------------------------------------
Offset:              4.648ns (Levels of Logic = 6)
  Source:            system_dip_sw_pin<3> (PAD)
  Destination:       system/system/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31 (FF)
  Destination Clock: sys_clk_pin rising 0.5X

  Data Path: system_dip_sw_pin<3> to system/system/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.849   0.423  system_dip_sw_pin_3_IBUF (system_dip_sw_pin_3_IBUF)
     begin scope: 'system'
     LUT4:I3->O            1   0.648   0.000  system/USER_LOGIC_I/IP2Bus_Data<31>34_F (N74)
     MUXF5:I0->O           1   0.276   0.452  system/USER_LOGIC_I/IP2Bus_Data<31>34 (system/USER_LOGIC_I/IP2Bus_Data<31>34)
     LUT4:I2->O            1   0.648   0.452  system/USER_LOGIC_I/IP2Bus_Data<31>127 (system/USER_LOGIC_I/IP2Bus_Data<31>127)
     LUT4:I2->O            1   0.648   0.000  system/USER_LOGIC_I/IP2Bus_Data<31>335 (system/user_IP2Bus_Data<31>)
     FDR:D                     0.252          system/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31
    ----------------------------------------
    Total                      4.648ns (3.321ns logic, 1.327ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 197 / 149
-------------------------------------------------------------------------
Offset:              5.993ns (Levels of Logic = 2)
  Source:            lcd/lcd/USER_LOGIC_I/rw_reg (FF)
  Destination:       lcd_rw_pin (PAD)
  Source Clock:      sys_clk_pin rising 0.5X

  Data Path: lcd/lcd/USER_LOGIC_I/rw_reg to lcd_rw_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            10   0.591   0.882  lcd/USER_LOGIC_I/rw_reg (data_IO_T<7>)
     end scope: 'lcd'
     OBUF:I->O                 4.520          lcd_rw_pin_OBUF (lcd_rw_pin)
    ----------------------------------------
    Total                      5.993ns (5.111ns logic, 0.882ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/update1'
  Total number of paths / destination ports: 47 / 1
-------------------------------------------------------------------------
Offset:              9.650ns (Levels of Logic = 12)
  Source:            debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 (FF)
  Destination:       debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/update1 falling

  Data Path: debug_module/debug_module/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_2 to debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           12   0.591   1.041  PLB_Interconnect.JTAG_CONTROL_I/command_2 (PLB_Interconnect.JTAG_CONTROL_I/command<2>)
     LUT2:I1->O            6   0.643   0.812  PLB_Interconnect.JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module/MDM_Core_I1'
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71_F (N800)
     MUXF5:I0->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112_SW0 (N704)
     LUT4:I3->O            1   0.648   0.563  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     begin scope: 'debug_module/MDM_Core_I1'
     LUT4:I0->O            1   0.648   0.423  TDO_i80_SW0 (N30)
     LUT4:I3->O            1   0.648   0.500  TDO_i80 (TDO_i80)
     LUT4:I1->O            0   0.643   0.000  TDO_i189 (TDO)
     end scope: 'debug_module/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                      9.650ns (5.388ns logic, 4.262ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 117 / 1
-------------------------------------------------------------------------
Offset:              13.077ns (Levels of Logic = 12)
  Source:            microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.529   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Area.Implement_Debug_Logic.Debug_I/tdo_config_word1<8>)
     LUT3:I1->O            1   0.643   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_11 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO24_SW0 (N702)
     LUT4:I3->O            1   0.648   0.000  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71_G (N801)
     MUXF5:I1->O           1   0.276   0.500  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71 (microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO71)
     LUT4:I1->O            1   0.643   0.423  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112_SW0 (N704)
     LUT4:I3->O            1   0.648   0.563  microblaze_0/Area.Implement_Debug_Logic.Debug_I/TDO112 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     begin scope: 'debug_module/MDM_Core_I1'
     LUT4:I0->O            1   0.648   0.423  TDO_i80_SW0 (N30)
     LUT4:I3->O            1   0.648   0.500  TDO_i80 (TDO_i80)
     LUT4:I1->O            0   0.643   0.000  TDO_i189 (TDO)
     end scope: 'debug_module/MDM_Core_I1'
    BSCAN_SPARTAN3A:TDO2        0.000          debug_module/Use_Spartan3A.BSCAN_SPARTAN3A_I
    ----------------------------------------
    Total                     13.077ns (9.245ns logic, 3.832ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 59.46 secs
 
--> 

Total memory usage is 310764 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   77 (   0 filtered)

