// Seed: 3786454902
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri id_3
);
  wor id_5 = id_3;
  assign id_5 = id_0;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9
);
  assign id_2 = 1;
  module_0(
      id_1, id_2, id_5, id_9
  );
endmodule
