{"Source Block": ["amiga2000-gfxcard/z2-minispartan/z2.v@498:568@HdlStmProcess", "reg rec_ready [0:255];*/\n//reg [3:0] rec_zaddr [0:255];\n\nreg row_fetched = 0;\n\nalways @(posedge z_sample_clk) begin\n  znUDS_sync  <= {znUDS_sync[1:0],znUDS};\n  znLDS_sync  <= {znLDS_sync[1:0],znLDS};\n  znDS1_sync  <= {znDS1_sync[1:0],znDS1};\n  znDS0_sync  <= {znDS0_sync[1:0],znDS0};\n  znAS_sync   <= {znAS_sync[3:0],znAS};\n  zREAD_sync  <= {zREAD_sync[3:0],zREAD};\n  zDOE_sync   <= {zDOE_sync[0],zDOE};\n  zE7M_sync   <= {zE7M_sync[0],zE7M};\n  znRST_sync  <= {znRST_sync[0],znRST};\n  znCFGIN_sync  <= {znCFGIN_sync[1:0],znCFGIN};\n  znFCS_sync <= {znFCS_sync[1:0],znFCS};\n  \n  z2_addr_valid <= (znAS_sync == 5'b00000);\n  \n  data_in <= zD;\n  data_in_z3_low16 <= zA[22:7]; // FIXME why sample this twice?\n  zdata_in_sync <= data_in;\n  \n  zorro_read  <= (zREAD_sync[2:0]==3'b111)?1'b1:1'b0; //(zREAD_sync[1] & zREAD_sync[0]);\n  zorro_write <= (zREAD_sync[1:0]==2'b00)?1'b1:1'b0; //(!zREAD_sync[1] & !zREAD_sync[0]);\n  \n  if (znUDS_sync[1]==0 || znLDS_sync[1]==0 || znDS1_sync[1]==0 || znDS0_sync[1]==0) begin\n    z3_din_high_s2 <= zD;\n    z3_din_low_s2  <= zA[22:7];\n  end\n  \n  //if (znAS_sync[1]==1 && znAS_sync[0]==0) begin\n  zaddr <= {zA[22:0],1'b0};\n  //end\n  zaddr_sync  <= zaddr;\n  zaddr_sync2 <= zaddr_sync;\n  \n  z2_mapped_addr <= ((zaddr_sync-ram_low)>>1);\n  \n  z3addr2 <= {zD[15:8],zA[22:1],2'b00};\n    \n  // sample z3addr on falling edge of /FCS\n  if (znFCS_sync[1]==1 && znFCS_sync[0]==0) begin\n    z3addr <= z3addr2;\n  end\n  z3_mapped_addr <= ((z3addr)&'h01ffffff)>>1;\n  \n  datastrobe_synced <= ((znUDS_sync[2]==znUDS_sync[1]) && (znLDS_sync[2]==znLDS_sync[1]) \n                        && ((znUDS_sync[2]==0) || (znLDS_sync[2]==0)))?1'b1:1'b0;\n  \n  // zaddr_sync==zaddr && \n  // zaddr_sync==zaddr_sync2 && \n  zaddr_in_ram <= (zaddr_sync==zaddr_sync2 && zaddr_sync2>=ram_low && zaddr_sync2<ram_high);\n  zaddr_in_reg <= (zaddr_sync==zaddr_sync2 && zaddr_sync2>=reg_low && zaddr_sync2<reg_high);\n  if (znAS_sync[1]==0 && zaddr_sync2>=autoconf_low && zaddr_sync2<autoconf_high)\n    zaddr_autoconfig <= 1'b1;\n  else\n    zaddr_autoconfig <= 1'b0;\n    \n  //z3addr_rom <= z3addr[15:0];\n  z3addr_zero <= (z3addr=='h00000000);\n  z3addr_in_ram <= (z3addr >= z3_ram_low) && (z3addr < z3_ram_high);\n  z3addr_in_reg <= (z3addr >= z3_reg_low) && (z3addr < z3_reg_high);\n  z3addr_autoconfig <= (z3addr[31:16]=='hff00);\nend\n\n// ram arbiter\nreg zorro_ram_read_request = 0;\nreg zorro_ram_read_done = 1;\nreg zorro_ram_write_request = 0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[559, "  z3addr_zero <= (z3addr=='h00000000);\n"]], "Add": [[559, "  z3addr_zero <= (!znRST_sync[1]); //(z3addr=='hff000000 && znCFGIN_sync[2]==0 && znFCS_sync[2]==0);\n"]]}}