//microps project spi communication between Pi and FPGA
//Created by Kai Kaneshina and Gabriel Quiroz

module spi_pi_fpga(input logic		sck,			//from master
					    input logic		mosi,			//from master
					    output logic		miso,			//to master
					    input logic		reset,		//System reset
					    input logic     [7:0]d,		//Data to send
					    output logic    [7:0]q);		//Data received
					  
	logic [2:0]cnt;
	logic qdelayed;
	
	//3-bit counter tracks when full byte is trasmitted
	always_ff@(negedge sck, posedge reset)
		if(reset) cnt = 0;
		else		 cnt = cnt + 3'b1;
		
	//loadable shift register
	//loads d at the start, shifts mosi into bottom on each step
	always_ff@(posedge sck)
		q <= (cnt == 0)? {d[6:0], mosi} : {q[6:0], mosi};
		
	//align miso to falling edge of sck
	//load d at the start
	always_ff@(negedge sck)
		qdelayed = q[7];
	assign miso = (cnt == 0) ? d[7]: qdelayed;
endmodule
	