Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 13 16:55:37 2019
| Host         : DESKTOP-T1S8RDD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: game_mode_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.172     -307.586                    108                 3998        0.043        0.000                      0                 3998        4.500        0.000                       0                  1324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -9.172     -307.586                    108                 3998        0.043        0.000                      0                 3998        4.500        0.000                       0                  1324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          108  Failing Endpoints,  Worst Slack       -9.172ns,  Total Violation     -307.586ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.172ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole5/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.166ns  (logic 10.556ns (55.077%)  route 8.610ns (44.923%))
  Logic Levels:           20  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.595     7.813    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.442     8.379    dropControl/winHole/address_fb12_12
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.940     9.443    dropControl/winHole/DI[1]
    SLICE_X46Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.567 r  dropControl/winHole/conflict3_carry_i_3__1/O
                         net (fo=1, routed)           0.000     9.567    dropControl/failHole5/S[1]
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.100 r  dropControl/failHole5/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.100    dropControl/failHole5/conflict3_carry_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.217 r  dropControl/failHole5/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.217    dropControl/failHole5/conflict3_carry__0_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.456 r  dropControl/failHole5/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.695    12.152    dropControl/failHole5/conflict3_carry__1_n_5
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.365 r  dropControl/failHole5/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.367    dropControl/failHole5/conflict2__0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.885 r  dropControl/failHole5/conflict2__1/P[0]
                         net (fo=2, routed)           1.409    19.294    dropControl/failHole5/conflict2__1_n_105
    SLICE_X31Y18         LUT2 (Prop_lut2_I0_O)        0.124    19.418 r  dropControl/failHole5/conflict2_carry_i_3__4/O
                         net (fo=1, routed)           0.000    19.418    dropControl/failHole5/conflict2_carry_i_3__4_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.968 r  dropControl/failHole5/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.968    dropControl/failHole5/conflict2_carry_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.082 r  dropControl/failHole5/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.082    dropControl/failHole5/conflict2_carry__0_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.416 r  dropControl/failHole5/conflict2_carry__1/O[1]
                         net (fo=1, routed)           0.928    21.344    dropControl/failHole5/conflict2_carry__1_n_6
    SLICE_X51Y22         LUT2 (Prop_lut2_I1_O)        0.303    21.647 r  dropControl/failHole5/conflict1_carry__5_i_3__4/O
                         net (fo=1, routed)           0.000    21.647    dropControl/failHole5/conflict1_carry__5_i_3__4_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.197 r  dropControl/failHole5/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    22.197    dropControl/failHole5/conflict1_carry__5_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.531 f  dropControl/failHole5/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.764    23.296    dropControl/failHole5/conflict1_carry__6_n_6
    SLICE_X44Y22         LUT6 (Prop_lut6_I1_O)        0.303    23.599 f  dropControl/failHole5/conflict_i_7__4/O
                         net (fo=1, routed)           0.279    23.878    dropControl/failHole5/conflict_i_7__4_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I0_O)        0.124    24.002 f  dropControl/failHole5/conflict_i_3__4/O
                         net (fo=1, routed)           0.441    24.443    dropControl/failHole5/conflict_i_3__4_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I1_O)        0.124    24.567 r  dropControl/failHole5/conflict_i_1__5/O
                         net (fo=1, routed)           0.000    24.567    dropControl/failHole5/conflict_i_1__5_n_0
    SLICE_X42Y24         FDRE                                         r  dropControl/failHole5/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.663    15.085    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  dropControl/failHole5/conflict_reg/C
                         clock pessimism              0.267    15.353    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.077    15.394    dropControl/failHole5/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                         -24.567    
  -------------------------------------------------------------------
                         slack                                 -9.172    

Slack (VIOLATED) :        -8.932ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole4/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.886ns  (logic 10.057ns (53.252%)  route 8.829ns (46.748%))
  Logic Levels:           18  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.966     8.184    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.308 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=2, routed)           0.418     8.726    dropControl/winHole/address_fb12_2
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.850 r  dropControl/winHole/address_fb12_i_11/O
                         net (fo=16, routed)          0.796     9.647    dropControl/winHole/FSM_onehot_game_state_reg[3][2]
    SLICE_X51Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.771 r  dropControl/winHole/conflict3_carry__0_i_2__2/O
                         net (fo=1, routed)           0.000     9.771    dropControl/failHole4/conflict2__1_1[2]
    SLICE_X51Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.169 r  dropControl/failHole4/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.169    dropControl/failHole4/conflict3_carry__0_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.408 r  dropControl/failHole4/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.478    11.885    dropControl/failHole4/conflict3_carry__1_n_5
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    16.099 r  dropControl/failHole4/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.101    dropControl/failHole4/conflict2__0_n_106
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    17.619 r  dropControl/failHole4/conflict2__1/P[4]
                         net (fo=2, routed)           1.483    19.102    dropControl/failHole4/conflict2__1_n_101
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124    19.226 r  dropControl/failHole4/conflict2_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000    19.226    dropControl/failHole4/conflict2_carry__0_i_3__3_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.776 r  dropControl/failHole4/conflict2_carry__0/CO[3]
                         net (fo=1, routed)           0.009    19.785    dropControl/failHole4/conflict2_carry__0_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.007 r  dropControl/failHole4/conflict2_carry__1/O[0]
                         net (fo=1, routed)           0.672    20.679    dropControl/failHole4/conflict2_carry__1_n_7
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.299    20.978 r  dropControl/failHole4/conflict1_carry__5_i_4__3/O
                         net (fo=1, routed)           0.000    20.978    dropControl/failHole4/conflict1_carry__5_i_4__3_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.510 r  dropControl/failHole4/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.510    dropControl/failHole4/conflict1_carry__5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.844 f  dropControl/failHole4/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.754    22.598    dropControl/failHole4/conflict1_carry__6_n_6
    SLICE_X55Y24         LUT6 (Prop_lut6_I1_O)        0.303    22.901 f  dropControl/failHole4/conflict_i_7__3/O
                         net (fo=1, routed)           0.479    23.380    dropControl/failHole4/conflict_i_7__3_n_0
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.504 f  dropControl/failHole4/conflict_i_3__3/O
                         net (fo=1, routed)           0.658    24.162    dropControl/failHole4/conflict_i_3__3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I1_O)        0.124    24.286 r  dropControl/failHole4/conflict_i_1__4/O
                         net (fo=1, routed)           0.000    24.286    dropControl/failHole4/conflict_i_1__4_n_0
    SLICE_X39Y23         FDRE                                         r  dropControl/failHole4/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.668    15.090    dropControl/failHole4/CLK_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  dropControl/failHole4/conflict_reg/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)        0.032    15.354    dropControl/failHole4/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -24.286    
  -------------------------------------------------------------------
                         slack                                 -8.932    

Slack (VIOLATED) :        -8.902ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole7/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 10.417ns (55.102%)  route 8.488ns (44.898%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 15.090 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.595     7.813    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.442     8.379    dropControl/winHole/address_fb12_12
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.811     9.315    dropControl/winHole/DI[1]
    SLICE_X50Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.439 r  dropControl/winHole/conflict3_carry_i_3/O
                         net (fo=1, routed)           0.000     9.439    dropControl/failHole7/S[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.972 r  dropControl/failHole7/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000     9.972    dropControl/failHole7/conflict3_carry_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.089 r  dropControl/failHole7/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.089    dropControl/failHole7/conflict3_carry__0_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.328 r  dropControl/failHole7/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.593    11.921    dropControl/failHole7/conflict3_carry__1_n_5
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    16.134 r  dropControl/failHole7/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.136    dropControl/failHole7/conflict2__0_n_106
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.654 r  dropControl/failHole7/conflict2__1/P[0]
                         net (fo=2, routed)           1.453    19.107    dropControl/failHole7/conflict2__1_n_105
    SLICE_X56Y20         LUT2 (Prop_lut2_I0_O)        0.124    19.231 r  dropControl/failHole7/conflict2_carry_i_3__6/O
                         net (fo=1, routed)           0.000    19.231    dropControl/failHole7/conflict2_carry_i_3__6_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.764 r  dropControl/failHole7/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.764    dropControl/failHole7/conflict2_carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.087 r  dropControl/failHole7/conflict2_carry__0/O[1]
                         net (fo=1, routed)           1.014    21.100    dropControl/failHole7/conflict2_carry__0_n_6
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.306    21.406 r  dropControl/failHole7/conflict1_carry__4_i_3__6/O
                         net (fo=1, routed)           0.000    21.406    dropControl/failHole7/conflict1_carry__4_i_3__6_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.956 r  dropControl/failHole7/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.956    dropControl/failHole7/conflict1_carry__4_n_0
    SLICE_X29Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.290 f  dropControl/failHole7/conflict1_carry__5/O[1]
                         net (fo=1, routed)           0.617    22.907    dropControl/failHole7/conflict1_carry__5_n_6
    SLICE_X41Y22         LUT4 (Prop_lut4_I3_O)        0.303    23.210 f  dropControl/failHole7/conflict_i_5__6/O
                         net (fo=1, routed)           0.409    23.619    dropControl/failHole7/conflict_i_5__6_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I3_O)        0.124    23.743 f  dropControl/failHole7/conflict_i_2__5/O
                         net (fo=1, routed)           0.438    24.182    dropControl/failHole7/conflict_i_2__5_n_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.306 r  dropControl/failHole7/conflict_i_1__7/O
                         net (fo=1, routed)           0.000    24.306    dropControl/failHole7/conflict_i_1__7_n_0
    SLICE_X38Y23         FDRE                                         r  dropControl/failHole7/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.668    15.090    dropControl/failHole7/CLK_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  dropControl/failHole7/conflict_reg/C
                         clock pessimism              0.267    15.358    
                         clock uncertainty           -0.035    15.322    
    SLICE_X38Y23         FDRE (Setup_fdre_C_D)        0.081    15.403    dropControl/failHole7/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.403    
                         arrival time                         -24.306    
  -------------------------------------------------------------------
                         slack                                 -8.902    

Slack (VIOLATED) :        -8.575ns  (required time - arrival time)
  Source:                 dropControl/failHole5/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole6/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.537ns  (logic 10.367ns (55.926%)  route 8.170ns (44.074%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.790     5.393    dropControl/failHole5/CLK_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  dropControl/failHole5/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.518     5.911 r  dropControl/failHole5/conflict_reg/Q
                         net (fo=21, routed)          0.792     6.702    dropControl/failHole4/address_fb12[3]
    SLICE_X43Y24         LUT4 (Prop_lut4_I1_O)        0.124     6.826 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.089    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.213 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.595     7.809    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.933 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.442     8.375    dropControl/winHole/address_fb12_12
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.499 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.705     9.204    dropControl/winHole/DI[1]
    SLICE_X53Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.328 r  dropControl/winHole/conflict3_carry_i_3__0/O
                         net (fo=1, routed)           0.000     9.328    dropControl/failHole6/S[1]
    SLICE_X53Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.878 r  dropControl/failHole6/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.009     9.887    dropControl/failHole6/conflict3_carry_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.001 r  dropControl/failHole6/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.001    dropControl/failHole6/conflict3_carry__0_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.240 r  dropControl/failHole6/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.352    11.592    dropControl/failHole6/conflict3_carry__1_n_5
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    15.806 r  dropControl/failHole6/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.808    dropControl/failHole6/conflict2__0_n_106
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.326 r  dropControl/failHole6/conflict2__1/P[1]
                         net (fo=2, routed)           1.679    19.004    dropControl/failHole6/conflict2__1_n_104
    SLICE_X57Y36         LUT2 (Prop_lut2_I0_O)        0.124    19.128 r  dropControl/failHole6/conflict2_carry_i_2__5/O
                         net (fo=1, routed)           0.000    19.128    dropControl/failHole6/conflict2_carry_i_2__5_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.526 r  dropControl/failHole6/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.526    dropControl/failHole6/conflict2_carry_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.860 r  dropControl/failHole6/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.850    20.710    dropControl/failHole6/conflict2_carry__0_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I1_O)        0.303    21.013 r  dropControl/failHole6/conflict1_carry__4_i_3__5/O
                         net (fo=1, routed)           0.000    21.013    dropControl/failHole6/conflict1_carry__4_i_3__5_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.563 r  dropControl/failHole6/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.563    dropControl/failHole6/conflict1_carry__4_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.897 f  dropControl/failHole6/conflict1_carry__5/O[1]
                         net (fo=1, routed)           0.291    22.188    dropControl/failHole6/conflict1_carry__5_n_6
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.303    22.491 f  dropControl/failHole6/conflict_i_5__5/O
                         net (fo=1, routed)           0.594    23.085    dropControl/failHole6/conflict_i_5__5_n_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I3_O)        0.124    23.209 f  dropControl/failHole6/conflict_i_2__4/O
                         net (fo=1, routed)           0.597    23.806    dropControl/failHole6/conflict_i_2__4_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124    23.930 r  dropControl/failHole6/conflict_i_1__6/O
                         net (fo=1, routed)           0.000    23.930    dropControl/failHole6/conflict_i_1__6_n_0
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.671    15.093    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
                         clock pessimism              0.267    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X41Y28         FDRE (Setup_fdre_C_D)        0.029    15.354    dropControl/failHole6/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -23.930    
  -------------------------------------------------------------------
                         slack                                 -8.575    

Slack (VIOLATED) :        -8.568ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/winHole/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.486ns  (logic 10.157ns (54.945%)  route 8.329ns (45.055%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.079ns = ( 15.079 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.679     7.897    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  dropControl/failHole4/address_fb1_reg_i_32/O
                         net (fo=2, routed)           0.506     8.527    dropControl/winHole/address_fb1_reg_14
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.651 r  dropControl/winHole/address_fb1_reg_i_16/O
                         net (fo=16, routed)          1.325     9.976    dropControl/winHole/FSM_onehot_game_state_reg[3]_0[1]
    SLICE_X66Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.496 r  dropControl/winHole/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.496    dropControl/winHole/conflict3_inferred__0/i__carry_n_0
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.613 r  dropControl/winHole/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.613    dropControl/winHole/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.936 r  dropControl/winHole/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.096    12.032    dropControl/winHole/conflict3[9]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    16.250 r  dropControl/winHole/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    16.252    dropControl/winHole/conflict2__3_n_106
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.770 r  dropControl/winHole/conflict2__4/P[0]
                         net (fo=2, routed)           0.825    18.595    dropControl/winHole/conflict2__4_n_105
    SLICE_X72Y35         LUT2 (Prop_lut2_I0_O)        0.124    18.719 r  dropControl/winHole/i__carry_i_3/O
                         net (fo=1, routed)           0.000    18.719    dropControl/winHole/i__carry_i_3_n_0
    SLICE_X72Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.269 r  dropControl/winHole/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.269    dropControl/winHole/conflict2_inferred__0/i__carry_n_0
    SLICE_X72Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.603 r  dropControl/winHole/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.095    20.698    dropControl/winHole/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.303    21.001 r  dropControl/winHole/conflict1_carry__4_i_3/O
                         net (fo=1, routed)           0.000    21.001    dropControl/winHole/conflict1_carry__4_i_3_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    21.644 f  dropControl/winHole/conflict1_carry__4/O[3]
                         net (fo=1, routed)           0.955    22.599    dropControl/winHole/conflict1_carry__4_n_4
    SLICE_X54Y28         LUT4 (Prop_lut4_I3_O)        0.307    22.906 f  dropControl/winHole/conflict_i_7/O
                         net (fo=1, routed)           0.307    23.214    dropControl/winHole/conflict_i_7_n_0
    SLICE_X54Y27         LUT5 (Prop_lut5_I4_O)        0.124    23.338 f  dropControl/winHole/conflict_i_3/O
                         net (fo=1, routed)           0.425    23.763    dropControl/winHole/conflict_i_3_n_0
    SLICE_X54Y28         LUT6 (Prop_lut6_I0_O)        0.124    23.887 r  dropControl/winHole/conflict_i_2__7/O
                         net (fo=1, routed)           0.000    23.887    dropControl/winHole/conflict_i_2__7_n_0
    SLICE_X54Y28         FDRE                                         r  dropControl/winHole/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.657    15.079    dropControl/winHole/CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  dropControl/winHole/conflict_reg/C
                         clock pessimism              0.195    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X54Y28         FDRE (Setup_fdre_C_D)        0.079    15.318    dropControl/winHole/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -23.887    
  -------------------------------------------------------------------
                         slack                                 -8.568    

Slack (VIOLATED) :        -8.471ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole3/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.419ns  (logic 10.399ns (56.460%)  route 8.020ns (43.540%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.595     7.813    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  dropControl/failHole4/address_fb12_i_31/O
                         net (fo=2, routed)           0.442     8.379    dropControl/winHole/address_fb12_12
    SLICE_X49Y25         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  dropControl/winHole/address_fb12_i_16__0/O
                         net (fo=16, routed)          0.864     9.367    dropControl/winHole/DI[1]
    SLICE_X46Y25         LUT2 (Prop_lut2_I0_O)        0.124     9.491 r  dropControl/winHole/conflict3_carry_i_3__3/O
                         net (fo=1, routed)           0.000     9.491    dropControl/failHole3/S[1]
    SLICE_X46Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.024 r  dropControl/failHole3/conflict3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.024    dropControl/failHole3/conflict3_carry_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.141 r  dropControl/failHole3/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.141    dropControl/failHole3/conflict3_carry__0_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.380 r  dropControl/failHole3/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.471    11.851    dropControl/failHole3/conflict3_carry__1_n_5
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213    16.064 r  dropControl/failHole3/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.066    dropControl/failHole3/conflict2__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.584 r  dropControl/failHole3/conflict2__1/P[0]
                         net (fo=2, routed)           0.791    18.375    dropControl/failHole3/conflict2__1_n_105
    SLICE_X12Y30         LUT2 (Prop_lut2_I0_O)        0.124    18.499 r  dropControl/failHole3/conflict2_carry_i_3__2/O
                         net (fo=1, routed)           0.000    18.499    dropControl/failHole3/conflict2_carry_i_3__2_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.032 r  dropControl/failHole3/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.032    dropControl/failHole3/conflict2_carry_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.355 r  dropControl/failHole3/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.787    20.142    dropControl/failHole3/conflict2_carry__0_n_6
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.306    20.448 r  dropControl/failHole3/conflict1_carry__4_i_3__2/O
                         net (fo=1, routed)           0.000    20.448    dropControl/failHole3/conflict1_carry__4_i_3__2_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.998 r  dropControl/failHole3/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.998    dropControl/failHole3/conflict1_carry__4_n_0
    SLICE_X16Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.311 f  dropControl/failHole3/conflict1_carry__5/O[3]
                         net (fo=1, routed)           0.562    21.873    dropControl/failHole3/conflict1_carry__5_n_4
    SLICE_X18Y27         LUT4 (Prop_lut4_I1_O)        0.306    22.179 f  dropControl/failHole3/conflict_i_8__2/O
                         net (fo=1, routed)           0.713    22.892    dropControl/failHole3/conflict_i_8__2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.124    23.016 f  dropControl/failHole3/conflict_i_3__2/O
                         net (fo=1, routed)           0.679    23.695    dropControl/failHole3/conflict_i_3__2_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124    23.819 r  dropControl/failHole3/conflict_i_1__3/O
                         net (fo=1, routed)           0.000    23.819    dropControl/failHole3/conflict_i_1__3_n_0
    SLICE_X44Y23         FDRE                                         r  dropControl/failHole3/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.665    15.087    dropControl/failHole3/CLK_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  dropControl/failHole3/conflict_reg/C
                         clock pessimism              0.267    15.355    
                         clock uncertainty           -0.035    15.319    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)        0.029    15.348    dropControl/failHole3/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                 -8.471    

Slack (VIOLATED) :        -8.345ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole2/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.340ns  (logic 10.022ns (54.644%)  route 8.318ns (45.356%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=2 LUT2=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.085ns = ( 15.085 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.966     8.184    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X47Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.308 r  dropControl/failHole4/address_fb12_i_21/O
                         net (fo=2, routed)           0.418     8.726    dropControl/winHole/address_fb12_2
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.850 r  dropControl/winHole/address_fb12_i_11/O
                         net (fo=16, routed)          1.157    10.007    dropControl/failHole2/conflict2__1_0[2]
    SLICE_X56Y31         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.411 r  dropControl/failHole2/conflict3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.411    dropControl/failHole2/conflict3_carry__0_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.650 r  dropControl/failHole2/conflict3_carry__1/O[2]
                         net (fo=58, routed)          1.093    11.743    dropControl/failHole2/conflict3_carry__1_n_5
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.213    15.956 r  dropControl/failHole2/conflict2__0/PCOUT[47]
                         net (fo=1, routed)           0.002    15.958    dropControl/failHole2/conflict2__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.476 r  dropControl/failHole2/conflict2__1/P[0]
                         net (fo=2, routed)           1.061    18.538    dropControl/failHole2/conflict2__1_n_105
    SLICE_X58Y34         LUT2 (Prop_lut2_I0_O)        0.124    18.662 r  dropControl/failHole2/conflict2_carry_i_3__1/O
                         net (fo=1, routed)           0.000    18.662    dropControl/failHole2/conflict2_carry_i_3__1_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.195 r  dropControl/failHole2/conflict2_carry/CO[3]
                         net (fo=1, routed)           0.000    19.195    dropControl/failHole2/conflict2_carry_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.518 r  dropControl/failHole2/conflict2_carry__0/O[1]
                         net (fo=1, routed)           0.614    20.132    dropControl/failHole2/conflict2_carry__0_n_6
    SLICE_X54Y35         LUT2 (Prop_lut2_I1_O)        0.306    20.438 r  dropControl/failHole2/conflict1_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    20.438    dropControl/failHole2/conflict1_carry__4_i_3__1_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.971 r  dropControl/failHole2/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.971    dropControl/failHole2/conflict1_carry__4_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.294 f  dropControl/failHole2/conflict1_carry__5/O[1]
                         net (fo=1, routed)           0.486    21.779    dropControl/failHole2/conflict1_carry__5_n_6
    SLICE_X55Y34         LUT4 (Prop_lut4_I3_O)        0.306    22.085 f  dropControl/failHole2/conflict_i_5__1/O
                         net (fo=1, routed)           0.549    22.634    dropControl/failHole2/conflict_i_5__1_n_0
    SLICE_X51Y34         LUT5 (Prop_lut5_I3_O)        0.124    22.758 f  dropControl/failHole2/conflict_i_2__0/O
                         net (fo=1, routed)           0.859    23.617    dropControl/failHole2/conflict_i_2__0_n_0
    SLICE_X42Y24         LUT6 (Prop_lut6_I0_O)        0.124    23.741 r  dropControl/failHole2/conflict_i_1__2/O
                         net (fo=1, routed)           0.000    23.741    dropControl/failHole2/conflict_i_1__2_n_0
    SLICE_X42Y24         FDRE                                         r  dropControl/failHole2/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.663    15.085    dropControl/failHole2/CLK_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  dropControl/failHole2/conflict_reg/C
                         clock pessimism              0.267    15.353    
                         clock uncertainty           -0.035    15.317    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.079    15.396    dropControl/failHole2/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -23.741    
  -------------------------------------------------------------------
                         slack                                 -8.345    

Slack (VIOLATED) :        -8.172ns  (required time - arrival time)
  Source:                 dropControl/failHole6/conflict_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dropControl/failHole1/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 10.404ns (57.413%)  route 7.717ns (42.587%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.087ns = ( 15.087 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    dropControl/failHole6/CLK_IBUF_BUFG
    SLICE_X41Y28         FDRE                                         r  dropControl/failHole6/conflict_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  dropControl/failHole6/conflict_reg/Q
                         net (fo=21, routed)          0.851     6.707    dropControl/failHole4/address_fb12[4]
    SLICE_X43Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.831 r  dropControl/failHole4/address_fb12_i_52/O
                         net (fo=1, routed)           0.263     7.094    dropControl/failHole4/address_fb12_i_52_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I3_O)        0.124     7.218 r  dropControl/failHole4/address_fb12_i_35/O
                         net (fo=17, routed)          0.679     7.897    dropControl/failHole4/address_fb12_i_35_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I1_O)        0.124     8.021 r  dropControl/failHole4/address_fb1_reg_i_32/O
                         net (fo=2, routed)           0.506     8.527    dropControl/winHole/address_fb1_reg_14
    SLICE_X47Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.651 r  dropControl/winHole/address_fb1_reg_i_16/O
                         net (fo=16, routed)          0.953     9.604    dropControl/winHole/FSM_onehot_game_state_reg[3]_0[1]
    SLICE_X55Y19         LUT2 (Prop_lut2_I0_O)        0.124     9.728 r  dropControl/winHole/i__carry_i_3__14/O
                         net (fo=1, routed)           0.000     9.728    dropControl/failHole1/conflict2__4_1[1]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.278 r  dropControl/failHole1/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.278    dropControl/failHole1/conflict3_inferred__0/i__carry_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.392 r  dropControl/failHole1/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.392    dropControl/failHole1/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.631 r  dropControl/failHole1/conflict3_inferred__0/i__carry__1/O[2]
                         net (fo=58, routed)          0.953    11.584    dropControl/failHole1/conflict3_inferred__0/i__carry__1_n_5
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.214    15.798 r  dropControl/failHole1/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    15.800    dropControl/failHole1/conflict2__3_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.318 r  dropControl/failHole1/conflict2__4/P[0]
                         net (fo=2, routed)           0.716    18.035    dropControl/failHole1/conflict2__4_n_105
    SLICE_X57Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.542 r  dropControl/failHole1/conflict2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    18.542    dropControl/failHole1/conflict2_inferred__0/i__carry_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.876 r  dropControl/failHole1/conflict2_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           1.097    19.973    dropControl/failHole1/conflict2_inferred__0/i__carry__0_n_6
    SLICE_X57Y28         LUT2 (Prop_lut2_I0_O)        0.303    20.276 r  dropControl/failHole1/conflict1_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.276    dropControl/failHole1/conflict1_carry__4_i_3__0_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.826 r  dropControl/failHole1/conflict1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.826    dropControl/failHole1/conflict1_carry__4_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.940 r  dropControl/failHole1/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.940    dropControl/failHole1/conflict1_carry__5_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.274 f  dropControl/failHole1/conflict1_carry__6/O[1]
                         net (fo=1, routed)           0.576    21.850    dropControl/failHole1/conflict1_carry__6_n_6
    SLICE_X56Y28         LUT6 (Prop_lut6_I1_O)        0.303    22.153 f  dropControl/failHole1/conflict_i_7__0/O
                         net (fo=1, routed)           0.286    22.439    dropControl/failHole1/conflict_i_7__0_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I0_O)        0.124    22.563 f  dropControl/failHole1/conflict_i_3__0/O
                         net (fo=1, routed)           0.835    23.398    dropControl/failHole1/conflict_i_3__0_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124    23.522 r  dropControl/failHole1/conflict_i_1__1/O
                         net (fo=1, routed)           0.000    23.522    dropControl/failHole1/conflict_i_1__1_n_0
    SLICE_X44Y23         FDRE                                         r  dropControl/failHole1/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.665    15.087    dropControl/failHole1/CLK_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  dropControl/failHole1/conflict_reg/C
                         clock pessimism              0.267    15.355    
                         clock uncertainty           -0.035    15.319    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)        0.031    15.350    dropControl/failHole1/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -23.522    
  -------------------------------------------------------------------
                         slack                                 -8.172    

Slack (VIOLATED) :        -5.083ns  (required time - arrival time)
  Source:                 getAllPos/x_deciding_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getAllPos/genDecide/conflict_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.962ns  (logic 9.433ns (63.047%)  route 5.529ns (36.953%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 15.150 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.946     5.548    getAllPos/CLK_IBUF_BUFG
    DSP48_X2Y19          DSP48E1                                      r  getAllPos/x_deciding_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      0.434     5.982 r  getAllPos/x_deciding_reg/P[18]
                         net (fo=11, routed)          1.092     7.074    getAllPos/genDecide/D[2]
    SLICE_X78Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.198 r  getAllPos/genDecide/i__carry_i_2__15/O
                         net (fo=1, routed)           0.000     7.198    getAllPos/genDecide/i__carry_i_2__15_n_0
    SLICE_X78Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.578 r  getAllPos/genDecide/conflict3_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.578    getAllPos/genDecide/conflict3_inferred__0/i__carry_n_0
    SLICE_X78Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.695 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.695    getAllPos/genDecide/conflict3_inferred__0/i__carry__0_n_0
    SLICE_X78Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.018 r  getAllPos/genDecide/conflict3_inferred__0/i__carry__1/O[1]
                         net (fo=62, routed)          1.039     9.057    getAllPos/genDecide/conflict3[31]
    DSP48_X2Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    13.275 r  getAllPos/genDecide/conflict2__3/PCOUT[47]
                         net (fo=1, routed)           0.002    13.277    getAllPos/genDecide/conflict2__3_n_106
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.795 r  getAllPos/genDecide/conflict2__4/P[4]
                         net (fo=2, routed)           0.785    15.581    getAllPos/genDecide/conflict2__4_n_101
    SLICE_X78Y56         LUT2 (Prop_lut2_I0_O)        0.124    15.705 r  getAllPos/genDecide/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    15.705    getAllPos/genDecide/i__carry__0_i_3__7_n_0
    SLICE_X78Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.238 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.238    getAllPos/genDecide/conflict2_inferred__0/i__carry__0_n_0
    SLICE_X78Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.553 r  getAllPos/genDecide/conflict2_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.107    17.659    getAllPos/genDecide/conflict2_inferred__0/i__carry__1_n_4
    SLICE_X78Y53         LUT2 (Prop_lut2_I0_O)        0.307    17.966 r  getAllPos/genDecide/conflict1_carry__5_i_1__7/O
                         net (fo=1, routed)           0.000    17.966    getAllPos/genDecide/conflict1_carry__5_i_1__7_n_0
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.342 r  getAllPos/genDecide/conflict1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.342    getAllPos/genDecide/conflict1_carry__5_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.581 f  getAllPos/genDecide/conflict1_carry__6/O[2]
                         net (fo=1, routed)           0.810    19.391    getAllPos/genDecide/conflict1_carry__6_n_5
    SLICE_X79Y54         LUT6 (Prop_lut6_I5_O)        0.301    19.692 r  getAllPos/genDecide/conflict_i_3__7/O
                         net (fo=1, routed)           0.694    20.386    getAllPos/genDecide/conflict_i_3__7_n_0
    SLICE_X79Y48         LUT6 (Prop_lut6_I2_O)        0.124    20.510 r  getAllPos/genDecide/conflict_i_1__0/O
                         net (fo=1, routed)           0.000    20.510    getAllPos/genDecide/conflict_i_1__0_n_0
    SLICE_X79Y48         FDRE                                         r  getAllPos/genDecide/conflict_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.728    15.150    getAllPos/genDecide/CLK_IBUF_BUFG
    SLICE_X79Y48         FDRE                                         r  getAllPos/genDecide/conflict_reg/C
                         clock pessimism              0.283    15.434    
                         clock uncertainty           -0.035    15.398    
    SLICE_X79Y48         FDRE (Setup_fdre_C_D)        0.029    15.427    getAllPos/genDecide/conflict_reg
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -20.510    
  -------------------------------------------------------------------
                         slack                                 -5.083    

Slack (VIOLATED) :        -2.482ns  (required time - arrival time)
  Source:                 drawScreen/drawLayers/fh_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.843ns  (logic 6.363ns (58.684%)  route 4.480ns (41.316%))
  Logic Levels:           3  (DSP48E1=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.401ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.798     5.401    drawScreen/drawLayers/CLK_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  drawScreen/drawLayers/fh_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.456     5.857 r  drawScreen/drawLayers/fh_cnt_reg[1]/Q
                         net (fo=38, routed)          2.828     8.684    drawScreen/drawLayers/drawFailhole/fh_cnt[1]
    SLICE_X51Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.808 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_29__0/O
                         net (fo=1, routed)           0.000     8.808    drawScreen/drawLayers/drawFailhole/address_fb12_i_29__0_n_0
    SLICE_X51Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.020 r  drawScreen/drawLayers/drawFailhole/address_fb12_i_14__0/O
                         net (fo=1, routed)           1.650    10.671    drawScreen/drawLayers/drawFailhole/address_fb12_i_14__0_n_0
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[0])
                                                      5.571    16.242 r  drawScreen/drawLayers/drawFailhole/address_fb12/PCOUT[0]
                         net (fo=1, routed)           0.002    16.244    drawScreen/drawLayers/drawFailhole/address_fb12_n_153
    DSP48_X1Y26          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        1.588    15.010    drawScreen/drawLayers/drawFailhole/CLK_IBUF_BUFG
    DSP48_X1Y26          DSP48E1                                      r  drawScreen/drawLayers/drawFailhole/address_fb1_reg/CLK
                         clock pessimism              0.187    15.197    
                         clock uncertainty           -0.035    15.162    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.762    drawScreen/drawLayers/drawFailhole/address_fb1_reg
  -------------------------------------------------------------------
                         required time                         13.762    
                         arrival time                         -16.244    
  -------------------------------------------------------------------
                         slack                                 -2.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y22         FDRE                                         r  getAllPos/o_rand_list_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[153]/Q
                         net (fo=2, routed)           0.231     1.912    rand_list[153]
    SLICE_X49Y23         FDRE                                         r  fh_pos_y_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  fh_pos_y_reg[63]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.066     1.869    fh_pos_y_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.625%)  route 0.244ns (63.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X53Y23         FDRE                                         r  getAllPos/o_rand_list_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[50]/Q
                         net (fo=2, routed)           0.244     1.923    rand_list[50]
    SLICE_X49Y21         FDRE                                         r  fh_pos_x_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.895     2.060    CLK_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  fh_pos_x_reg[50]/C
                         clock pessimism             -0.254     1.806    
    SLICE_X49Y21         FDRE (Hold_fdre_C_D)         0.066     1.872    fh_pos_x_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.176%)  route 0.249ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.620     1.540    getAllPos/CLK_IBUF_BUFG
    SLICE_X52Y22         FDRE                                         r  getAllPos/o_rand_list_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  getAllPos/o_rand_list_reg[40]/Q
                         net (fo=2, routed)           0.249     1.930    rand_list[40]
    SLICE_X49Y24         FDRE                                         r  fh_pos_x_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.891     2.056    CLK_IBUF_BUFG
    SLICE_X49Y24         FDRE                                         r  fh_pos_x_reg[40]/C
                         clock pessimism             -0.254     1.802    
    SLICE_X49Y24         FDRE (Hold_fdre_C_D)         0.066     1.868    fh_pos_x_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.174%)  route 0.234ns (58.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  getAllPos/o_rand_list_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y23         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  getAllPos/o_rand_list_reg[30]/Q
                         net (fo=2, routed)           0.234     1.936    rand_list[30]
    SLICE_X48Y23         FDRE                                         r  fh_pos_x_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X48Y23         FDRE                                         r  fh_pos_x_reg[30]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.070     1.873    fh_pos_x_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 drawScreen/address_b_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.359%)  route 0.175ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.631     1.551    drawScreen/CLK_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  drawScreen/address_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  drawScreen/address_b_reg[7]/Q
                         net (fo=12, routed)          0.175     1.890    drawScreen/vram_b/Q[7]
    RAMB36_X0Y5          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.946     2.111    drawScreen/vram_b/CLK_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  drawScreen/vram_b/memory_array_reg_1_5/CLKARDCLK
                         clock pessimism             -0.483     1.628    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.811    drawScreen/vram_b/memory_array_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawOption/pix_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawOption/address_s_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.446%)  route 0.355ns (71.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.575     1.494    drawScreen/drawLayers/drawOption/CLK_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  drawScreen/drawLayers/drawOption/pix_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  drawScreen/drawLayers/drawOption/pix_y_reg[0]/Q
                         net (fo=7, routed)           0.355     1.990    drawScreen/drawLayers/drawOption/pix_y_reg[0]
    SLICE_X16Y44         FDRE                                         r  drawScreen/drawLayers/drawOption/address_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.916     2.081    drawScreen/drawLayers/drawOption/CLK_IBUF_BUFG
    SLICE_X16Y44         FDRE                                         r  drawScreen/drawLayers/drawOption/address_s_reg[6]/C
                         clock pessimism             -0.250     1.830    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.066     1.896    drawScreen/drawLayers/drawOption/address_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.115%)  route 0.272ns (65.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X52Y23         FDRE                                         r  getAllPos/o_rand_list_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[20]/Q
                         net (fo=2, routed)           0.272     1.951    rand_list[20]
    SLICE_X48Y20         FDRE                                         r  fh_pos_x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.896     2.061    CLK_IBUF_BUFG
    SLICE_X48Y20         FDRE                                         r  fh_pos_x_reg[20]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X48Y20         FDRE (Hold_fdre_C_D)         0.047     1.854    fh_pos_x_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_x_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.824%)  route 0.302ns (68.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.617     1.537    getAllPos/CLK_IBUF_BUFG
    SLICE_X55Y25         FDRE                                         r  getAllPos/o_rand_list_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  getAllPos/o_rand_list_reg[46]/Q
                         net (fo=2, routed)           0.302     1.980    rand_list[46]
    SLICE_X44Y21         FDRE                                         r  fh_pos_x_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.897     2.062    CLK_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  fh_pos_x_reg[46]/C
                         clock pessimism             -0.254     1.808    
    SLICE_X44Y21         FDRE (Hold_fdre_C_D)         0.070     1.878    fh_pos_x_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 getAllPos/o_rand_list_reg[156]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fh_pos_y_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.165%)  route 0.311ns (68.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.618     1.538    getAllPos/CLK_IBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  getAllPos/o_rand_list_reg[156]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  getAllPos/o_rand_list_reg[156]/Q
                         net (fo=2, routed)           0.311     1.990    rand_list[156]
    SLICE_X46Y23         FDRE                                         r  fh_pos_y_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.892     2.057    CLK_IBUF_BUFG
    SLICE_X46Y23         FDRE                                         r  fh_pos_y_reg[66]/C
                         clock pessimism             -0.254     1.803    
    SLICE_X46Y23         FDRE (Hold_fdre_C_D)         0.083     1.886    fh_pos_y_reg[66]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 drawScreen/drawLayers/drawHeading1/address_fb1_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            drawScreen/drawLayers/drawHeading1/address_fb2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.126ns (29.408%)  route 0.302ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.664     1.584    drawScreen/drawLayers/drawHeading1/CLK_IBUF_BUFG
    DSP48_X0Y21          DSP48E1                                      r  drawScreen/drawLayers/drawHeading1/address_fb1_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     1.710 r  drawScreen/drawLayers/drawHeading1/address_fb1_reg/P[1]
                         net (fo=1, routed)           0.302     2.012    drawScreen/drawLayers/drawHeading1/address_fb1_reg_n_104
    SLICE_X18Y49         FDRE                                         r  drawScreen/drawLayers/drawHeading1/address_fb2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1330, routed)        0.917     2.082    drawScreen/drawLayers/drawHeading1/CLK_IBUF_BUFG
    SLICE_X18Y49         FDRE                                         r  drawScreen/drawLayers/drawHeading1/address_fb2_reg[1]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.070     1.901    drawScreen/drawLayers/drawHeading1/address_fb2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y19   drawScreen/drawLayers/drawBackground/address_fb1_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   drawScreen/vram_a/memory_array_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   drawScreen/vram_a/memory_array_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   drawScreen/vram_a/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   drawScreen/vram_a/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   drawScreen/vram_a/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   drawScreen/vram_a/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   drawScreen/vram_a/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   drawScreen/vram_a/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   drawScreen/vram_a/memory_array_reg_1_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y24  bl_pos_initial_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y25  bl_pos_initial_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y31  getAllPos/gen_pos_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y31  getAllPos/gen_pos_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25  getAllPos/o_rand_list_reg[112]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y35  drawScreen/datain_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y35  drawScreen/datain_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y57  drawScreen/drawLayers/drawOption/pix_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y57  drawScreen/drawLayers/drawOption/pix_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y24  getAllPos/o_rand_list_reg[122]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y46  drawScreen/drawLayers/drawWinhole/address_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y43  drawScreen/drawLayers/drawWinhole/address_s_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y45  drawScreen/drawLayers/drawWinhole/address_s_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y45  drawScreen/drawLayers/drawWinhole/address_s_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32  againClr/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32  againClr/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32  againClr/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y32  againClr/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y49  drawScreen/drawLayers/drawFailhole/address_fb2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y49  drawScreen/drawLayers/drawFailhole/address_fb2_reg[10]/C



