------------------------------------------------------------------------------
--  Copyright (c) 2021 by Paul Scherrer Institute, Switzerland
--  All rights reserved.
--  Authors: Oliver Bruendler, Elmar Schmid
------------------------------------------------------------------------------

------------------------------------------------------------
-- Testbench generated by TbGen.py
------------------------------------------------------------
-- see Library/Python/TbGenerator

------------------------------------------------------------
-- Libraries
------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.psi_common_math_pkg.all;
use work.psi_common_logic_pkg.all;
use work.psi_common_array_pkg.all;
use work.psi_tb_compare_pkg.all;
use work.psi_tb_txt_util.all;

------------------------------------------------------------
-- Entity Declaration
------------------------------------------------------------
entity psi_common_tdm_par_tb is
end entity;

------------------------------------------------------------
-- Architecture
------------------------------------------------------------
architecture sim of psi_common_tdm_par_tb is
  -- *** Fixed Generics ***
  constant channel_count_g : natural := 3;
  constant channel_width_g : natural := 8;

  -- *** Not Assigned Generics (default values) ***

  -- *** TB Control ***
  signal TbRunning            : boolean                  := True;
  signal NextCase             : integer                  := -1;
  signal ProcessDone          : std_logic_vector(0 to 1) := (others => '0');
  constant AllProcessesDone_c : std_logic_vector(0 to 1) := (others => '1');
  constant TbProcNr_inp_c     : integer                  := 0;
  constant TbProcNr_outp_c    : integer                  := 1;

  -- *** DUT Signals ***
  signal clk_i          : std_logic                                                      := '1';
  signal rst_i          : std_logic                                                      := '1';
  signal dat_i          : std_logic_vector(channel_width_g - 1 downto 0)                  := (others => '0');
  signal vld_i       : std_logic                                                      := '0';
  signal rdy_o       : std_logic                                                      := '0';
  signal TdmLast      : std_logic                                                      := '0';
  signal dat_o     : std_logic_vector(channel_count_g * channel_width_g - 1 downto 0) := (others => '0');
  signal vld_o  : std_logic                                                      := '0';
  signal rdy_i  : std_logic                                                      := '1';
  signal ParallelKeep : std_logic_vector(channel_count_g - 1 downto 0)                  := (others => '1');
  signal ParallelLast : std_logic                                                      := '0';

  -- handwritten
  signal TestCase : integer         := -1;
  signal Channels : t_aslv8(0 to 2) := (others => (others => '0'));

  -- Target Values
  constant KeepTargetValues : t_aslv3(0 to 7)          := ("111", "111", "001", "111", "011", "111", "111", "111");
  constant LastTargetValues : std_logic_vector(0 to 7) := "00101010";

  procedure ExpectOutputs(Values : in t_ainteger(0 to 2);
                          Keep   : in std_logic_vector(ParallelKeep'range);
                          Last   : in std_logic;
                          Msg    : in string) is
  begin
    wait until rising_edge(clk_i) and vld_o = '1' for 1 us;
    -- Check Keep vector
    StdlvCompareStdlv(Keep, ParallelKeep, Msg & "Mismatching Keep:");
    -- Check Last signal
    StdlCompare(Last, ParallelLast, Msg & "Mismatching Last:");
    -- Check channel value
    for ch in Values'range loop
       -- Only check value if keep is set (otherwise the value does not play any role)
      if Keep(ch) = '1' then
        StdlvCompareInt(Values(ch), dat_o((ch+1) * channel_width_g - 1 downto ch * channel_width_g), Msg & "Wrong value Channel " & integer'image(ch), false);
      end if;
    end loop; 
  end procedure;

begin
  ------------------------------------------------------------
  -- DUT Instantiation
  ------------------------------------------------------------
  i_dut : entity work.psi_common_tdm_par
    generic map(
      ch_nb_g => channel_count_g,
      width_g => channel_width_g
    )
    port map(
      clk_i          => clk_i,
      rst_i          => rst_i,
      dat_i          => dat_i,
      vld_i       => vld_i,
      rdy_o       => rdy_o,
      tdm_last_i      => TdmLast,
      dat_o     => dat_o,
      vld_o  => vld_o,
      rdy_i  => rdy_i,
      par_keep_o => ParallelKeep,
      par_last_o => ParallelLast
    );

  ------------------------------------------------------------
  -- Testbench Control !DO NOT EDIT!
  ------------------------------------------------------------
  p_tb_control : process
  begin
    wait until rst_i = '0';
    wait until ProcessDone = AllProcessesDone_c;
    TbRunning <= false;
    wait;
  end process;

  ------------------------------------------------------------
  -- Clocks !DO NOT EDIT!
  ------------------------------------------------------------
  p_clock_Clk : process
    constant Frequency_c : real := real(100e6);
  begin
    while TbRunning loop
      wait for 0.5 * (1 sec) / Frequency_c;
      clk_i <= not clk_i;
    end loop;
    wait;
  end process;

  ------------------------------------------------------------
  -- Resets
  ------------------------------------------------------------
  p_rst_Rst : process
  begin
    wait for 1 us;
    -- Wait for two clk edges to ensure reset is active for at least one edge
    wait until rising_edge(clk_i);
    wait until rising_edge(clk_i);
    rst_i <= '0';
    wait;
  end process;

  ------------------------------------------------------------
  -- Processes
  ------------------------------------------------------------
  -- *** inp ***
  p_inp : process
  begin
    -- start of process !DO NOT EDIT
    wait until rst_i = '0';

    -- *** Samples with much space in between ***
    TestCase <= 0;
    wait until rising_edge(clk_i);
    TdmLast  <= '0';
    for sample in 0 to 3 loop
      for channel in 0 to 2 loop
        vld_i <= '1';
        dat_i    <= std_logic_vector(to_unsigned(channel * 16#10# + sample, dat_i'length));
        wait until rising_edge(clk_i);
        vld_i <= '0';
        dat_i    <= (others => '0');
        for del in 0 to 9 loop
          wait until rising_edge(clk_i);
        end loop;
      end loop;
    end loop;

    -- *** Samples back to back ***
    TestCase <= 1;
    wait until rising_edge(clk_i);
    vld_i   <= '1';
    TdmLast  <= '0';
    for sample in 0 to 3 loop
      for channel in 0 to 2 loop
        dat_i <= std_logic_vector(to_unsigned(16#50# + channel * 16#10# + sample, dat_i'length));
        wait until rising_edge(clk_i);
      end loop;
    end loop;
    vld_i   <= '0';
    wait until rising_edge(clk_i);
    wait for 1 us;

    -- *** Handshaking ***
    TestCase <= 2;
    wait until rising_edge(clk_i);
    vld_i   <= '1';
    TdmLast  <= '0';
    for sample in 0 to 3 loop
      for channel in 0 to 2 loop
        dat_i <= std_logic_vector(to_unsigned(channel * 16#10# + sample, dat_i'length));
        wait until rising_edge(clk_i) and rdy_o = '1' for 1 us;
      end loop;
    end loop;
    vld_i   <= '0';
    wait until rising_edge(clk_i);
    wait for 1 us;

    -- *** Samples with much space in between and last on first, middle and final input sample***
    TestCase <= 3;
    wait until rising_edge(clk_i);
    TdmLast  <= '0';
    for sample in 0 to 7 loop
      for channel in 0 to 2 loop
        vld_i  <= '1';
        TdmLast <= '0';
        dat_i    <= std_logic_vector(to_unsigned(channel * 16#10# + sample, dat_i'length));
        if (sample = 2 and channel = 0) or
           (sample = 4 and channel = 1) or
           (sample = 6 and channel = 2) then
          TdmLast  <= '1';
        end if;
        wait until rising_edge(clk_i);
        vld_i <= '0';
        dat_i    <= (others => '0');
        --for del in 0 to 9 loop
        --  wait until rising_edge(Clk);
        --end loop;
        if (sample = 2 and channel = 0) or
           (sample = 4 and channel = 1) or
           (sample = 6 and channel = 2) then
          exit; -- if this was the last input, ignore the rest of the sample
        end if;
      end loop;
    end loop;

    -- *** Last on first, middle and final input sample ***
    TestCase <= 4;
    wait until rising_edge(clk_i);
    vld_i   <= '1';
    for sample in 0 to 7 loop
      TdmLast  <= '0';
      for channel in 0 to 2 loop
        dat_i <= std_logic_vector(to_unsigned(channel * 16#10# + sample, dat_i'length));
        if (sample = 2 and channel = 0) or
           (sample = 4 and channel = 1) or
           (sample = 6 and channel = 2) then
          TdmLast  <= '1';
          wait until rising_edge(clk_i) and rdy_o = '1';
          exit;
        end if;
        wait until rising_edge(clk_i) and rdy_o = '1';
      end loop;
    end loop;
    vld_i   <= '0';
    wait until rising_edge(clk_i);
    wait for 1 us;

    -- *** Handshaking with last on first, middle and final input sample ***
    TestCase <= 5;
    wait until rising_edge(clk_i);
    vld_i   <= '1';
    for sample in 0 to 7 loop
      TdmLast  <= '0';
      for channel in 0 to 2 loop
        dat_i <= std_logic_vector(to_unsigned(channel * 16#10# + sample, dat_i'length));
        if (sample = 2 and channel = 0) or
           (sample = 4 and channel = 1) or
           (sample = 6 and channel = 2) then
          TdmLast  <= '1';
          wait until rising_edge(clk_i) and rdy_o = '1' for 1 us;
          exit;
        end if;
        wait until rising_edge(clk_i) and rdy_o = '1' for 1 us;
      end loop;
    end loop;
    vld_i   <= '0';
    wait until rising_edge(clk_i);
    wait for 1 us;

    -- end of process !DO NOT EDIT!
    ProcessDone(TbProcNr_inp_c) <= '1';
    wait;
  end process;

  -- *** outp ***
  p_outp : process
  begin
    -- start of process !DO NOT EDIT
    wait until rst_i = '0';

    -- *** Samples with much space in between ***
    wait until TestCase = 0;
    for sample in 0 to 3 loop
      ExpectOutputs((16#00# + sample, 16#10# + sample, 16#20# + sample), "111", '0', "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: Samples with much space in between completed");

    -- *** Samples back to back ***
    wait until TestCase = 1;
    for sample in 0 to 3 loop
      ExpectOutputs((16#50# + sample, 16#60# + sample, 16#70# + sample), "111", '0', "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: Samples back to back completed");
    
    -- *** Handshaking ***
    wait until TestCase = 2;
    wait until rising_edge(clk_i);
    for sample in 0 to 3 loop
      rdy_i <= '0';
      for i in 0 to 19 loop
        wait until rising_edge(clk_i);
      end loop;
      rdy_i <= '1';
      ExpectOutputs((16#00# + sample, 16#10# + sample, 16#20# + sample), "111", '0', "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: sample back to back completed");
    
    -- *** Samples with much space in between and last on first, middle and final input sample***
    wait until TestCase = 3;
    for sample in 0 to 7 loop
      ExpectOutputs((16#00# + sample, 16#10# + sample, 16#20# + sample), KeepTargetValues(sample), LastTargetValues(sample), "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: Samples with much space in between completed");
    
    -- *** Last on first, middle and final input sample ***
    wait until rising_edge(clk_i) and TestCase = 4;
    for sample in 0 to 7 loop
      ExpectOutputs((16#00# + sample, 16#10# + sample, 16#20# + sample), KeepTargetValues(sample), LastTargetValues(sample), "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: Last on first, middle and final input sample completed");
    
    -- *** Handshaking with last on first, middle and final input sample ***
    wait until TestCase = 5;
    wait until rising_edge(clk_i);
    for sample in 0 to 7 loop
      rdy_i <= '0';
      for i in 0 to 19 loop
        wait until rising_edge(clk_i);
      end loop;
      rdy_i <= '1';
      ExpectOutputs((16#00# + sample, 16#10# + sample, 16#20# + sample), KeepTargetValues(sample), LastTargetValues(sample), "Test case " & integer'image(TestCase) & " sample " & integer'image(sample) & ": ");
    end loop;
    print("# info: Handshaking with last on first, middle and final input sample completed");

    -- end of process !DO NOT EDIT!
    ProcessDone(TbProcNr_outp_c) <= '1';
    wait;
  end process;

end;
