$date
  Mon Jul 17 11:46:29 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_case $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # f_out $end
$scope module instancia_funcao $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & f_out $end
$var reg 2 ' ab[0:1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
b00 '
#20000000
1!
1#
1$
1&
b10 '
#30000000
#40000000
#50000000
1"
1%
b11 '
#60000000
0!
0$
b01 '
#70000000
