$date
	Mon Oct 14 00:59:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module q $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 $ reset $end
$var wire 1 ' state $end
$var reg 1 ! out $end
$scope module jk $end
$var wire 1 " clk $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 $ reset $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x'
1&
0%
1$
0#
0"
x!
$end
#5
0!
0'
1"
#10
0"
0$
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0&
0"
1%
1#
#45
1'
1"
#50
1&
1!
0"
0%
0#
#55
0!
0'
1"
#60
0"
#65
1"
#70
0&
0"
1%
1#
#75
1'
1"
#80
1&
1!
0"
0%
0#
#85
0!
0'
1"
#90
0"
