/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2003 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      Taiwan Semiconductor Manufacturing Company Ltd..  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *      name:			SRAM-SP-HS SRAM Generator
 *           			TSMC CL018G Process
 *      version:		2002Q2V0
 *      comment:		
 *      configuration:	 -instname "ram_128x16A" -words 128 -bits 16 -frequency 250 -ring_width 2 -mux 16 -drive 12 -write_mask off -wp_size 8 -top_layer met6 -power_type rings -horiz met3 -vert met4 -cust_comment "" -left_bus_delim "[" -right_bus_delim "]" -pwr_gnd_rename "VDD:VDD,GND:VSS" -prefix "" -pin_space 0.0 -name_case upper -check_instname on -diodes on -inside_ring_type GND -libname "ram_128x16A"
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   ram_128x16A
 *      Instance Name:  ram_128x16A
 *      Words:          128
 *      Word Width:     16
 *      Mux:            16
 *      Pipeline:       No
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2003-01-20 15:23:42Z
 *      Version:        2002Q2V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(ram_128x16A) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2003-01-20 15:23:42Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2003 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
	default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.005;
	default_input_pin_cap		: 0.005;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

        /* default attributes */
        default_leakage_power_density : 0.0;
        slew_derate_from_library      : 1;
        slew_lower_threshold_pct_fall : 10.000;
        slew_upper_threshold_pct_fall : 90.000;
        slew_lower_threshold_pct_rise : 10.000;
        slew_upper_threshold_pct_rise : 90.000;
        input_threshold_pct_fall      : 50.000;
        input_threshold_pct_rise      : 50.000;
        output_threshold_pct_fall     : 50.000;
        output_threshold_pct_rise     : 50.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.0;
	k_temp_cell_rise		: 0.0;
	k_temp_hold_fall                : 0.0;
	k_temp_hold_rise                : 0.0;
	k_temp_min_pulse_width_high     : 0.0;
	k_temp_min_pulse_width_low      : 0.0;
	k_temp_min_period               : 0.0;
	k_temp_rise_propagation         : 0.0;
	k_temp_fall_propagation         : 0.0;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.0;
	k_temp_recovery_rise            : 0.0;
	k_temp_setup_fall               : 0.0;
	k_temp_setup_rise               : 0.0;
	k_volt_cell_fall                : 0.0;
	k_volt_cell_rise                : 0.0;
	k_volt_hold_fall                : 0.0;
	k_volt_hold_rise                : 0.0;
	k_volt_min_pulse_width_high     : 0.0;
	k_volt_min_pulse_width_low      : 0.0;
	k_volt_min_period               : 0.0;
	k_volt_rise_propagation         : 0.0;
	k_volt_fall_propagation         : 0.0;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : 0.0;
	k_volt_recovery_rise            : 0.0;
	k_volt_setup_fall               : 0.0;
	k_volt_setup_rise               : 0.0;


	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(ram_128x16A_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(ram_128x16A_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
               index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
	lu_table_template(ram_128x16A_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
        }
        power_lut_template(ram_128x16A_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (ram_128x16A_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (ram_128x16A_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 7;
		bit_from : 6;
		bit_to : 0 ;
		downto : true ;
	}
cell(ram_128x16A) {
	area		 : 82621.051;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 7;
		word_width : 16;
	}
	bus(Q)	 {
		bus_type : ram_128x16A_DATA;
		direction : output;
		max_capacitance : 3.418;
		capacitance : 0.018;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "1.803, 1.824, 1.888, 2.020, 2.244, 2.913, 3.609", \
			  "1.809, 1.830, 1.894, 2.027, 2.250, 2.920, 3.616", \
			  "1.833, 1.854, 1.918, 2.051, 2.274, 2.944, 3.640", \
			  "1.882, 1.903, 1.967, 2.099, 2.322, 2.992, 3.688", \
			  "1.962, 1.983, 2.047, 2.180, 2.403, 3.072, 3.768", \
			  "2.203, 2.225, 2.288, 2.421, 2.644, 3.314, 4.010", \
			  "2.445, 2.466, 2.530, 2.663, 2.886, 3.555, 4.251" \
			)
			}
			rise_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.065, 0.112, 0.253, 0.546, 1.039, 2.518, 4.056")
			}
			cell_fall(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "1.802, 1.815, 1.853, 1.933, 2.068, 2.473, 2.894", \
			  "1.808, 1.821, 1.860, 1.940, 2.075, 2.480, 2.901", \
			  "1.832, 1.845, 1.884, 1.964, 2.099, 2.504, 2.925", \
			  "1.881, 1.893, 1.932, 2.012, 2.147, 2.552, 2.973", \
			  "1.961, 1.974, 2.012, 2.093, 2.228, 2.633, 3.053", \
			  "2.202, 2.215, 2.254, 2.334, 2.469, 2.874, 3.295", \
			  "2.444, 2.457, 2.495, 2.576, 2.710, 3.115, 3.536" \
			)
			}
			fall_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.059, 0.084, 0.161, 0.321, 0.590, 1.397, 2.236")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "0.894, 0.894, 0.894, 0.992, 1.215, 1.884, 2.580", \
			  "0.897, 0.897, 0.897, 0.997, 1.220, 1.889, 2.585", \
			  "0.908, 0.908, 0.908, 1.016, 1.239, 1.908, 2.604", \
			  "0.930, 0.930, 0.930, 1.054, 1.277, 1.946, 2.642", \
			  "0.967, 0.967, 0.985, 1.118, 1.341, 2.010, 2.706", \
			  "1.091, 1.112, 1.176, 1.309, 1.532, 2.201, 2.897", \
			  "1.282, 1.303, 1.367, 1.499, 1.723, 2.392, 3.088" \
			)
                       }
			rise_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.065, 0.112, 0.253, 0.546, 1.039, 2.518, 4.056")
			}
			cell_fall(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "0.894, 0.894, 0.894, 0.894, 0.947, 1.352, 1.772", \
			  "0.897, 0.897, 0.897, 0.897, 0.952, 1.357, 1.778", \
			  "0.908, 0.908, 0.908, 0.908, 0.971, 1.376, 1.797", \
			  "0.930, 0.930, 0.930, 0.930, 1.009, 1.414, 1.835", \
			  "0.967, 0.967, 0.967, 0.967, 1.073, 1.478, 1.898", \
			  "1.079, 1.079, 1.079, 1.129, 1.264, 1.669, 2.089", \
			  "1.190, 1.201, 1.239, 1.320, 1.455, 1.859, 2.280" \
			)
			}
			fall_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.059, 0.084, 0.161, 0.321, 0.590, 1.397, 2.236")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "0.894, 0.894, 0.894, 0.992, 1.215, 1.884, 2.580", \
			  "0.897, 0.897, 0.897, 0.997, 1.220, 1.889, 2.585", \
			  "0.908, 0.908, 0.908, 1.016, 1.239, 1.908, 2.604", \
			  "0.930, 0.930, 0.930, 1.054, 1.277, 1.946, 2.642", \
			  "0.967, 0.967, 0.985, 1.118, 1.341, 2.010, 2.706", \
			  "1.091, 1.112, 1.176, 1.309, 1.532, 2.201, 2.897", \
			  "1.282, 1.303, 1.367, 1.499, 1.723, 2.392, 3.088" \
			)
                       }
			rise_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.065, 0.112, 0.253, 0.546, 1.039, 2.518, 4.056")
			}
			cell_fall(ram_128x16A_delay_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ( \
			  "0.894, 0.894, 0.894, 0.894, 0.947, 1.352, 1.772", \
			  "0.897, 0.897, 0.897, 0.897, 0.952, 1.357, 1.778", \
			  "0.908, 0.908, 0.908, 0.908, 0.971, 1.376, 1.797", \
			  "0.930, 0.930, 0.930, 0.930, 1.009, 1.414, 1.835", \
			  "0.967, 0.967, 0.967, 0.967, 1.073, 1.478, 1.898", \
			  "1.079, 1.079, 1.079, 1.129, 1.264, 1.669, 2.089", \
			  "1.190, 1.201, 1.239, 1.320, 1.455, 1.859, 2.280" \
			)
			}
			fall_transition(ram_128x16A_load_template) {
			index_1 ("0.018, 0.058, 0.178, 0.428, 0.848, 2.108, 3.418");
			values ("0.059, 0.084, 0.161, 0.321, 0.590, 1.397, 2.236")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.229
		clock	: true;
		min_pulse_width_low	: 0.281;
		min_pulse_width_high	: 0.183;
		min_period		: 1.787;
		max_transition		: 4.000;
		internal_power(){
			when : "!CEN & WEN";
        		rise_power(ram_128x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("89.776, 89.776")
        		}
        		fall_power(ram_128x16A_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("0.0, 0.0")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			rise_power(ram_128x16A_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("103.650, 103.650")
			}	
			fall_power(ram_128x16A_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
            			values ("0.0, 0.0")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.014;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.586, 0.587, 0.591, 0.599, 0.613, 0.695, 0.837", \
			  "0.579, 0.580, 0.584, 0.593, 0.607, 0.688, 0.831", \
			  "0.555, 0.556, 0.560, 0.569, 0.583, 0.664, 0.807", \
			  "0.507, 0.508, 0.512, 0.520, 0.535, 0.616, 0.759", \
			  "0.426, 0.427, 0.432, 0.440, 0.454, 0.535, 0.678", \
			  "0.185, 0.186, 0.190, 0.199, 0.213, 0.294, 0.437", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.053, 0.195" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.586, 0.587, 0.591, 0.599, 0.613, 0.695, 0.837", \
			  "0.579, 0.580, 0.584, 0.593, 0.607, 0.688, 0.831", \
			  "0.555, 0.556, 0.560, 0.569, 0.583, 0.664, 0.807", \
			  "0.507, 0.508, 0.512, 0.520, 0.535, 0.616, 0.759", \
			  "0.426, 0.427, 0.432, 0.440, 0.454, 0.535, 0.678", \
			  "0.185, 0.186, 0.190, 0.199, 0.213, 0.294, 0.437", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.053, 0.195" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.003, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.085, 0.084, 0.080, 0.071, 0.057, 0.015, 0.000", \
			  "0.326, 0.325, 0.321, 0.312, 0.298, 0.256, 0.214", \
			  "0.568, 0.567, 0.562, 0.554, 0.540, 0.497, 0.455" \
			)
				
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.003, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.085, 0.084, 0.080, 0.071, 0.057, 0.015, 0.000", \
			  "0.326, 0.325, 0.321, 0.312, 0.298, 0.256, 0.214", \
			  "0.568, 0.567, 0.562, 0.554, 0.540, 0.497, 0.455" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.010;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.576, 0.580, 0.596, 0.628, 0.681, 0.841, 1.001", \
			  "0.570, 0.574, 0.590, 0.622, 0.675, 0.835, 0.994", \
			  "0.545, 0.550, 0.566, 0.598, 0.651, 0.811, 0.970", \
			  "0.497, 0.501, 0.517, 0.549, 0.603, 0.762, 0.922", \
			  "0.417, 0.421, 0.437, 0.469, 0.522, 0.682, 0.841", \
			  "0.218, 0.220, 0.227, 0.242, 0.281, 0.440, 0.600", \
			  "0.218, 0.220, 0.227, 0.242, 0.266, 0.371, 0.530" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.576, 0.580, 0.596, 0.628, 0.681, 0.841, 1.001", \
			  "0.570, 0.574, 0.590, 0.622, 0.675, 0.835, 0.994", \
			  "0.545, 0.550, 0.566, 0.598, 0.651, 0.811, 0.970", \
			  "0.497, 0.501, 0.517, 0.549, 0.603, 0.762, 0.922", \
			  "0.417, 0.421, 0.437, 0.469, 0.522, 0.682, 0.841", \
			  "0.218, 0.220, 0.227, 0.242, 0.281, 0.440, 0.600", \
			  "0.218, 0.220, 0.227, 0.242, 0.266, 0.371, 0.530" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.041, 0.037, 0.021, 0.000, 0.000, 0.000, 0.000", \
			  "0.282, 0.278, 0.262, 0.230, 0.177, 0.017, 0.000", \
			  "0.524, 0.520, 0.504, 0.472, 0.418, 0.259, 0.183" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.041, 0.037, 0.021, 0.000, 0.000, 0.000, 0.000", \
			  "0.282, 0.278, 0.262, 0.230, 0.177, 0.017, 0.000", \
			  "0.524, 0.520, 0.504, 0.472, 0.418, 0.259, 0.183" \
			)
	}	}	}

	bus(A)  {
		bus_type : ram_128x16A_ADDRESS;
		direction : input;
		capacitance : 0.052;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.541, 0.542, 0.545, 0.551, 0.560, 0.590, 0.619", \
			  "0.535, 0.535, 0.538, 0.544, 0.554, 0.583, 0.612", \
			  "0.511, 0.511, 0.514, 0.520, 0.530, 0.559, 0.588", \
			  "0.462, 0.463, 0.466, 0.472, 0.482, 0.511, 0.540", \
			  "0.382, 0.383, 0.386, 0.391, 0.401, 0.430, 0.459", \
			  "0.140, 0.141, 0.144, 0.150, 0.160, 0.189, 0.218", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.541, 0.542, 0.545, 0.551, 0.560, 0.590, 0.619", \
			  "0.535, 0.535, 0.538, 0.544, 0.554, 0.583, 0.612", \
			  "0.511, 0.511, 0.514, 0.520, 0.530, 0.559, 0.588", \
			  "0.462, 0.463, 0.466, 0.472, 0.482, 0.511, 0.540", \
			  "0.382, 0.383, 0.386, 0.391, 0.401, 0.430, 0.459", \
			  "0.140, 0.141, 0.144, 0.150, 0.160, 0.189, 0.218", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.028, 0.027, 0.024, 0.018, 0.008, 0.000, 0.000", \
			  "0.034, 0.033, 0.030, 0.025, 0.015, 0.000, 0.000", \
			  "0.058, 0.057, 0.055, 0.049, 0.039, 0.010, 0.000", \
			  "0.107, 0.106, 0.103, 0.097, 0.087, 0.058, 0.029", \
			  "0.187, 0.186, 0.183, 0.177, 0.168, 0.139, 0.109", \
			  "0.428, 0.428, 0.425, 0.419, 0.409, 0.380, 0.351", \
			  "0.670, 0.669, 0.666, 0.660, 0.651, 0.621, 0.592" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.006, 0.003, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.030, 0.027, 0.017, 0.000, 0.000, 0.000, 0.000", \
			  "0.078, 0.075, 0.065, 0.046, 0.013, 0.000, 0.000", \
			  "0.159, 0.156, 0.146, 0.126, 0.093, 0.000, 0.000", \
			  "0.400, 0.397, 0.387, 0.367, 0.334, 0.235, 0.136", \
			  "0.641, 0.639, 0.629, 0.609, 0.576, 0.477, 0.377" \
			)
	}	}	}
	bus(D)	 {
		bus_type : ram_128x16A_DATA;
		direction : input;
		capacitance : 0.004;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.390, 0.391, 0.396, 0.406, 0.423, 0.551, 0.744", \
			  "0.383, 0.385, 0.390, 0.400, 0.417, 0.545, 0.738", \
			  "0.359, 0.361, 0.366, 0.376, 0.393, 0.520, 0.714", \
			  "0.311, 0.312, 0.317, 0.328, 0.345, 0.472, 0.665", \
			  "0.231, 0.232, 0.237, 0.247, 0.264, 0.392, 0.585", \
			  "0.000, 0.000, 0.000, 0.006, 0.023, 0.150, 0.344", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.102" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.390, 0.391, 0.396, 0.406, 0.423, 0.551, 0.744", \
			  "0.383, 0.385, 0.390, 0.400, 0.417, 0.545, 0.738", \
			  "0.359, 0.361, 0.366, 0.376, 0.393, 0.520, 0.714", \
			  "0.311, 0.312, 0.317, 0.328, 0.345, 0.472, 0.665", \
			  "0.231, 0.232, 0.237, 0.247, 0.264, 0.392, 0.585", \
			  "0.000, 0.000, 0.000, 0.006, 0.023, 0.150, 0.344", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.102" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.001, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.081, 0.076, 0.057, 0.018, 0.000, 0.000, 0.000", \
			  "0.323, 0.318, 0.298, 0.260, 0.195, 0.065, 0.015", \
			  "0.564, 0.559, 0.540, 0.501, 0.437, 0.307, 0.256" \
			)
			}
			fall_constraint(ram_128x16A_constraint_template) {
			index_1 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			index_2 ("0.010, 0.050, 0.200, 0.500, 1.000, 2.500, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.001, 0.000, 0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.081, 0.076, 0.057, 0.018, 0.000, 0.000, 0.000", \
			  "0.323, 0.318, 0.298, 0.260, 0.195, 0.065, 0.015", \
			  "0.564, 0.559, 0.540, 0.501, 0.437, 0.307, 0.256" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
