#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23f3de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23d0160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x241a070 .functor NOT 1, L_0x241cc70, C4<0>, C4<0>, C4<0>;
L_0x241ca00 .functor XOR 5, L_0x241c8c0, L_0x241c960, C4<00000>, C4<00000>;
L_0x241cb60 .functor XOR 5, L_0x241ca00, L_0x241cac0, C4<00000>, C4<00000>;
v0x24193f0_0 .net *"_ivl_10", 4 0, L_0x241cac0;  1 drivers
v0x24194f0_0 .net *"_ivl_12", 4 0, L_0x241cb60;  1 drivers
v0x24195d0_0 .net *"_ivl_2", 4 0, L_0x241c820;  1 drivers
v0x2419690_0 .net *"_ivl_4", 4 0, L_0x241c8c0;  1 drivers
v0x2419770_0 .net *"_ivl_6", 4 0, L_0x241c960;  1 drivers
v0x24198a0_0 .net *"_ivl_8", 4 0, L_0x241ca00;  1 drivers
v0x2419980_0 .var "clk", 0 0;
v0x2419a20_0 .var/2u "stats1", 159 0;
v0x2419ae0_0 .var/2u "strobe", 0 0;
v0x2419c30_0 .net "sum_dut", 4 0, L_0x241c640;  1 drivers
v0x2419cf0_0 .net "sum_ref", 4 0, L_0x241a3e0;  1 drivers
v0x2419d90_0 .net "tb_match", 0 0, L_0x241cc70;  1 drivers
v0x2419e30_0 .net "tb_mismatch", 0 0, L_0x241a070;  1 drivers
v0x2419ef0_0 .net "x", 3 0, v0x2415840_0;  1 drivers
v0x2419fb0_0 .net "y", 3 0, v0x2415900_0;  1 drivers
L_0x241c820 .concat [ 5 0 0 0], L_0x241a3e0;
L_0x241c8c0 .concat [ 5 0 0 0], L_0x241a3e0;
L_0x241c960 .concat [ 5 0 0 0], L_0x241c640;
L_0x241cac0 .concat [ 5 0 0 0], L_0x241a3e0;
L_0x241cc70 .cmp/eeq 5, L_0x241c820, L_0x241cb60;
S_0x23d9d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x23d0160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x23df950_0 .net *"_ivl_0", 4 0, L_0x241a100;  1 drivers
L_0x7f1c2c79b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23dd0e0_0 .net *"_ivl_3", 0 0, L_0x7f1c2c79b018;  1 drivers
v0x23da840_0 .net *"_ivl_4", 4 0, L_0x241a260;  1 drivers
L_0x7f1c2c79b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24150f0_0 .net *"_ivl_7", 0 0, L_0x7f1c2c79b060;  1 drivers
v0x24151d0_0 .net "sum", 4 0, L_0x241a3e0;  alias, 1 drivers
v0x2415300_0 .net "x", 3 0, v0x2415840_0;  alias, 1 drivers
v0x24153e0_0 .net "y", 3 0, v0x2415900_0;  alias, 1 drivers
L_0x241a100 .concat [ 4 1 0 0], v0x2415840_0, L_0x7f1c2c79b018;
L_0x241a260 .concat [ 4 1 0 0], v0x2415900_0, L_0x7f1c2c79b060;
L_0x241a3e0 .arith/sum 5, L_0x241a100, L_0x241a260;
S_0x2415540 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x23d0160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x2415760_0 .net "clk", 0 0, v0x2419980_0;  1 drivers
v0x2415840_0 .var "x", 3 0;
v0x2415900_0 .var "y", 3 0;
E_0x23e3650/0 .event negedge, v0x2415760_0;
E_0x23e3650/1 .event posedge, v0x2415760_0;
E_0x23e3650 .event/or E_0x23e3650/0, E_0x23e3650/1;
S_0x24159e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x23d0160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x2418ba0_0 .net "c1", 0 0, L_0x241aa40;  1 drivers
v0x2418c60_0 .net "c2", 0 0, L_0x241b230;  1 drivers
v0x2418d70_0 .net "c3", 0 0, L_0x241ba10;  1 drivers
v0x2418e60_0 .net "sum", 4 0, L_0x241c640;  alias, 1 drivers
v0x2418f00_0 .net "x", 3 0, v0x2415840_0;  alias, 1 drivers
v0x2419060_0 .net "y", 3 0, v0x2415900_0;  alias, 1 drivers
L_0x241ab50 .part v0x2415840_0, 0, 1;
L_0x241ac80 .part v0x2415900_0, 0, 1;
L_0x241b340 .part v0x2415840_0, 1, 1;
L_0x241b470 .part v0x2415900_0, 1, 1;
L_0x241bb20 .part v0x2415840_0, 2, 1;
L_0x241bc50 .part v0x2415900_0, 2, 1;
L_0x241c310 .part v0x2415840_0, 3, 1;
L_0x241c440 .part v0x2415900_0, 3, 1;
LS_0x241c640_0_0 .concat8 [ 1 1 1 1], L_0x241a590, L_0x241aeb0, L_0x241b640, L_0x241be30;
LS_0x241c640_0_4 .concat8 [ 1 0 0 0], L_0x241c200;
L_0x241c640 .concat8 [ 4 1 0 0], LS_0x241c640_0_0, LS_0x241c640_0_4;
S_0x2415bc0 .scope module, "fa0" "full_adder" 4 9, 4 42 0, S_0x24159e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x241a480 .functor XOR 1, L_0x241ab50, L_0x241ac80, C4<0>, C4<0>;
L_0x7f1c2c79b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x241a590 .functor XOR 1, L_0x241a480, L_0x7f1c2c79b0a8, C4<0>, C4<0>;
L_0x241a650 .functor AND 1, L_0x241ab50, L_0x241ac80, C4<1>, C4<1>;
L_0x241a790 .functor AND 1, L_0x241ab50, L_0x7f1c2c79b0a8, C4<1>, C4<1>;
L_0x241a880 .functor OR 1, L_0x241a650, L_0x241a790, C4<0>, C4<0>;
L_0x241a990 .functor AND 1, L_0x241ac80, L_0x7f1c2c79b0a8, C4<1>, C4<1>;
L_0x241aa40 .functor OR 1, L_0x241a880, L_0x241a990, C4<0>, C4<0>;
v0x2415e50_0 .net *"_ivl_0", 0 0, L_0x241a480;  1 drivers
v0x2415f50_0 .net *"_ivl_10", 0 0, L_0x241a990;  1 drivers
v0x2416030_0 .net *"_ivl_4", 0 0, L_0x241a650;  1 drivers
v0x2416120_0 .net *"_ivl_6", 0 0, L_0x241a790;  1 drivers
v0x2416200_0 .net *"_ivl_8", 0 0, L_0x241a880;  1 drivers
v0x2416330_0 .net "a", 0 0, L_0x241ab50;  1 drivers
v0x24163f0_0 .net "b", 0 0, L_0x241ac80;  1 drivers
v0x24164b0_0 .net "cin", 0 0, L_0x7f1c2c79b0a8;  1 drivers
v0x2416570_0 .net "cout", 0 0, L_0x241aa40;  alias, 1 drivers
v0x2416630_0 .net "sum", 0 0, L_0x241a590;  1 drivers
S_0x2416790 .scope module, "fa1" "full_adder" 4 17, 4 42 0, S_0x24159e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x241ae40 .functor XOR 1, L_0x241b340, L_0x241b470, C4<0>, C4<0>;
L_0x241aeb0 .functor XOR 1, L_0x241ae40, L_0x241aa40, C4<0>, C4<0>;
L_0x241afb0 .functor AND 1, L_0x241b340, L_0x241b470, C4<1>, C4<1>;
L_0x241b020 .functor AND 1, L_0x241b340, L_0x241aa40, C4<1>, C4<1>;
L_0x241b0c0 .functor OR 1, L_0x241afb0, L_0x241b020, C4<0>, C4<0>;
L_0x241b180 .functor AND 1, L_0x241b470, L_0x241aa40, C4<1>, C4<1>;
L_0x241b230 .functor OR 1, L_0x241b0c0, L_0x241b180, C4<0>, C4<0>;
v0x24169f0_0 .net *"_ivl_0", 0 0, L_0x241ae40;  1 drivers
v0x2416ad0_0 .net *"_ivl_10", 0 0, L_0x241b180;  1 drivers
v0x2416bb0_0 .net *"_ivl_4", 0 0, L_0x241afb0;  1 drivers
v0x2416ca0_0 .net *"_ivl_6", 0 0, L_0x241b020;  1 drivers
v0x2416d80_0 .net *"_ivl_8", 0 0, L_0x241b0c0;  1 drivers
v0x2416eb0_0 .net "a", 0 0, L_0x241b340;  1 drivers
v0x2416f70_0 .net "b", 0 0, L_0x241b470;  1 drivers
v0x2417030_0 .net "cin", 0 0, L_0x241aa40;  alias, 1 drivers
v0x24170d0_0 .net "cout", 0 0, L_0x241b230;  alias, 1 drivers
v0x2417200_0 .net "sum", 0 0, L_0x241aeb0;  1 drivers
S_0x2417390 .scope module, "fa2" "full_adder" 4 25, 4 42 0, S_0x24159e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x241b5d0 .functor XOR 1, L_0x241bb20, L_0x241bc50, C4<0>, C4<0>;
L_0x241b640 .functor XOR 1, L_0x241b5d0, L_0x241b230, C4<0>, C4<0>;
L_0x241b740 .functor AND 1, L_0x241bb20, L_0x241bc50, C4<1>, C4<1>;
L_0x241b7b0 .functor AND 1, L_0x241bb20, L_0x241b230, C4<1>, C4<1>;
L_0x241b850 .functor OR 1, L_0x241b740, L_0x241b7b0, C4<0>, C4<0>;
L_0x241b960 .functor AND 1, L_0x241bc50, L_0x241b230, C4<1>, C4<1>;
L_0x241ba10 .functor OR 1, L_0x241b850, L_0x241b960, C4<0>, C4<0>;
v0x2417600_0 .net *"_ivl_0", 0 0, L_0x241b5d0;  1 drivers
v0x24176e0_0 .net *"_ivl_10", 0 0, L_0x241b960;  1 drivers
v0x24177c0_0 .net *"_ivl_4", 0 0, L_0x241b740;  1 drivers
v0x24178b0_0 .net *"_ivl_6", 0 0, L_0x241b7b0;  1 drivers
v0x2417990_0 .net *"_ivl_8", 0 0, L_0x241b850;  1 drivers
v0x2417ac0_0 .net "a", 0 0, L_0x241bb20;  1 drivers
v0x2417b80_0 .net "b", 0 0, L_0x241bc50;  1 drivers
v0x2417c40_0 .net "cin", 0 0, L_0x241b230;  alias, 1 drivers
v0x2417ce0_0 .net "cout", 0 0, L_0x241ba10;  alias, 1 drivers
v0x2417e10_0 .net "sum", 0 0, L_0x241b640;  1 drivers
S_0x2417fa0 .scope module, "fa3" "full_adder" 4 33, 4 42 0, S_0x24159e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x241bdc0 .functor XOR 1, L_0x241c310, L_0x241c440, C4<0>, C4<0>;
L_0x241be30 .functor XOR 1, L_0x241bdc0, L_0x241ba10, C4<0>, C4<0>;
L_0x241bf30 .functor AND 1, L_0x241c310, L_0x241c440, C4<1>, C4<1>;
L_0x241bfa0 .functor AND 1, L_0x241c310, L_0x241ba10, C4<1>, C4<1>;
L_0x241c040 .functor OR 1, L_0x241bf30, L_0x241bfa0, C4<0>, C4<0>;
L_0x241c150 .functor AND 1, L_0x241c440, L_0x241ba10, C4<1>, C4<1>;
L_0x241c200 .functor OR 1, L_0x241c040, L_0x241c150, C4<0>, C4<0>;
v0x24181e0_0 .net *"_ivl_0", 0 0, L_0x241bdc0;  1 drivers
v0x24182e0_0 .net *"_ivl_10", 0 0, L_0x241c150;  1 drivers
v0x24183c0_0 .net *"_ivl_4", 0 0, L_0x241bf30;  1 drivers
v0x24184b0_0 .net *"_ivl_6", 0 0, L_0x241bfa0;  1 drivers
v0x2418590_0 .net *"_ivl_8", 0 0, L_0x241c040;  1 drivers
v0x24186c0_0 .net "a", 0 0, L_0x241c310;  1 drivers
v0x2418780_0 .net "b", 0 0, L_0x241c440;  1 drivers
v0x2418840_0 .net "cin", 0 0, L_0x241ba10;  alias, 1 drivers
v0x24188e0_0 .net "cout", 0 0, L_0x241c200;  1 drivers
v0x2418a10_0 .net "sum", 0 0, L_0x241be30;  1 drivers
S_0x24191f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x23d0160;
 .timescale -12 -12;
E_0x23e3b00 .event anyedge, v0x2419ae0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2419ae0_0;
    %nor/r;
    %assign/vec4 v0x2419ae0_0, 0;
    %wait E_0x23e3b00;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2415540;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23e3650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2415900_0, 0;
    %assign/vec4 v0x2415840_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x23d0160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2419980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2419ae0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x23d0160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2419980_0;
    %inv;
    %store/vec4 v0x2419980_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x23d0160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2415760_0, v0x2419e30_0, v0x2419ef0_0, v0x2419fb0_0, v0x2419cf0_0, v0x2419c30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x23d0160;
T_5 ;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x23d0160;
T_6 ;
    %wait E_0x23e3650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2419a20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2419a20_0, 4, 32;
    %load/vec4 v0x2419d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2419a20_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2419a20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2419a20_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2419cf0_0;
    %load/vec4 v0x2419cf0_0;
    %load/vec4 v0x2419c30_0;
    %xor;
    %load/vec4 v0x2419cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2419a20_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2419a20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2419a20_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response11/top_module.sv";
