// Seed: 3376901821
module module_0;
  wire id_2;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    output wire  id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  tri   id_5
);
  assign id_1 = id_4;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    input  wire  id_0,
    output uwire id_1,
    output wire  id_2,
    input  tri0  id_3,
    input  tri   id_4,
    output logic id_5
);
  always @(posedge 1'h0) id_5 <= 1;
  module_0 modCall_1 ();
endmodule
