<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>uhcireg.h source code [netbsd/sys/dev/usb/uhcireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/usb/uhcireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>usb</a>/<a href='uhcireg.h.html'>uhcireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: uhcireg.h,v 1.22 2016/04/23 10:15:32 skrll Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$FreeBSD: src/sys/dev/usb/uhcireg.h,v 1.12 1999/11/17 22:33:42 n_hibma Exp $ */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="9">9</th><td><i> * by Lennart Augustsson (lennart@augustsson.net) at</i></td></tr>
<tr><th id="10">10</th><td><i> * Carlstedt Research &amp; Technology.</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="13">13</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="14">14</th><td><i> * are met:</i></td></tr>
<tr><th id="15">15</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="17">17</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="19">19</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="20">20</th><td><i> *</i></td></tr>
<tr><th id="21">21</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="22">22</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="23">23</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="24">24</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="25">25</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="26">26</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="27">27</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="28">28</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="29">29</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="30">30</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="31">31</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_DEV_USB_UHCIREG_H_">_DEV_USB_UHCIREG_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_DEV_USB_UHCIREG_H_" data-ref="_M/_DEV_USB_UHCIREG_H_">_DEV_USB_UHCIREG_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/*** PCI config registers ***/</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCI_USBREV" data-ref="_M/PCI_USBREV">PCI_USBREV</dfn>		0x60	/* USB protocol revision */</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_MASK" data-ref="_M/PCI_USBREV_MASK">PCI_USBREV_MASK</dfn>	0xff</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_PRE_1_0" data-ref="_M/PCI_USBREV_PRE_1_0">PCI_USBREV_PRE_1_0</dfn>	0x00</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_1_0" data-ref="_M/PCI_USBREV_1_0">PCI_USBREV_1_0</dfn>		0x10</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/PCI_USBREV_1_1" data-ref="_M/PCI_USBREV_1_1">PCI_USBREV_1_1</dfn>		0x11</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PCI_LEGSUP" data-ref="_M/PCI_LEGSUP">PCI_LEGSUP</dfn>		0xc0	/* Legacy Support register */</u></td></tr>
<tr><th id="46">46</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_A20PTS" data-ref="_M/PCI_LEGSUP_A20PTS">PCI_LEGSUP_A20PTS</dfn>	__BIT(15)	/* End of A20GATE passthru status */</u></td></tr>
<tr><th id="47">47</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_USBPIRQDEN" data-ref="_M/PCI_LEGSUP_USBPIRQDEN">PCI_LEGSUP_USBPIRQDEN</dfn>	__BIT(13)	/* USB PIRQ D Enable */</u></td></tr>
<tr><th id="48">48</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_USBIRQS" data-ref="_M/PCI_LEGSUP_USBIRQS">PCI_LEGSUP_USBIRQS</dfn>	__BIT(12)	/* USB IRQ status */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_TBY64W" data-ref="_M/PCI_LEGSUP_TBY64W">PCI_LEGSUP_TBY64W</dfn>	__BIT(11)	/* Trap by 64h write status */</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_TBY64R" data-ref="_M/PCI_LEGSUP_TBY64R">PCI_LEGSUP_TBY64R</dfn>	__BIT(10)	/* Trap by 64h read status */</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_TBY60W" data-ref="_M/PCI_LEGSUP_TBY60W">PCI_LEGSUP_TBY60W</dfn>	__BIT(9)	/* Trap by 60h write status */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_TBY60R" data-ref="_M/PCI_LEGSUP_TBY60R">PCI_LEGSUP_TBY60R</dfn>	__BIT(8)	/* Trap by 60h read status */</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_SMIEPTE" data-ref="_M/PCI_LEGSUP_SMIEPTE">PCI_LEGSUP_SMIEPTE</dfn>	__BIT(7)	/* SMI at end of passthru enable */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_PSS" data-ref="_M/PCI_LEGSUP_PSS">PCI_LEGSUP_PSS</dfn>		__BIT(6)	/* Passthru status */</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_A20PTEN" data-ref="_M/PCI_LEGSUP_A20PTEN">PCI_LEGSUP_A20PTEN</dfn>	__BIT(5)	/* A20GATE passthru enable */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/PCI_LEGSUP_USBSMIEN" data-ref="_M/PCI_LEGSUP_USBSMIEN">PCI_LEGSUP_USBSMIEN</dfn>	__BIT(4)	/* Enable SMI# generation */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PCI_CBIO" data-ref="_M/PCI_CBIO">PCI_CBIO</dfn>		0x20	/* configuration base IO */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PCI_INTERFACE_UHCI" data-ref="_M/PCI_INTERFACE_UHCI">PCI_INTERFACE_UHCI</dfn>	0x00</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/*** UHCI registers ***/</i></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/UHCI_CMD" data-ref="_M/UHCI_CMD">UHCI_CMD</dfn>		0x00</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_RS" data-ref="_M/UHCI_CMD_RS">UHCI_CMD_RS</dfn>		__BIT(0)</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_HCRESET" data-ref="_M/UHCI_CMD_HCRESET">UHCI_CMD_HCRESET</dfn>	__BIT(1)</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_GRESET" data-ref="_M/UHCI_CMD_GRESET">UHCI_CMD_GRESET</dfn>	__BIT(2)</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_EGSM" data-ref="_M/UHCI_CMD_EGSM">UHCI_CMD_EGSM</dfn>		__BIT(3)</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_FGR" data-ref="_M/UHCI_CMD_FGR">UHCI_CMD_FGR</dfn>		__BIT(4)</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_SWDBG" data-ref="_M/UHCI_CMD_SWDBG">UHCI_CMD_SWDBG</dfn>		__BIT(5)</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_CF" data-ref="_M/UHCI_CMD_CF">UHCI_CMD_CF</dfn>		__BIT(6)</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/UHCI_CMD_MAXP" data-ref="_M/UHCI_CMD_MAXP">UHCI_CMD_MAXP</dfn>		__BIT(7)</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/UHCI_STS" data-ref="_M/UHCI_STS">UHCI_STS</dfn>		0x02</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_USBINT" data-ref="_M/UHCI_STS_USBINT">UHCI_STS_USBINT</dfn>	__BIT(0)</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_USBEI" data-ref="_M/UHCI_STS_USBEI">UHCI_STS_USBEI</dfn>		__BIT(1)</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_RD" data-ref="_M/UHCI_STS_RD">UHCI_STS_RD</dfn>		__BIT(2)</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_HSE" data-ref="_M/UHCI_STS_HSE">UHCI_STS_HSE</dfn>		__BIT(3)</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_HCPE" data-ref="_M/UHCI_STS_HCPE">UHCI_STS_HCPE</dfn>		__BIT(4)</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_HCH" data-ref="_M/UHCI_STS_HCH">UHCI_STS_HCH</dfn>		__BIT(5)</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/UHCI_STS_ALLINTRS" data-ref="_M/UHCI_STS_ALLINTRS">UHCI_STS_ALLINTRS</dfn>	__BITS(5,0)</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/UHCI_INTR" data-ref="_M/UHCI_INTR">UHCI_INTR</dfn>		0x04</u></td></tr>
<tr><th id="84">84</th><td><u>#define  <dfn class="macro" id="_M/UHCI_INTR_TOCRCIE" data-ref="_M/UHCI_INTR_TOCRCIE">UHCI_INTR_TOCRCIE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/UHCI_INTR_RIE" data-ref="_M/UHCI_INTR_RIE">UHCI_INTR_RIE</dfn>		__BIT(1)</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/UHCI_INTR_IOCE" data-ref="_M/UHCI_INTR_IOCE">UHCI_INTR_IOCE</dfn>		__BIT(2)</u></td></tr>
<tr><th id="87">87</th><td><u>#define  <dfn class="macro" id="_M/UHCI_INTR_SPIE" data-ref="_M/UHCI_INTR_SPIE">UHCI_INTR_SPIE</dfn>		__BIT(3)</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/UHCI_FRNUM" data-ref="_M/UHCI_FRNUM">UHCI_FRNUM</dfn>		0x06</u></td></tr>
<tr><th id="90">90</th><td><u>#define  <dfn class="macro" id="_M/UHCI_FRNUM_MASK" data-ref="_M/UHCI_FRNUM_MASK">UHCI_FRNUM_MASK</dfn>	__BITS(9,0)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/UHCI_FLBASEADDR" data-ref="_M/UHCI_FLBASEADDR">UHCI_FLBASEADDR</dfn>		0x08</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/UHCI_SOF" data-ref="_M/UHCI_SOF">UHCI_SOF</dfn>		0x0c</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/UHCI_SOF_MASK" data-ref="_M/UHCI_SOF_MASK">UHCI_SOF_MASK</dfn>		__BITS(6,0)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC1" data-ref="_M/UHCI_PORTSC1">UHCI_PORTSC1</dfn>		0x010</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC2" data-ref="_M/UHCI_PORTSC2">UHCI_PORTSC2</dfn>		0x012</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_CCS" data-ref="_M/UHCI_PORTSC_CCS">UHCI_PORTSC_CCS</dfn>		__BIT(0)</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_CSC" data-ref="_M/UHCI_PORTSC_CSC">UHCI_PORTSC_CSC</dfn>		__BIT(1)</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_PE" data-ref="_M/UHCI_PORTSC_PE">UHCI_PORTSC_PE</dfn>		__BIT(2)</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_POEDC" data-ref="_M/UHCI_PORTSC_POEDC">UHCI_PORTSC_POEDC</dfn>	__BIT(3)</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_LS_MASK" data-ref="_M/UHCI_PORTSC_LS_MASK">UHCI_PORTSC_LS_MASK</dfn>	__BITS(5,4)</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_GET_LS" data-ref="_M/UHCI_PORTSC_GET_LS">UHCI_PORTSC_GET_LS</dfn>(p)	__SHIFTOUT((p), UHCI_PORTSC_LS_MASK)</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_RD" data-ref="_M/UHCI_PORTSC_RD">UHCI_PORTSC_RD</dfn>		__BIT(6)</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_LSDA" data-ref="_M/UHCI_PORTSC_LSDA">UHCI_PORTSC_LSDA</dfn>	__BIT(8)</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_PR" data-ref="_M/UHCI_PORTSC_PR">UHCI_PORTSC_PR</dfn>		__BIT(9)</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_OCI" data-ref="_M/UHCI_PORTSC_OCI">UHCI_PORTSC_OCI</dfn>		__BIT(10)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_OCIC" data-ref="_M/UHCI_PORTSC_OCIC">UHCI_PORTSC_OCIC</dfn>	__BIT(11)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/UHCI_PORTSC_SUSP" data-ref="_M/UHCI_PORTSC_SUSP">UHCI_PORTSC_SUSP</dfn>	__BIT(12)</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/URWMASK" data-ref="_M/URWMASK">URWMASK</dfn>(x) \</u></td></tr>
<tr><th id="114">114</th><td><u>  ((x) &amp; (UHCI_PORTSC_SUSP | UHCI_PORTSC_PR | UHCI_PORTSC_RD | UHCI_PORTSC_PE))</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/UHCI_FRAMELIST_COUNT" data-ref="_M/UHCI_FRAMELIST_COUNT">UHCI_FRAMELIST_COUNT</dfn>	1024</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/UHCI_FRAMELIST_ALIGN" data-ref="_M/UHCI_FRAMELIST_ALIGN">UHCI_FRAMELIST_ALIGN</dfn>	4096</u></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ALIGN" data-ref="_M/UHCI_TD_ALIGN">UHCI_TD_ALIGN</dfn>		16</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/UHCI_QH_ALIGN" data-ref="_M/UHCI_QH_ALIGN">UHCI_QH_ALIGN</dfn>		16</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>typedef</b> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="typedef" id="uhci_physaddr_t" title='uhci_physaddr_t' data-type='uint32_t' data-ref="uhci_physaddr_t" data-ref-filename="uhci_physaddr_t">uhci_physaddr_t</dfn>;</td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/UHCI_PTR_T" data-ref="_M/UHCI_PTR_T">UHCI_PTR_T</dfn>		__BIT(0)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/UHCI_PTR_TD" data-ref="_M/UHCI_PTR_TD">UHCI_PTR_TD</dfn>		0x00000000</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/UHCI_PTR_QH" data-ref="_M/UHCI_PTR_QH">UHCI_PTR_QH</dfn>		__BIT(1)</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/UHCI_PTR_VF" data-ref="_M/UHCI_PTR_VF">UHCI_PTR_VF</dfn>		__BIT(2)</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/*</i></td></tr>
<tr><th id="129">129</th><td><i> * Wait this long after a QH has been removed.  This gives that HC a</i></td></tr>
<tr><th id="130">130</th><td><i> * chance to stop looking at it before it's recycled.</i></td></tr>
<tr><th id="131">131</th><td><i> */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/UHCI_QH_REMOVE_DELAY" data-ref="_M/UHCI_QH_REMOVE_DELAY">UHCI_QH_REMOVE_DELAY</dfn>	5</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/*</i></td></tr>
<tr><th id="135">135</th><td><i> * The Queue Heads and Transfer Descriptors are accessed</i></td></tr>
<tr><th id="136">136</th><td><i> * by both the CPU and the USB controller which run</i></td></tr>
<tr><th id="137">137</th><td><i> * concurrently.  This means that they have to be accessed</i></td></tr>
<tr><th id="138">138</th><td><i> * with great care.  As long as the data structures are</i></td></tr>
<tr><th id="139">139</th><td><i> * not linked into the controller's frame list they cannot</i></td></tr>
<tr><th id="140">140</th><td><i> * be accessed by it and anything goes.  As soon as a</i></td></tr>
<tr><th id="141">141</th><td><i> * TD is accessible by the controller it "owns" the td_status</i></td></tr>
<tr><th id="142">142</th><td><i> * field; it will not be written by the CPU.  Similarly</i></td></tr>
<tr><th id="143">143</th><td><i> * the controller "owns" the qh_elink field.</i></td></tr>
<tr><th id="144">144</th><td><i> */</i></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="147">147</th><td>	<em>volatile</em> <a class="typedef" href="#uhci_physaddr_t" title='uhci_physaddr_t' data-type='uint32_t' data-ref="uhci_physaddr_t" data-ref-filename="uhci_physaddr_t">uhci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::td_link" title='(anonymous struct)::td_link' data-ref="(anonymous)::td_link" data-ref-filename="(anonymous)..td_link">td_link</dfn>;</td></tr>
<tr><th id="148">148</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="(anonymous)::td_status" title='(anonymous struct)::td_status' data-ref="(anonymous)::td_status" data-ref-filename="(anonymous)..td_status">td_status</dfn>;</td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ACTLEN_MASK" data-ref="_M/UHCI_TD_ACTLEN_MASK">UHCI_TD_ACTLEN_MASK</dfn>	__BITS(10,0)</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_ACTLEN" data-ref="_M/UHCI_TD_GET_ACTLEN">UHCI_TD_GET_ACTLEN</dfn>(s)	\</u></td></tr>
<tr><th id="151">151</th><td><u>    ((__SHIFTOUT((s), UHCI_TD_ACTLEN_MASK) + 1) &amp; __SHIFTOUT_MASK(UHCI_TD_ACTLEN_MASK))</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ZERO_ACTLEN" data-ref="_M/UHCI_TD_ZERO_ACTLEN">UHCI_TD_ZERO_ACTLEN</dfn>(t)	((t) | 0x3ff)</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_BITSTUFF" data-ref="_M/UHCI_TD_BITSTUFF">UHCI_TD_BITSTUFF</dfn>	__BIT(17)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_CRCTO" data-ref="_M/UHCI_TD_CRCTO">UHCI_TD_CRCTO</dfn>		__BIT(18)</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_NAK" data-ref="_M/UHCI_TD_NAK">UHCI_TD_NAK</dfn>		__BIT(19)</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_BABBLE" data-ref="_M/UHCI_TD_BABBLE">UHCI_TD_BABBLE</dfn>		__BIT(20)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_DBUFFER" data-ref="_M/UHCI_TD_DBUFFER">UHCI_TD_DBUFFER</dfn>		__BIT(21)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_STALLED" data-ref="_M/UHCI_TD_STALLED">UHCI_TD_STALLED</dfn>		__BIT(22)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ACTIVE" data-ref="_M/UHCI_TD_ACTIVE">UHCI_TD_ACTIVE</dfn>		__BIT(23)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_STATUS_MASK" data-ref="_M/UHCI_TD_STATUS_MASK">UHCI_TD_STATUS_MASK</dfn>	__BITS(16,23)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_IOC" data-ref="_M/UHCI_TD_IOC">UHCI_TD_IOC</dfn>		__BIT(24)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_IOS" data-ref="_M/UHCI_TD_IOS">UHCI_TD_IOS</dfn>		__BIT(25)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_LS" data-ref="_M/UHCI_TD_LS">UHCI_TD_LS</dfn>		__BIT(26)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ERRCNT_MASK" data-ref="_M/UHCI_TD_ERRCNT_MASK">UHCI_TD_ERRCNT_MASK</dfn>	__BITS(28,27)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_ERRCNT" data-ref="_M/UHCI_TD_GET_ERRCNT">UHCI_TD_GET_ERRCNT</dfn>(s)	__SHIFTOUT((s), UHCI_TD_ERRCNT_MASK)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_ERRCNT" data-ref="_M/UHCI_TD_SET_ERRCNT">UHCI_TD_SET_ERRCNT</dfn>(n)	__SHIFTIN((n), UHCI_TD_ERRCNT_MASK)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SPD" data-ref="_M/UHCI_TD_SPD">UHCI_TD_SPD</dfn>		__BIT(29)</u></td></tr>
<tr><th id="168">168</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="(anonymous)::td_token" title='(anonymous struct)::td_token' data-ref="(anonymous)::td_token" data-ref-filename="(anonymous)..td_token">td_token</dfn>;</td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_PID_IN" data-ref="_M/UHCI_TD_PID_IN">UHCI_TD_PID_IN</dfn>		0x69</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_PID_OUT" data-ref="_M/UHCI_TD_PID_OUT">UHCI_TD_PID_OUT</dfn>		0xe1</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_PID_SETUP" data-ref="_M/UHCI_TD_PID_SETUP">UHCI_TD_PID_SETUP</dfn>	0x2d</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_PID_MASK" data-ref="_M/UHCI_TD_PID_MASK">UHCI_TD_PID_MASK</dfn>	__BITS(7,0)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_PID" data-ref="_M/UHCI_TD_SET_PID">UHCI_TD_SET_PID</dfn>(p)	__SHIFTIN((p), UHCI_TD_PID_MASK)</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_PID" data-ref="_M/UHCI_TD_GET_PID">UHCI_TD_GET_PID</dfn>(s)	__SHIFTOUT((s), UHCI_TD_PID_MASK)</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_DEVADDR_MASK" data-ref="_M/UHCI_TD_DEVADDR_MASK">UHCI_TD_DEVADDR_MASK</dfn>	__BITS(14,8)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_DEVADDR" data-ref="_M/UHCI_TD_SET_DEVADDR">UHCI_TD_SET_DEVADDR</dfn>(a)	__SHIFTIN((a), UHCI_TD_DEVADDR_MASK)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_DEVADDR" data-ref="_M/UHCI_TD_GET_DEVADDR">UHCI_TD_GET_DEVADDR</dfn>(s)	__SHIFTOUT((s), UHCI_TD_DEVADDR_MASK)</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ENDPT_MASK" data-ref="_M/UHCI_TD_ENDPT_MASK">UHCI_TD_ENDPT_MASK</dfn>	__BITS(18,15)</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_ENDPT" data-ref="_M/UHCI_TD_SET_ENDPT">UHCI_TD_SET_ENDPT</dfn>(e)	__SHIFTIN((e), UHCI_TD_ENDPT_MASK)</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_ENDPT" data-ref="_M/UHCI_TD_GET_ENDPT">UHCI_TD_GET_ENDPT</dfn>(s)	__SHIFTOUT((s), UHCI_TD_ENDPT_MASK)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_DT_MASK" data-ref="_M/UHCI_TD_DT_MASK">UHCI_TD_DT_MASK</dfn>		__BIT(19)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_DT" data-ref="_M/UHCI_TD_SET_DT">UHCI_TD_SET_DT</dfn>(t)	__SHIFTIN((t), UHCI_TD_DT_MASK)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_DT" data-ref="_M/UHCI_TD_GET_DT">UHCI_TD_GET_DT</dfn>(s)	__SHIFTOUT((s), UHCI_TD_DT_MASK)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_MAXLEN_MASK" data-ref="_M/UHCI_TD_MAXLEN_MASK">UHCI_TD_MAXLEN_MASK</dfn>	__BITS(31,21)</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SET_MAXLEN" data-ref="_M/UHCI_TD_SET_MAXLEN">UHCI_TD_SET_MAXLEN</dfn>(l)	\</u></td></tr>
<tr><th id="186">186</th><td><u>    __SHIFTIN((((l)-1) &amp; __SHIFTOUT_MASK(UHCI_TD_MAXLEN_MASK)), UHCI_TD_MAXLEN_MASK)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_GET_MAXLEN" data-ref="_M/UHCI_TD_GET_MAXLEN">UHCI_TD_GET_MAXLEN</dfn>(s)	\</u></td></tr>
<tr><th id="188">188</th><td><u>    (__SHIFTOUT((s), UHCI_TD_MAXLEN_MASK) + 1)</u></td></tr>
<tr><th id="189">189</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="(anonymous)::td_buffer" title='(anonymous struct)::td_buffer' data-ref="(anonymous)::td_buffer" data-ref-filename="(anonymous)..td_buffer">td_buffer</dfn>;</td></tr>
<tr><th id="190">190</th><td>} <dfn class="typedef" id="uhci_td_t" title='uhci_td_t' data-type='struct uhci_td_t' data-ref="uhci_td_t" data-ref-filename="uhci_td_t">uhci_td_t</dfn>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_ERROR" data-ref="_M/UHCI_TD_ERROR">UHCI_TD_ERROR</dfn> \</u></td></tr>
<tr><th id="193">193</th><td><u>    (UHCI_TD_BITSTUFF|UHCI_TD_CRCTO|UHCI_TD_BABBLE|UHCI_TD_DBUFFER|UHCI_TD_STALLED)</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_SETUP" data-ref="_M/UHCI_TD_SETUP">UHCI_TD_SETUP</dfn>(len, endp, dev) \</u></td></tr>
<tr><th id="196">196</th><td><u>    (UHCI_TD_SET_MAXLEN(len) | UHCI_TD_SET_ENDPT(endp) | \</u></td></tr>
<tr><th id="197">197</th><td><u>    UHCI_TD_SET_DEVADDR(dev) | UHCI_TD_PID_SETUP)</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_OUT" data-ref="_M/UHCI_TD_OUT">UHCI_TD_OUT</dfn>(len, endp, dev, dt) \</u></td></tr>
<tr><th id="199">199</th><td><u>    (UHCI_TD_SET_MAXLEN(len) | UHCI_TD_SET_ENDPT(endp) | \</u></td></tr>
<tr><th id="200">200</th><td><u>    UHCI_TD_SET_DEVADDR(dev) | UHCI_TD_PID_OUT | UHCI_TD_SET_DT(dt))</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/UHCI_TD_IN" data-ref="_M/UHCI_TD_IN">UHCI_TD_IN</dfn>(len, endp, dev, dt) \</u></td></tr>
<tr><th id="202">202</th><td><u>    (UHCI_TD_SET_MAXLEN(len) | UHCI_TD_SET_ENDPT(endp) | \</u></td></tr>
<tr><th id="203">203</th><td><u>    UHCI_TD_SET_DEVADDR(dev) | UHCI_TD_PID_IN | UHCI_TD_SET_DT(dt))</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><b>typedef</b> <b>struct</b> {</td></tr>
<tr><th id="206">206</th><td>	<em>volatile</em> <a class="typedef" href="#uhci_physaddr_t" title='uhci_physaddr_t' data-type='uint32_t' data-ref="uhci_physaddr_t" data-ref-filename="uhci_physaddr_t">uhci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::qh_hlink" title='(anonymous struct)::qh_hlink' data-ref="(anonymous)::qh_hlink" data-ref-filename="(anonymous)..qh_hlink">qh_hlink</dfn>;</td></tr>
<tr><th id="207">207</th><td>	<em>volatile</em> <a class="typedef" href="#uhci_physaddr_t" title='uhci_physaddr_t' data-type='uint32_t' data-ref="uhci_physaddr_t" data-ref-filename="uhci_physaddr_t">uhci_physaddr_t</a> <dfn class="decl field" id="(anonymous)::qh_elink" title='(anonymous struct)::qh_elink' data-ref="(anonymous)::qh_elink" data-ref-filename="(anonymous)..qh_elink">qh_elink</dfn>;</td></tr>
<tr><th id="208">208</th><td>} <dfn class="typedef" id="uhci_qh_t" title='uhci_qh_t' data-type='struct uhci_qh_t' data-ref="uhci_qh_t" data-ref-filename="uhci_qh_t">uhci_qh_t</dfn>;</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td><u>#<span data-ppcond="34">endif</span> /* _DEV_USB_UHCIREG_H_ */</u></td></tr>
<tr><th id="211">211</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/uhci_cardbus.c.html'>netbsd/sys/dev/cardbus/uhci_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
