

================================================================
== Vitis HLS Report for 'conv2_Pipeline_M1'
================================================================
* Date:           Sun Jan 26 20:48:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   28|   28|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- M1      |       32|       32|         7|          1|          1|    27|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_11 = alloca i32 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 10 'alloca' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_conv2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bias_conv2_load"   --->   Operation 11 'read' 'bias_conv2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_mul296_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %phi_mul296"   --->   Operation 12 'read' 'phi_mul296_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln136 = store i5 0, i5 %i_11" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 13 'store' 'store_ln136' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_138_6"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i5 %i_11" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%icmp_ln136 = icmp_eq  i5 %i, i5 27" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 16 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%add_ln136 = add i5 %i, i5 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 17 'add' 'add_ln136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %icmp_ln136, void %VITIS_LOOP_138_6.split, void %for.inc228.exitStub" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 18 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i5 %i" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 19 'zext' 'zext_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr i32 %conv_out, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 20 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%conv_out_load = load i5 %conv_out_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 21 'load' 'conv_out_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr i32 %conv_out_1, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 22 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.67ns)   --->   "%conv_out_1_load = load i5 %conv_out_1_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 23 'load' 'conv_out_1_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv_out_2_addr = getelementptr i32 %conv_out_2, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 24 'getelementptr' 'conv_out_2_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.67ns)   --->   "%conv_out_2_load = load i5 %conv_out_2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 25 'load' 'conv_out_2_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv_out_3_addr = getelementptr i32 %conv_out_3, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 26 'getelementptr' 'conv_out_3_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%conv_out_3_load = load i5 %conv_out_3_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 27 'load' 'conv_out_3_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv_out_4_addr = getelementptr i32 %conv_out_4, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 28 'getelementptr' 'conv_out_4_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%conv_out_4_load = load i5 %conv_out_4_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 29 'load' 'conv_out_4_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_out_5_addr = getelementptr i32 %conv_out_5, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 30 'getelementptr' 'conv_out_5_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%conv_out_5_load = load i5 %conv_out_5_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 31 'load' 'conv_out_5_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_out_6_addr = getelementptr i32 %conv_out_6, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 32 'getelementptr' 'conv_out_6_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.67ns)   --->   "%conv_out_6_load = load i5 %conv_out_6_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 33 'load' 'conv_out_6_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_out_7_addr = getelementptr i32 %conv_out_7, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 34 'getelementptr' 'conv_out_7_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.67ns)   --->   "%conv_out_7_load = load i5 %conv_out_7_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 35 'load' 'conv_out_7_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_out_8_addr = getelementptr i32 %conv_out_8, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 36 'getelementptr' 'conv_out_8_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.67ns)   --->   "%conv_out_8_load = load i5 %conv_out_8_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 37 'load' 'conv_out_8_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_out_9_addr = getelementptr i32 %conv_out_9, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 38 'getelementptr' 'conv_out_9_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (0.67ns)   --->   "%conv_out_9_load = load i5 %conv_out_9_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 39 'load' 'conv_out_9_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_out_10_addr = getelementptr i32 %conv_out_10, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 40 'getelementptr' 'conv_out_10_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (0.67ns)   --->   "%conv_out_10_load = load i5 %conv_out_10_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 41 'load' 'conv_out_10_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_out_11_addr = getelementptr i32 %conv_out_11, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 42 'getelementptr' 'conv_out_11_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.67ns)   --->   "%conv_out_11_load = load i5 %conv_out_11_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 43 'load' 'conv_out_11_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_out_12_addr = getelementptr i32 %conv_out_12, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 44 'getelementptr' 'conv_out_12_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (0.67ns)   --->   "%conv_out_12_load = load i5 %conv_out_12_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 45 'load' 'conv_out_12_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv_out_13_addr = getelementptr i32 %conv_out_13, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 46 'getelementptr' 'conv_out_13_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (0.67ns)   --->   "%conv_out_13_load = load i5 %conv_out_13_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 47 'load' 'conv_out_13_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv_out_14_addr = getelementptr i32 %conv_out_14, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 48 'getelementptr' 'conv_out_14_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (0.67ns)   --->   "%conv_out_14_load = load i5 %conv_out_14_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 49 'load' 'conv_out_14_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_15_addr = getelementptr i32 %conv_out_15, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 50 'getelementptr' 'conv_out_15_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.67ns)   --->   "%conv_out_15_load = load i5 %conv_out_15_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 51 'load' 'conv_out_15_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv_out_16_addr = getelementptr i32 %conv_out_16, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 52 'getelementptr' 'conv_out_16_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.67ns)   --->   "%conv_out_16_load = load i5 %conv_out_16_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 53 'load' 'conv_out_16_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_17_addr = getelementptr i32 %conv_out_17, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 54 'getelementptr' 'conv_out_17_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (0.67ns)   --->   "%conv_out_17_load = load i5 %conv_out_17_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 55 'load' 'conv_out_17_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv_out_18_addr = getelementptr i32 %conv_out_18, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 56 'getelementptr' 'conv_out_18_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (0.67ns)   --->   "%conv_out_18_load = load i5 %conv_out_18_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 57 'load' 'conv_out_18_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_out_19_addr = getelementptr i32 %conv_out_19, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 58 'getelementptr' 'conv_out_19_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.67ns)   --->   "%conv_out_19_load = load i5 %conv_out_19_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 59 'load' 'conv_out_19_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_20_addr = getelementptr i32 %conv_out_20, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 60 'getelementptr' 'conv_out_20_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.67ns)   --->   "%conv_out_20_load = load i5 %conv_out_20_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 61 'load' 'conv_out_20_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv_out_21_addr = getelementptr i32 %conv_out_21, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 62 'getelementptr' 'conv_out_21_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (0.67ns)   --->   "%conv_out_21_load = load i5 %conv_out_21_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 63 'load' 'conv_out_21_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_22_addr = getelementptr i32 %conv_out_22, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 64 'getelementptr' 'conv_out_22_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (0.67ns)   --->   "%conv_out_22_load = load i5 %conv_out_22_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 65 'load' 'conv_out_22_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv_out_23_addr = getelementptr i32 %conv_out_23, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 66 'getelementptr' 'conv_out_23_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (0.67ns)   --->   "%conv_out_23_load = load i5 %conv_out_23_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 67 'load' 'conv_out_23_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_24_addr = getelementptr i32 %conv_out_24, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 68 'getelementptr' 'conv_out_24_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.67ns)   --->   "%conv_out_24_load = load i5 %conv_out_24_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 69 'load' 'conv_out_24_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_out_25_addr = getelementptr i32 %conv_out_25, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 70 'getelementptr' 'conv_out_25_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (0.67ns)   --->   "%conv_out_25_load = load i5 %conv_out_25_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 71 'load' 'conv_out_25_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_26_addr = getelementptr i32 %conv_out_26, i64 0, i64 %zext_ln136" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 72 'getelementptr' 'conv_out_26_addr' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.67ns)   --->   "%conv_out_26_load = load i5 %conv_out_26_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 73 'load' 'conv_out_26_load' <Predicate = (!icmp_ln136)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln136 = store i5 %add_ln136, i5 %i_11" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 74 'store' 'store_ln136' <Predicate = (!icmp_ln136)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.11>
ST_2 : Operation 75 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_load = load i5 %conv_out_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 75 'load' 'conv_out_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 76 [4/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 76 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_1_load = load i5 %conv_out_1_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 77 'load' 'conv_out_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 78 [4/4] (6.43ns)   --->   "%out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 78 'fadd' 'out_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_2_load = load i5 %conv_out_2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 79 'load' 'conv_out_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 80 [4/4] (6.43ns)   --->   "%out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 80 'fadd' 'out_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_3_load = load i5 %conv_out_3_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 81 'load' 'conv_out_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 82 [4/4] (6.43ns)   --->   "%out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 82 'fadd' 'out_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_4_load = load i5 %conv_out_4_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 83 'load' 'conv_out_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 84 [4/4] (6.43ns)   --->   "%out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 84 'fadd' 'out_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_5_load = load i5 %conv_out_5_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 85 'load' 'conv_out_5_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 86 [4/4] (6.43ns)   --->   "%out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 86 'fadd' 'out_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_6_load = load i5 %conv_out_6_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 87 'load' 'conv_out_6_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 88 [4/4] (6.43ns)   --->   "%out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 88 'fadd' 'out_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_7_load = load i5 %conv_out_7_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 89 'load' 'conv_out_7_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 90 [4/4] (6.43ns)   --->   "%out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 90 'fadd' 'out_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_8_load = load i5 %conv_out_8_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 91 'load' 'conv_out_8_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 92 [4/4] (6.43ns)   --->   "%out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 92 'fadd' 'out_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_9_load = load i5 %conv_out_9_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 93 'load' 'conv_out_9_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 94 [4/4] (6.43ns)   --->   "%out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 94 'fadd' 'out_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_10_load = load i5 %conv_out_10_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 95 'load' 'conv_out_10_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 96 [4/4] (6.43ns)   --->   "%out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 96 'fadd' 'out_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_11_load = load i5 %conv_out_11_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 97 'load' 'conv_out_11_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 98 [4/4] (6.43ns)   --->   "%out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 98 'fadd' 'out_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_12_load = load i5 %conv_out_12_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 99 'load' 'conv_out_12_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 100 [4/4] (6.43ns)   --->   "%out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 100 'fadd' 'out_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_13_load = load i5 %conv_out_13_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 101 'load' 'conv_out_13_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 102 [4/4] (6.43ns)   --->   "%out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 102 'fadd' 'out_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_14_load = load i5 %conv_out_14_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 103 'load' 'conv_out_14_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 104 [4/4] (6.43ns)   --->   "%out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 104 'fadd' 'out_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_15_load = load i5 %conv_out_15_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 105 'load' 'conv_out_15_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 106 [4/4] (6.43ns)   --->   "%out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 106 'fadd' 'out_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_16_load = load i5 %conv_out_16_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 107 'load' 'conv_out_16_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 108 [4/4] (6.43ns)   --->   "%out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 108 'fadd' 'out_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_17_load = load i5 %conv_out_17_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 109 'load' 'conv_out_17_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 110 [4/4] (6.43ns)   --->   "%out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 110 'fadd' 'out_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_18_load = load i5 %conv_out_18_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 111 'load' 'conv_out_18_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 112 [4/4] (6.43ns)   --->   "%out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 112 'fadd' 'out_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_19_load = load i5 %conv_out_19_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 113 'load' 'conv_out_19_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 114 [4/4] (6.43ns)   --->   "%out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 114 'fadd' 'out_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_20_load = load i5 %conv_out_20_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 115 'load' 'conv_out_20_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 116 [4/4] (6.43ns)   --->   "%out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 116 'fadd' 'out_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_21_load = load i5 %conv_out_21_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 117 'load' 'conv_out_21_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 118 [4/4] (6.43ns)   --->   "%out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 118 'fadd' 'out_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_22_load = load i5 %conv_out_22_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 119 'load' 'conv_out_22_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 120 [4/4] (6.43ns)   --->   "%out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 120 'fadd' 'out_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_23_load = load i5 %conv_out_23_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 121 'load' 'conv_out_23_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 122 [4/4] (6.43ns)   --->   "%out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 122 'fadd' 'out_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_24_load = load i5 %conv_out_24_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 123 'load' 'conv_out_24_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 124 [4/4] (6.43ns)   --->   "%out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 124 'fadd' 'out_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_25_load = load i5 %conv_out_25_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 125 'load' 'conv_out_25_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 126 [4/4] (6.43ns)   --->   "%out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 126 'fadd' 'out_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/2] ( I:0.67ns O:0.67ns )   --->   "%conv_out_26_load = load i5 %conv_out_26_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 127 'load' 'conv_out_26_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 27> <RAM>
ST_2 : Operation 128 [4/4] (6.43ns)   --->   "%out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 128 'fadd' 'out_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 129 [3/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 129 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [3/4] (6.43ns)   --->   "%out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 130 'fadd' 'out_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [3/4] (6.43ns)   --->   "%out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 131 'fadd' 'out_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [3/4] (6.43ns)   --->   "%out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 132 'fadd' 'out_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [3/4] (6.43ns)   --->   "%out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 133 'fadd' 'out_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [3/4] (6.43ns)   --->   "%out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 134 'fadd' 'out_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [3/4] (6.43ns)   --->   "%out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 135 'fadd' 'out_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [3/4] (6.43ns)   --->   "%out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 136 'fadd' 'out_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [3/4] (6.43ns)   --->   "%out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 137 'fadd' 'out_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [3/4] (6.43ns)   --->   "%out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 138 'fadd' 'out_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [3/4] (6.43ns)   --->   "%out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 139 'fadd' 'out_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [3/4] (6.43ns)   --->   "%out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 140 'fadd' 'out_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [3/4] (6.43ns)   --->   "%out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 141 'fadd' 'out_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [3/4] (6.43ns)   --->   "%out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 142 'fadd' 'out_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [3/4] (6.43ns)   --->   "%out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 143 'fadd' 'out_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [3/4] (6.43ns)   --->   "%out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 144 'fadd' 'out_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [3/4] (6.43ns)   --->   "%out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 145 'fadd' 'out_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [3/4] (6.43ns)   --->   "%out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 146 'fadd' 'out_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [3/4] (6.43ns)   --->   "%out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 147 'fadd' 'out_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [3/4] (6.43ns)   --->   "%out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 148 'fadd' 'out_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [3/4] (6.43ns)   --->   "%out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 149 'fadd' 'out_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [3/4] (6.43ns)   --->   "%out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 150 'fadd' 'out_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [3/4] (6.43ns)   --->   "%out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 151 'fadd' 'out_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [3/4] (6.43ns)   --->   "%out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 152 'fadd' 'out_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [3/4] (6.43ns)   --->   "%out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 153 'fadd' 'out_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [3/4] (6.43ns)   --->   "%out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 154 'fadd' 'out_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [3/4] (6.43ns)   --->   "%out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 155 'fadd' 'out_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 156 [2/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 156 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [2/4] (6.43ns)   --->   "%out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 157 'fadd' 'out_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [2/4] (6.43ns)   --->   "%out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 158 'fadd' 'out_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [2/4] (6.43ns)   --->   "%out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 159 'fadd' 'out_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [2/4] (6.43ns)   --->   "%out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 160 'fadd' 'out_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [2/4] (6.43ns)   --->   "%out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 161 'fadd' 'out_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [2/4] (6.43ns)   --->   "%out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 162 'fadd' 'out_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [2/4] (6.43ns)   --->   "%out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 163 'fadd' 'out_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [2/4] (6.43ns)   --->   "%out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 164 'fadd' 'out_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [2/4] (6.43ns)   --->   "%out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 165 'fadd' 'out_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [2/4] (6.43ns)   --->   "%out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 166 'fadd' 'out_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [2/4] (6.43ns)   --->   "%out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 167 'fadd' 'out_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [2/4] (6.43ns)   --->   "%out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 168 'fadd' 'out_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [2/4] (6.43ns)   --->   "%out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 169 'fadd' 'out_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [2/4] (6.43ns)   --->   "%out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 170 'fadd' 'out_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [2/4] (6.43ns)   --->   "%out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 171 'fadd' 'out_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [2/4] (6.43ns)   --->   "%out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 172 'fadd' 'out_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [2/4] (6.43ns)   --->   "%out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 173 'fadd' 'out_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [2/4] (6.43ns)   --->   "%out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 174 'fadd' 'out_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [2/4] (6.43ns)   --->   "%out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 175 'fadd' 'out_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [2/4] (6.43ns)   --->   "%out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 176 'fadd' 'out_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [2/4] (6.43ns)   --->   "%out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 177 'fadd' 'out_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [2/4] (6.43ns)   --->   "%out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 178 'fadd' 'out_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [2/4] (6.43ns)   --->   "%out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 179 'fadd' 'out_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [2/4] (6.43ns)   --->   "%out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 180 'fadd' 'out_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [2/4] (6.43ns)   --->   "%out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 181 'fadd' 'out_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/4] (6.43ns)   --->   "%out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 182 'fadd' 'out_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 183 [1/4] (6.43ns)   --->   "%out = fadd i32 %conv_out_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 183 'fadd' 'out' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/4] (6.43ns)   --->   "%out_89 = fadd i32 %conv_out_1_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 184 'fadd' 'out_89' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/4] (6.43ns)   --->   "%out_90 = fadd i32 %conv_out_2_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 185 'fadd' 'out_90' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/4] (6.43ns)   --->   "%out_91 = fadd i32 %conv_out_3_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 186 'fadd' 'out_91' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/4] (6.43ns)   --->   "%out_92 = fadd i32 %conv_out_4_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 187 'fadd' 'out_92' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/4] (6.43ns)   --->   "%out_93 = fadd i32 %conv_out_5_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 188 'fadd' 'out_93' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/4] (6.43ns)   --->   "%out_94 = fadd i32 %conv_out_6_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 189 'fadd' 'out_94' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/4] (6.43ns)   --->   "%out_95 = fadd i32 %conv_out_7_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 190 'fadd' 'out_95' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/4] (6.43ns)   --->   "%out_96 = fadd i32 %conv_out_8_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 191 'fadd' 'out_96' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/4] (6.43ns)   --->   "%out_97 = fadd i32 %conv_out_9_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 192 'fadd' 'out_97' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/4] (6.43ns)   --->   "%out_98 = fadd i32 %conv_out_10_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 193 'fadd' 'out_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/4] (6.43ns)   --->   "%out_99 = fadd i32 %conv_out_11_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 194 'fadd' 'out_99' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/4] (6.43ns)   --->   "%out_100 = fadd i32 %conv_out_12_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 195 'fadd' 'out_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/4] (6.43ns)   --->   "%out_101 = fadd i32 %conv_out_13_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 196 'fadd' 'out_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/4] (6.43ns)   --->   "%out_102 = fadd i32 %conv_out_14_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 197 'fadd' 'out_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/4] (6.43ns)   --->   "%out_103 = fadd i32 %conv_out_15_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 198 'fadd' 'out_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/4] (6.43ns)   --->   "%out_104 = fadd i32 %conv_out_16_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 199 'fadd' 'out_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/4] (6.43ns)   --->   "%out_105 = fadd i32 %conv_out_17_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 200 'fadd' 'out_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/4] (6.43ns)   --->   "%out_106 = fadd i32 %conv_out_18_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 201 'fadd' 'out_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/4] (6.43ns)   --->   "%out_107 = fadd i32 %conv_out_19_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 202 'fadd' 'out_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/4] (6.43ns)   --->   "%out_108 = fadd i32 %conv_out_20_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 203 'fadd' 'out_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/4] (6.43ns)   --->   "%out_109 = fadd i32 %conv_out_21_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 204 'fadd' 'out_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/4] (6.43ns)   --->   "%out_110 = fadd i32 %conv_out_22_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 205 'fadd' 'out_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/4] (6.43ns)   --->   "%out_111 = fadd i32 %conv_out_23_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 206 'fadd' 'out_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/4] (6.43ns)   --->   "%out_112 = fadd i32 %conv_out_24_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 207 'fadd' 'out_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/4] (6.43ns)   --->   "%out_113 = fadd i32 %conv_out_25_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 208 'fadd' 'out_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/4] (6.43ns)   --->   "%out_114 = fadd i32 %conv_out_26_load, i32 %bias_conv2_load_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 209 'fadd' 'out_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 210 [2/2] (2.78ns)   --->   "%tmp_247 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 210 'fcmp' 'tmp_247' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [2/2] (2.78ns)   --->   "%tmp_249 = fcmp_ogt  i32 %out_89, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 211 'fcmp' 'tmp_249' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [2/2] (2.78ns)   --->   "%tmp_251 = fcmp_ogt  i32 %out_90, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 212 'fcmp' 'tmp_251' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [2/2] (2.78ns)   --->   "%tmp_253 = fcmp_ogt  i32 %out_91, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 213 'fcmp' 'tmp_253' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [2/2] (2.78ns)   --->   "%tmp_255 = fcmp_ogt  i32 %out_92, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 214 'fcmp' 'tmp_255' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [2/2] (2.78ns)   --->   "%tmp_257 = fcmp_ogt  i32 %out_93, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 215 'fcmp' 'tmp_257' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [2/2] (2.78ns)   --->   "%tmp_259 = fcmp_ogt  i32 %out_94, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 216 'fcmp' 'tmp_259' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [2/2] (2.78ns)   --->   "%tmp_261 = fcmp_ogt  i32 %out_95, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 217 'fcmp' 'tmp_261' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 218 [2/2] (2.78ns)   --->   "%tmp_263 = fcmp_ogt  i32 %out_96, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 218 'fcmp' 'tmp_263' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 219 [2/2] (2.78ns)   --->   "%tmp_265 = fcmp_ogt  i32 %out_97, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 219 'fcmp' 'tmp_265' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [2/2] (2.78ns)   --->   "%tmp_267 = fcmp_ogt  i32 %out_98, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 220 'fcmp' 'tmp_267' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [2/2] (2.78ns)   --->   "%tmp_269 = fcmp_ogt  i32 %out_99, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 221 'fcmp' 'tmp_269' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 222 [2/2] (2.78ns)   --->   "%tmp_271 = fcmp_ogt  i32 %out_100, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 222 'fcmp' 'tmp_271' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [2/2] (2.78ns)   --->   "%tmp_273 = fcmp_ogt  i32 %out_101, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 223 'fcmp' 'tmp_273' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [2/2] (2.78ns)   --->   "%tmp_275 = fcmp_ogt  i32 %out_102, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 224 'fcmp' 'tmp_275' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 225 [2/2] (2.78ns)   --->   "%tmp_277 = fcmp_ogt  i32 %out_103, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 225 'fcmp' 'tmp_277' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [2/2] (2.78ns)   --->   "%tmp_279 = fcmp_ogt  i32 %out_104, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 226 'fcmp' 'tmp_279' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [2/2] (2.78ns)   --->   "%tmp_281 = fcmp_ogt  i32 %out_105, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 227 'fcmp' 'tmp_281' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [2/2] (2.78ns)   --->   "%tmp_283 = fcmp_ogt  i32 %out_106, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 228 'fcmp' 'tmp_283' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [2/2] (2.78ns)   --->   "%tmp_285 = fcmp_ogt  i32 %out_107, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 229 'fcmp' 'tmp_285' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 230 [2/2] (2.78ns)   --->   "%tmp_287 = fcmp_ogt  i32 %out_108, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 230 'fcmp' 'tmp_287' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 231 [2/2] (2.78ns)   --->   "%tmp_289 = fcmp_ogt  i32 %out_109, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 231 'fcmp' 'tmp_289' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [2/2] (2.78ns)   --->   "%tmp_291 = fcmp_ogt  i32 %out_110, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 232 'fcmp' 'tmp_291' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [2/2] (2.78ns)   --->   "%tmp_293 = fcmp_ogt  i32 %out_111, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 233 'fcmp' 'tmp_293' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 234 [2/2] (2.78ns)   --->   "%tmp_295 = fcmp_ogt  i32 %out_112, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 234 'fcmp' 'tmp_295' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [2/2] (2.78ns)   --->   "%tmp_297 = fcmp_ogt  i32 %out_113, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 235 'fcmp' 'tmp_297' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 236 [2/2] (2.78ns)   --->   "%tmp_299 = fcmp_ogt  i32 %out_114, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 236 'fcmp' 'tmp_299' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 541 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 541 'ret' 'ret_ln0' <Predicate = (icmp_ln136)> <Delay = 0.42>

State 7 <SV = 6> <Delay = 4.46>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i5 %i" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 237 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln137 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:137]   --->   Operation 238 'specpipeline' 'specpipeline_ln137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln136 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 240 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.80ns)   --->   "%add_ln140 = add i12 %zext_ln136_1, i12 %phi_mul296_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 241 'add' 'add_ln140' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i12 %add_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140]   --->   Operation 242 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %out" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 243 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 244 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %bitcast_ln143" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 245 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.76ns)   --->   "%icmp_ln143 = icmp_ne  i8 %tmp_s, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 246 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.92ns)   --->   "%icmp_ln143_26 = icmp_eq  i23 %trunc_ln143, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 247 'icmp' 'icmp_ln143_26' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln143)   --->   "%or_ln143 = or i1 %icmp_ln143_26, i1 %icmp_ln143" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 248 'or' 'or_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/2] (2.78ns)   --->   "%tmp_247 = fcmp_ogt  i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 249 'fcmp' 'tmp_247' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln143)   --->   "%and_ln143 = and i1 %or_ln143, i1 %tmp_247" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 250 'and' 'and_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns)   --->   "%out_img_0_addr = getelementptr i32 %out_img_0, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 251 'getelementptr' 'out_img_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 252 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143 = select i1 %and_ln143, i32 %out, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 252 'select' 'select_ln143' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln143_13 = bitcast i32 %out_89" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 253 'bitcast' 'bitcast_ln143_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_248 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_13, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 254 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln143_13 = trunc i32 %bitcast_ln143_13" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 255 'trunc' 'trunc_ln143_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.76ns)   --->   "%icmp_ln143_27 = icmp_ne  i8 %tmp_248, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 256 'icmp' 'icmp_ln143_27' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.92ns)   --->   "%icmp_ln143_28 = icmp_eq  i23 %trunc_ln143_13, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 257 'icmp' 'icmp_ln143_28' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_13)   --->   "%or_ln143_13 = or i1 %icmp_ln143_28, i1 %icmp_ln143_27" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 258 'or' 'or_ln143_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/2] (2.78ns)   --->   "%tmp_249 = fcmp_ogt  i32 %out_89, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 259 'fcmp' 'tmp_249' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_13)   --->   "%and_ln143_13 = and i1 %or_ln143_13, i1 %tmp_249" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 260 'and' 'and_ln143_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 261 [1/1] (0.00ns)   --->   "%out_img_1_addr = getelementptr i32 %out_img_1, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 261 'getelementptr' 'out_img_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 262 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_13 = select i1 %and_ln143_13, i32 %out_89, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 262 'select' 'select_ln143_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln143_14 = bitcast i32 %out_90" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 263 'bitcast' 'bitcast_ln143_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_250 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_14, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 264 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln143_14 = trunc i32 %bitcast_ln143_14" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 265 'trunc' 'trunc_ln143_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 266 [1/1] (0.76ns)   --->   "%icmp_ln143_29 = icmp_ne  i8 %tmp_250, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 266 'icmp' 'icmp_ln143_29' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.92ns)   --->   "%icmp_ln143_30 = icmp_eq  i23 %trunc_ln143_14, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 267 'icmp' 'icmp_ln143_30' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_14)   --->   "%or_ln143_14 = or i1 %icmp_ln143_30, i1 %icmp_ln143_29" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 268 'or' 'or_ln143_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/2] (2.78ns)   --->   "%tmp_251 = fcmp_ogt  i32 %out_90, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 269 'fcmp' 'tmp_251' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_14)   --->   "%and_ln143_14 = and i1 %or_ln143_14, i1 %tmp_251" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 270 'and' 'and_ln143_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 271 [1/1] (0.00ns)   --->   "%out_img_2_addr = getelementptr i32 %out_img_2, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 271 'getelementptr' 'out_img_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 272 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_14 = select i1 %and_ln143_14, i32 %out_90, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 272 'select' 'select_ln143_14' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln143_15 = bitcast i32 %out_91" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 273 'bitcast' 'bitcast_ln143_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_252 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_15, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 274 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln143_15 = trunc i32 %bitcast_ln143_15" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 275 'trunc' 'trunc_ln143_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 276 [1/1] (0.76ns)   --->   "%icmp_ln143_31 = icmp_ne  i8 %tmp_252, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 276 'icmp' 'icmp_ln143_31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 277 [1/1] (0.92ns)   --->   "%icmp_ln143_32 = icmp_eq  i23 %trunc_ln143_15, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 277 'icmp' 'icmp_ln143_32' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_15)   --->   "%or_ln143_15 = or i1 %icmp_ln143_32, i1 %icmp_ln143_31" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 278 'or' 'or_ln143_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 279 [1/2] (2.78ns)   --->   "%tmp_253 = fcmp_ogt  i32 %out_91, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 279 'fcmp' 'tmp_253' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_15)   --->   "%and_ln143_15 = and i1 %or_ln143_15, i1 %tmp_253" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 280 'and' 'and_ln143_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 281 [1/1] (0.00ns)   --->   "%out_img_3_addr = getelementptr i32 %out_img_3, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 281 'getelementptr' 'out_img_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 282 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_15 = select i1 %and_ln143_15, i32 %out_91, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 282 'select' 'select_ln143_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln143_16 = bitcast i32 %out_92" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 283 'bitcast' 'bitcast_ln143_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_16, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 284 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln143_16 = trunc i32 %bitcast_ln143_16" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 285 'trunc' 'trunc_ln143_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 286 [1/1] (0.76ns)   --->   "%icmp_ln143_33 = icmp_ne  i8 %tmp_254, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 286 'icmp' 'icmp_ln143_33' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 287 [1/1] (0.92ns)   --->   "%icmp_ln143_34 = icmp_eq  i23 %trunc_ln143_16, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 287 'icmp' 'icmp_ln143_34' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_16)   --->   "%or_ln143_16 = or i1 %icmp_ln143_34, i1 %icmp_ln143_33" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 288 'or' 'or_ln143_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 289 [1/2] (2.78ns)   --->   "%tmp_255 = fcmp_ogt  i32 %out_92, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 289 'fcmp' 'tmp_255' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_16)   --->   "%and_ln143_16 = and i1 %or_ln143_16, i1 %tmp_255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 290 'and' 'and_ln143_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%out_img_4_addr = getelementptr i32 %out_img_4, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 291 'getelementptr' 'out_img_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_16 = select i1 %and_ln143_16, i32 %out_92, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 292 'select' 'select_ln143_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln143_17 = bitcast i32 %out_93" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 293 'bitcast' 'bitcast_ln143_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_256 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_17, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 294 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln143_17 = trunc i32 %bitcast_ln143_17" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 295 'trunc' 'trunc_ln143_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.76ns)   --->   "%icmp_ln143_35 = icmp_ne  i8 %tmp_256, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 296 'icmp' 'icmp_ln143_35' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 297 [1/1] (0.92ns)   --->   "%icmp_ln143_36 = icmp_eq  i23 %trunc_ln143_17, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 297 'icmp' 'icmp_ln143_36' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_17)   --->   "%or_ln143_17 = or i1 %icmp_ln143_36, i1 %icmp_ln143_35" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 298 'or' 'or_ln143_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 299 [1/2] (2.78ns)   --->   "%tmp_257 = fcmp_ogt  i32 %out_93, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 299 'fcmp' 'tmp_257' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_17)   --->   "%and_ln143_17 = and i1 %or_ln143_17, i1 %tmp_257" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 300 'and' 'and_ln143_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%out_img_5_addr = getelementptr i32 %out_img_5, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 301 'getelementptr' 'out_img_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_17 = select i1 %and_ln143_17, i32 %out_93, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 302 'select' 'select_ln143_17' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln143_18 = bitcast i32 %out_94" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 303 'bitcast' 'bitcast_ln143_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_258 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_18, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 304 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln143_18 = trunc i32 %bitcast_ln143_18" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 305 'trunc' 'trunc_ln143_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.76ns)   --->   "%icmp_ln143_37 = icmp_ne  i8 %tmp_258, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 306 'icmp' 'icmp_ln143_37' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.92ns)   --->   "%icmp_ln143_38 = icmp_eq  i23 %trunc_ln143_18, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 307 'icmp' 'icmp_ln143_38' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_18)   --->   "%or_ln143_18 = or i1 %icmp_ln143_38, i1 %icmp_ln143_37" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 308 'or' 'or_ln143_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 309 [1/2] (2.78ns)   --->   "%tmp_259 = fcmp_ogt  i32 %out_94, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 309 'fcmp' 'tmp_259' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_18)   --->   "%and_ln143_18 = and i1 %or_ln143_18, i1 %tmp_259" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 310 'and' 'and_ln143_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%out_img_6_addr = getelementptr i32 %out_img_6, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 311 'getelementptr' 'out_img_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_18 = select i1 %and_ln143_18, i32 %out_94, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 312 'select' 'select_ln143_18' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln143_19 = bitcast i32 %out_95" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 313 'bitcast' 'bitcast_ln143_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_19, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 314 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln143_19 = trunc i32 %bitcast_ln143_19" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 315 'trunc' 'trunc_ln143_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 316 [1/1] (0.76ns)   --->   "%icmp_ln143_39 = icmp_ne  i8 %tmp_260, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 316 'icmp' 'icmp_ln143_39' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 317 [1/1] (0.92ns)   --->   "%icmp_ln143_40 = icmp_eq  i23 %trunc_ln143_19, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 317 'icmp' 'icmp_ln143_40' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_19)   --->   "%or_ln143_19 = or i1 %icmp_ln143_40, i1 %icmp_ln143_39" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 318 'or' 'or_ln143_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/2] (2.78ns)   --->   "%tmp_261 = fcmp_ogt  i32 %out_95, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 319 'fcmp' 'tmp_261' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_19)   --->   "%and_ln143_19 = and i1 %or_ln143_19, i1 %tmp_261" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 320 'and' 'and_ln143_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%out_img_7_addr = getelementptr i32 %out_img_7, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 321 'getelementptr' 'out_img_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_19 = select i1 %and_ln143_19, i32 %out_95, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 322 'select' 'select_ln143_19' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln143_20 = bitcast i32 %out_96" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 323 'bitcast' 'bitcast_ln143_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_20, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 324 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln143_20 = trunc i32 %bitcast_ln143_20" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 325 'trunc' 'trunc_ln143_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.76ns)   --->   "%icmp_ln143_41 = icmp_ne  i8 %tmp_262, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 326 'icmp' 'icmp_ln143_41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.92ns)   --->   "%icmp_ln143_42 = icmp_eq  i23 %trunc_ln143_20, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 327 'icmp' 'icmp_ln143_42' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_20)   --->   "%or_ln143_20 = or i1 %icmp_ln143_42, i1 %icmp_ln143_41" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 328 'or' 'or_ln143_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 329 [1/2] (2.78ns)   --->   "%tmp_263 = fcmp_ogt  i32 %out_96, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 329 'fcmp' 'tmp_263' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_20)   --->   "%and_ln143_20 = and i1 %or_ln143_20, i1 %tmp_263" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 330 'and' 'and_ln143_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%out_img_8_addr = getelementptr i32 %out_img_8, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 331 'getelementptr' 'out_img_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_20 = select i1 %and_ln143_20, i32 %out_96, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 332 'select' 'select_ln143_20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%bitcast_ln143_21 = bitcast i32 %out_97" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 333 'bitcast' 'bitcast_ln143_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_264 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_21, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 334 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln143_21 = trunc i32 %bitcast_ln143_21" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 335 'trunc' 'trunc_ln143_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 336 [1/1] (0.76ns)   --->   "%icmp_ln143_43 = icmp_ne  i8 %tmp_264, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 336 'icmp' 'icmp_ln143_43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.92ns)   --->   "%icmp_ln143_44 = icmp_eq  i23 %trunc_ln143_21, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 337 'icmp' 'icmp_ln143_44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_21)   --->   "%or_ln143_21 = or i1 %icmp_ln143_44, i1 %icmp_ln143_43" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 338 'or' 'or_ln143_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/2] (2.78ns)   --->   "%tmp_265 = fcmp_ogt  i32 %out_97, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 339 'fcmp' 'tmp_265' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_21)   --->   "%and_ln143_21 = and i1 %or_ln143_21, i1 %tmp_265" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 340 'and' 'and_ln143_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%out_img_9_addr = getelementptr i32 %out_img_9, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 341 'getelementptr' 'out_img_9_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_21 = select i1 %and_ln143_21, i32 %out_97, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 342 'select' 'select_ln143_21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln143_22 = bitcast i32 %out_98" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 343 'bitcast' 'bitcast_ln143_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_266 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_22, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 344 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln143_22 = trunc i32 %bitcast_ln143_22" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 345 'trunc' 'trunc_ln143_22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (0.76ns)   --->   "%icmp_ln143_45 = icmp_ne  i8 %tmp_266, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 346 'icmp' 'icmp_ln143_45' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.92ns)   --->   "%icmp_ln143_46 = icmp_eq  i23 %trunc_ln143_22, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 347 'icmp' 'icmp_ln143_46' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_22)   --->   "%or_ln143_22 = or i1 %icmp_ln143_46, i1 %icmp_ln143_45" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 348 'or' 'or_ln143_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (2.78ns)   --->   "%tmp_267 = fcmp_ogt  i32 %out_98, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 349 'fcmp' 'tmp_267' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_22)   --->   "%and_ln143_22 = and i1 %or_ln143_22, i1 %tmp_267" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 350 'and' 'and_ln143_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%out_img_10_addr = getelementptr i32 %out_img_10, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 351 'getelementptr' 'out_img_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_22 = select i1 %and_ln143_22, i32 %out_98, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 352 'select' 'select_ln143_22' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln143_23 = bitcast i32 %out_99" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 353 'bitcast' 'bitcast_ln143_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_268 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_23, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 354 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln143_23 = trunc i32 %bitcast_ln143_23" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 355 'trunc' 'trunc_ln143_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.76ns)   --->   "%icmp_ln143_47 = icmp_ne  i8 %tmp_268, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 356 'icmp' 'icmp_ln143_47' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.92ns)   --->   "%icmp_ln143_48 = icmp_eq  i23 %trunc_ln143_23, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 357 'icmp' 'icmp_ln143_48' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_23)   --->   "%or_ln143_23 = or i1 %icmp_ln143_48, i1 %icmp_ln143_47" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 358 'or' 'or_ln143_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 359 [1/2] (2.78ns)   --->   "%tmp_269 = fcmp_ogt  i32 %out_99, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 359 'fcmp' 'tmp_269' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_23)   --->   "%and_ln143_23 = and i1 %or_ln143_23, i1 %tmp_269" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 360 'and' 'and_ln143_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns)   --->   "%out_img_11_addr = getelementptr i32 %out_img_11, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 361 'getelementptr' 'out_img_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_23 = select i1 %and_ln143_23, i32 %out_99, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 362 'select' 'select_ln143_23' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%bitcast_ln143_24 = bitcast i32 %out_100" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 363 'bitcast' 'bitcast_ln143_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_24, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 364 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln143_24 = trunc i32 %bitcast_ln143_24" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 365 'trunc' 'trunc_ln143_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 366 [1/1] (0.76ns)   --->   "%icmp_ln143_49 = icmp_ne  i8 %tmp_270, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 366 'icmp' 'icmp_ln143_49' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 367 [1/1] (0.92ns)   --->   "%icmp_ln143_50 = icmp_eq  i23 %trunc_ln143_24, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 367 'icmp' 'icmp_ln143_50' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_24)   --->   "%or_ln143_24 = or i1 %icmp_ln143_50, i1 %icmp_ln143_49" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 368 'or' 'or_ln143_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (2.78ns)   --->   "%tmp_271 = fcmp_ogt  i32 %out_100, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 369 'fcmp' 'tmp_271' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_24)   --->   "%and_ln143_24 = and i1 %or_ln143_24, i1 %tmp_271" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 370 'and' 'and_ln143_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 371 [1/1] (0.00ns)   --->   "%out_img_12_addr = getelementptr i32 %out_img_12, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 371 'getelementptr' 'out_img_12_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 372 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_24 = select i1 %and_ln143_24, i32 %out_100, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 372 'select' 'select_ln143_24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln143_25 = bitcast i32 %out_101" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 373 'bitcast' 'bitcast_ln143_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_272 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_25, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 374 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln143_25 = trunc i32 %bitcast_ln143_25" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 375 'trunc' 'trunc_ln143_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.76ns)   --->   "%icmp_ln143_51 = icmp_ne  i8 %tmp_272, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 376 'icmp' 'icmp_ln143_51' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 377 [1/1] (0.92ns)   --->   "%icmp_ln143_52 = icmp_eq  i23 %trunc_ln143_25, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 377 'icmp' 'icmp_ln143_52' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_25)   --->   "%or_ln143_25 = or i1 %icmp_ln143_52, i1 %icmp_ln143_51" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 378 'or' 'or_ln143_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [1/2] (2.78ns)   --->   "%tmp_273 = fcmp_ogt  i32 %out_101, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 379 'fcmp' 'tmp_273' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_25)   --->   "%and_ln143_25 = and i1 %or_ln143_25, i1 %tmp_273" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 380 'and' 'and_ln143_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%out_img_13_addr = getelementptr i32 %out_img_13, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 381 'getelementptr' 'out_img_13_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_25 = select i1 %and_ln143_25, i32 %out_101, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 382 'select' 'select_ln143_25' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln143_26 = bitcast i32 %out_102" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 383 'bitcast' 'bitcast_ln143_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_26, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 384 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln143_26 = trunc i32 %bitcast_ln143_26" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 385 'trunc' 'trunc_ln143_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 386 [1/1] (0.76ns)   --->   "%icmp_ln143_53 = icmp_ne  i8 %tmp_274, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 386 'icmp' 'icmp_ln143_53' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 387 [1/1] (0.92ns)   --->   "%icmp_ln143_54 = icmp_eq  i23 %trunc_ln143_26, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 387 'icmp' 'icmp_ln143_54' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_26)   --->   "%or_ln143_26 = or i1 %icmp_ln143_54, i1 %icmp_ln143_53" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 388 'or' 'or_ln143_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/2] (2.78ns)   --->   "%tmp_275 = fcmp_ogt  i32 %out_102, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 389 'fcmp' 'tmp_275' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_26)   --->   "%and_ln143_26 = and i1 %or_ln143_26, i1 %tmp_275" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 390 'and' 'and_ln143_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%out_img_14_addr = getelementptr i32 %out_img_14, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 391 'getelementptr' 'out_img_14_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_26 = select i1 %and_ln143_26, i32 %out_102, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 392 'select' 'select_ln143_26' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.00ns)   --->   "%bitcast_ln143_27 = bitcast i32 %out_103" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 393 'bitcast' 'bitcast_ln143_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_276 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_27, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 394 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 395 [1/1] (0.00ns)   --->   "%trunc_ln143_27 = trunc i32 %bitcast_ln143_27" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 395 'trunc' 'trunc_ln143_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 396 [1/1] (0.76ns)   --->   "%icmp_ln143_55 = icmp_ne  i8 %tmp_276, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 396 'icmp' 'icmp_ln143_55' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.92ns)   --->   "%icmp_ln143_56 = icmp_eq  i23 %trunc_ln143_27, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 397 'icmp' 'icmp_ln143_56' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_27)   --->   "%or_ln143_27 = or i1 %icmp_ln143_56, i1 %icmp_ln143_55" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 398 'or' 'or_ln143_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 399 [1/2] (2.78ns)   --->   "%tmp_277 = fcmp_ogt  i32 %out_103, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 399 'fcmp' 'tmp_277' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_27)   --->   "%and_ln143_27 = and i1 %or_ln143_27, i1 %tmp_277" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 400 'and' 'and_ln143_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%out_img_15_addr = getelementptr i32 %out_img_15, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 401 'getelementptr' 'out_img_15_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_27 = select i1 %and_ln143_27, i32 %out_103, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 402 'select' 'select_ln143_27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%bitcast_ln143_28 = bitcast i32 %out_104" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 403 'bitcast' 'bitcast_ln143_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_28, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 404 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln143_28 = trunc i32 %bitcast_ln143_28" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 405 'trunc' 'trunc_ln143_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 406 [1/1] (0.76ns)   --->   "%icmp_ln143_57 = icmp_ne  i8 %tmp_278, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 406 'icmp' 'icmp_ln143_57' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.92ns)   --->   "%icmp_ln143_58 = icmp_eq  i23 %trunc_ln143_28, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 407 'icmp' 'icmp_ln143_58' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_28)   --->   "%or_ln143_28 = or i1 %icmp_ln143_58, i1 %icmp_ln143_57" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 408 'or' 'or_ln143_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 409 [1/2] (2.78ns)   --->   "%tmp_279 = fcmp_ogt  i32 %out_104, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 409 'fcmp' 'tmp_279' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_28)   --->   "%and_ln143_28 = and i1 %or_ln143_28, i1 %tmp_279" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 410 'and' 'and_ln143_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%out_img_16_addr = getelementptr i32 %out_img_16, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 411 'getelementptr' 'out_img_16_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_28 = select i1 %and_ln143_28, i32 %out_104, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 412 'select' 'select_ln143_28' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln143_29 = bitcast i32 %out_105" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 413 'bitcast' 'bitcast_ln143_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_280 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_29, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 414 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln143_29 = trunc i32 %bitcast_ln143_29" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 415 'trunc' 'trunc_ln143_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.76ns)   --->   "%icmp_ln143_59 = icmp_ne  i8 %tmp_280, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 416 'icmp' 'icmp_ln143_59' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.92ns)   --->   "%icmp_ln143_60 = icmp_eq  i23 %trunc_ln143_29, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 417 'icmp' 'icmp_ln143_60' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_29)   --->   "%or_ln143_29 = or i1 %icmp_ln143_60, i1 %icmp_ln143_59" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 418 'or' 'or_ln143_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 419 [1/2] (2.78ns)   --->   "%tmp_281 = fcmp_ogt  i32 %out_105, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 419 'fcmp' 'tmp_281' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_29)   --->   "%and_ln143_29 = and i1 %or_ln143_29, i1 %tmp_281" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 420 'and' 'and_ln143_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%out_img_17_addr = getelementptr i32 %out_img_17, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 421 'getelementptr' 'out_img_17_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_29 = select i1 %and_ln143_29, i32 %out_105, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 422 'select' 'select_ln143_29' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln143_30 = bitcast i32 %out_106" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 423 'bitcast' 'bitcast_ln143_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_282 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_30, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 424 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln143_30 = trunc i32 %bitcast_ln143_30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 425 'trunc' 'trunc_ln143_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.76ns)   --->   "%icmp_ln143_61 = icmp_ne  i8 %tmp_282, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 426 'icmp' 'icmp_ln143_61' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [1/1] (0.92ns)   --->   "%icmp_ln143_62 = icmp_eq  i23 %trunc_ln143_30, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 427 'icmp' 'icmp_ln143_62' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_30)   --->   "%or_ln143_30 = or i1 %icmp_ln143_62, i1 %icmp_ln143_61" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 428 'or' 'or_ln143_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 429 [1/2] (2.78ns)   --->   "%tmp_283 = fcmp_ogt  i32 %out_106, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 429 'fcmp' 'tmp_283' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_30)   --->   "%and_ln143_30 = and i1 %or_ln143_30, i1 %tmp_283" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 430 'and' 'and_ln143_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 431 [1/1] (0.00ns)   --->   "%out_img_18_addr = getelementptr i32 %out_img_18, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 431 'getelementptr' 'out_img_18_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 432 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_30 = select i1 %and_ln143_30, i32 %out_106, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 432 'select' 'select_ln143_30' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln143_31 = bitcast i32 %out_107" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 433 'bitcast' 'bitcast_ln143_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_284 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_31, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 434 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln143_31 = trunc i32 %bitcast_ln143_31" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 435 'trunc' 'trunc_ln143_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 436 [1/1] (0.76ns)   --->   "%icmp_ln143_63 = icmp_ne  i8 %tmp_284, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 436 'icmp' 'icmp_ln143_63' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 437 [1/1] (0.92ns)   --->   "%icmp_ln143_64 = icmp_eq  i23 %trunc_ln143_31, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 437 'icmp' 'icmp_ln143_64' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_31)   --->   "%or_ln143_31 = or i1 %icmp_ln143_64, i1 %icmp_ln143_63" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 438 'or' 'or_ln143_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 439 [1/2] (2.78ns)   --->   "%tmp_285 = fcmp_ogt  i32 %out_107, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 439 'fcmp' 'tmp_285' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_31)   --->   "%and_ln143_31 = and i1 %or_ln143_31, i1 %tmp_285" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 440 'and' 'and_ln143_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%out_img_19_addr = getelementptr i32 %out_img_19, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 441 'getelementptr' 'out_img_19_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_31 = select i1 %and_ln143_31, i32 %out_107, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 442 'select' 'select_ln143_31' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln143_32 = bitcast i32 %out_108" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 443 'bitcast' 'bitcast_ln143_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_32, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 444 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln143_32 = trunc i32 %bitcast_ln143_32" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 445 'trunc' 'trunc_ln143_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 446 [1/1] (0.76ns)   --->   "%icmp_ln143_65 = icmp_ne  i8 %tmp_286, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 446 'icmp' 'icmp_ln143_65' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 447 [1/1] (0.92ns)   --->   "%icmp_ln143_66 = icmp_eq  i23 %trunc_ln143_32, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 447 'icmp' 'icmp_ln143_66' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_32)   --->   "%or_ln143_32 = or i1 %icmp_ln143_66, i1 %icmp_ln143_65" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 448 'or' 'or_ln143_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/2] (2.78ns)   --->   "%tmp_287 = fcmp_ogt  i32 %out_108, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 449 'fcmp' 'tmp_287' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_32)   --->   "%and_ln143_32 = and i1 %or_ln143_32, i1 %tmp_287" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 450 'and' 'and_ln143_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%out_img_20_addr = getelementptr i32 %out_img_20, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 451 'getelementptr' 'out_img_20_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_32 = select i1 %and_ln143_32, i32 %out_108, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 452 'select' 'select_ln143_32' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 453 [1/1] (0.00ns)   --->   "%bitcast_ln143_33 = bitcast i32 %out_109" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 453 'bitcast' 'bitcast_ln143_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_33, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 454 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln143_33 = trunc i32 %bitcast_ln143_33" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 455 'trunc' 'trunc_ln143_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (0.76ns)   --->   "%icmp_ln143_67 = icmp_ne  i8 %tmp_288, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 456 'icmp' 'icmp_ln143_67' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 457 [1/1] (0.92ns)   --->   "%icmp_ln143_68 = icmp_eq  i23 %trunc_ln143_33, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 457 'icmp' 'icmp_ln143_68' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_33)   --->   "%or_ln143_33 = or i1 %icmp_ln143_68, i1 %icmp_ln143_67" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 458 'or' 'or_ln143_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 459 [1/2] (2.78ns)   --->   "%tmp_289 = fcmp_ogt  i32 %out_109, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 459 'fcmp' 'tmp_289' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_33)   --->   "%and_ln143_33 = and i1 %or_ln143_33, i1 %tmp_289" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 460 'and' 'and_ln143_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%out_img_21_addr = getelementptr i32 %out_img_21, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 461 'getelementptr' 'out_img_21_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_33 = select i1 %and_ln143_33, i32 %out_109, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 462 'select' 'select_ln143_33' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%bitcast_ln143_34 = bitcast i32 %out_110" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 463 'bitcast' 'bitcast_ln143_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_290 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_34, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 464 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln143_34 = trunc i32 %bitcast_ln143_34" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 465 'trunc' 'trunc_ln143_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 466 [1/1] (0.76ns)   --->   "%icmp_ln143_69 = icmp_ne  i8 %tmp_290, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 466 'icmp' 'icmp_ln143_69' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (0.92ns)   --->   "%icmp_ln143_70 = icmp_eq  i23 %trunc_ln143_34, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 467 'icmp' 'icmp_ln143_70' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_34)   --->   "%or_ln143_34 = or i1 %icmp_ln143_70, i1 %icmp_ln143_69" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 468 'or' 'or_ln143_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 469 [1/2] (2.78ns)   --->   "%tmp_291 = fcmp_ogt  i32 %out_110, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 469 'fcmp' 'tmp_291' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_34)   --->   "%and_ln143_34 = and i1 %or_ln143_34, i1 %tmp_291" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 470 'and' 'and_ln143_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns)   --->   "%out_img_22_addr = getelementptr i32 %out_img_22, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 471 'getelementptr' 'out_img_22_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 472 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_34 = select i1 %and_ln143_34, i32 %out_110, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 472 'select' 'select_ln143_34' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln143_35 = bitcast i32 %out_111" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 473 'bitcast' 'bitcast_ln143_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_292 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_35, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 474 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln143_35 = trunc i32 %bitcast_ln143_35" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 475 'trunc' 'trunc_ln143_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.76ns)   --->   "%icmp_ln143_71 = icmp_ne  i8 %tmp_292, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 476 'icmp' 'icmp_ln143_71' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 477 [1/1] (0.92ns)   --->   "%icmp_ln143_72 = icmp_eq  i23 %trunc_ln143_35, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 477 'icmp' 'icmp_ln143_72' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_35)   --->   "%or_ln143_35 = or i1 %icmp_ln143_72, i1 %icmp_ln143_71" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 478 'or' 'or_ln143_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 479 [1/2] (2.78ns)   --->   "%tmp_293 = fcmp_ogt  i32 %out_111, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 479 'fcmp' 'tmp_293' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_35)   --->   "%and_ln143_35 = and i1 %or_ln143_35, i1 %tmp_293" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 480 'and' 'and_ln143_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 481 [1/1] (0.00ns)   --->   "%out_img_23_addr = getelementptr i32 %out_img_23, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 481 'getelementptr' 'out_img_23_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 482 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_35 = select i1 %and_ln143_35, i32 %out_111, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 482 'select' 'select_ln143_35' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 483 [1/1] (0.00ns)   --->   "%bitcast_ln143_36 = bitcast i32 %out_112" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 483 'bitcast' 'bitcast_ln143_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_36, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 484 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln143_36 = trunc i32 %bitcast_ln143_36" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 485 'trunc' 'trunc_ln143_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 486 [1/1] (0.76ns)   --->   "%icmp_ln143_73 = icmp_ne  i8 %tmp_294, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 486 'icmp' 'icmp_ln143_73' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 487 [1/1] (0.92ns)   --->   "%icmp_ln143_74 = icmp_eq  i23 %trunc_ln143_36, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 487 'icmp' 'icmp_ln143_74' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_36)   --->   "%or_ln143_36 = or i1 %icmp_ln143_74, i1 %icmp_ln143_73" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 488 'or' 'or_ln143_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 489 [1/2] (2.78ns)   --->   "%tmp_295 = fcmp_ogt  i32 %out_112, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 489 'fcmp' 'tmp_295' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_36)   --->   "%and_ln143_36 = and i1 %or_ln143_36, i1 %tmp_295" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 490 'and' 'and_ln143_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 491 [1/1] (0.00ns)   --->   "%out_img_24_addr = getelementptr i32 %out_img_24, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 491 'getelementptr' 'out_img_24_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 492 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_36 = select i1 %and_ln143_36, i32 %out_112, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 492 'select' 'select_ln143_36' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln143_37 = bitcast i32 %out_113" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 493 'bitcast' 'bitcast_ln143_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_296 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_37, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 494 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln143_37 = trunc i32 %bitcast_ln143_37" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 495 'trunc' 'trunc_ln143_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 496 [1/1] (0.76ns)   --->   "%icmp_ln143_75 = icmp_ne  i8 %tmp_296, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 496 'icmp' 'icmp_ln143_75' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 497 [1/1] (0.92ns)   --->   "%icmp_ln143_76 = icmp_eq  i23 %trunc_ln143_37, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 497 'icmp' 'icmp_ln143_76' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_37)   --->   "%or_ln143_37 = or i1 %icmp_ln143_76, i1 %icmp_ln143_75" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 498 'or' 'or_ln143_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 499 [1/2] (2.78ns)   --->   "%tmp_297 = fcmp_ogt  i32 %out_113, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 499 'fcmp' 'tmp_297' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_37)   --->   "%and_ln143_37 = and i1 %or_ln143_37, i1 %tmp_297" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 500 'and' 'and_ln143_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 501 [1/1] (0.00ns)   --->   "%out_img_25_addr = getelementptr i32 %out_img_25, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 501 'getelementptr' 'out_img_25_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 502 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_37 = select i1 %and_ln143_37, i32 %out_113, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 502 'select' 'select_ln143_37' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln143_38 = bitcast i32 %out_114" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 503 'bitcast' 'bitcast_ln143_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_298 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143_38, i32 23, i32 30" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 504 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln143_38 = trunc i32 %bitcast_ln143_38" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 505 'trunc' 'trunc_ln143_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 506 [1/1] (0.76ns)   --->   "%icmp_ln143_77 = icmp_ne  i8 %tmp_298, i8 255" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 506 'icmp' 'icmp_ln143_77' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 507 [1/1] (0.92ns)   --->   "%icmp_ln143_78 = icmp_eq  i23 %trunc_ln143_38, i23 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 507 'icmp' 'icmp_ln143_78' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_38)   --->   "%or_ln143_38 = or i1 %icmp_ln143_78, i1 %icmp_ln143_77" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 508 'or' 'or_ln143_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/2] (2.78ns)   --->   "%tmp_299 = fcmp_ogt  i32 %out_114, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 509 'fcmp' 'tmp_299' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln143_38)   --->   "%and_ln143_38 = and i1 %or_ln143_38, i1 %tmp_299" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 510 'and' 'and_ln143_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%out_img_26_addr = getelementptr i32 %out_img_26, i64 0, i64 %zext_ln140" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:147]   --->   Operation 511 'getelementptr' 'out_img_26_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143_38 = select i1 %and_ln143_38, i32 %out_114, i32 0" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 512 'select' 'select_ln143_38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 513 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143, i13 %out_img_0_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 513 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 514 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_13, i13 %out_img_1_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 514 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 515 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_14, i13 %out_img_2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 515 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 516 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_15, i13 %out_img_3_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 516 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 517 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_16, i13 %out_img_4_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 517 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 518 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_17, i13 %out_img_5_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 518 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 519 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_18, i13 %out_img_6_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 519 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 520 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_19, i13 %out_img_7_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 520 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 521 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_20, i13 %out_img_8_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 521 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 522 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_21, i13 %out_img_9_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 522 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 523 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_22, i13 %out_img_10_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 523 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 524 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_23, i13 %out_img_11_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 524 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 525 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_24, i13 %out_img_12_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 525 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 526 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_25, i13 %out_img_13_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 526 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 527 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_26, i13 %out_img_14_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 527 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 528 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_27, i13 %out_img_15_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 528 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 529 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_28, i13 %out_img_16_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 529 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 530 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_29, i13 %out_img_17_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 530 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 531 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_30, i13 %out_img_18_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 531 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 532 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_31, i13 %out_img_19_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 532 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 533 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_32, i13 %out_img_20_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 533 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 534 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_33, i13 %out_img_21_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 534 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 535 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_34, i13 %out_img_22_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 535 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 536 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_35, i13 %out_img_23_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 536 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 537 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_36, i13 %out_img_24_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 537 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 538 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_37, i13 %out_img_25_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 538 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 539 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln143 = store i32 %select_ln143_38, i13 %out_img_26_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143]   --->   Operation 539 'store' 'store_ln143' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6912> <RAM>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_138_6" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136]   --->   Operation 540 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.643ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln136', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) of constant 0 on local variable 'i', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 [60]  (0.427 ns)
	'load' operation 5 bit ('i', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) on local variable 'i', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln136', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) [64]  (0.789 ns)
	'store' operation 0 bit ('store_ln136', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136) of variable 'add_ln136', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 on local variable 'i', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:136 [453]  (0.427 ns)

 <State 2>: 7.114ns
The critical path consists of the following:
	'load' operation 32 bit ('conv_out_load', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140) on array 'conv_out' [76]  (0.677 ns)
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140) [77]  (6.437 ns)

 <State 3>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140) [77]  (6.437 ns)

 <State 4>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140) [77]  (6.437 ns)

 <State 5>: 6.437ns
The critical path consists of the following:
	'fadd' operation 32 bit ('out', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:140) [77]  (6.437 ns)

 <State 6>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_247', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143) [84]  (2.782 ns)

 <State 7>: 4.468ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_247', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143) [84]  (2.782 ns)
	'and' operation 1 bit ('and_ln143', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143) [85]  (0.000 ns)
	'select' operation 32 bit ('select_ln143', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143) [87]  (0.449 ns)
	'store' operation 0 bit ('store_ln143', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143) of variable 'select_ln143', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:143 on array 'out_img_0' [426]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
