#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu May  7 22:18:57 2020
# Process ID: 9532
# Current directory: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11976 D:\VivadoProject\COD\Lab3\Single_Cycle_CPU\Single_Cycle_CPU.xpr
# Log file: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/vivado.log
# Journal file: D:/VivadoProject/COD/Lab3/Single_Cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.xpr
file mkdir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new
close [ open D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v w ]
add_files D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/cpu_one_circle.v
update_compile_order -fileset sources_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_256x32 -dir d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {dist_mem_gen_256x32}] [get_ips dist_mem_gen_256x32]
generate_target {instantiation_template} [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci]
generate_target all [get_files  d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_256x32] }
export_ip_user_files -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci]
launch_runs -jobs 8 dist_mem_gen_256x32_synth_1
export_simulation -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci] -directory D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_mem_gen_256x32 d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32/dist_mem_gen_256x32.xci
file delete -force d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_mem_gen_256x32
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_memory_256x32 -dir d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {dist_memory_256x32}] [get_ips dist_memory_256x32]
generate_target {instantiation_template} [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32.xci]
generate_target all [get_files  d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32.xci]
catch { config_ip_cache -export [get_ips -all dist_memory_256x32] }
export_ip_user_files -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32.xci]
export_simulation -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_memory_256x32/dist_memory_256x32.xci] -directory D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_Instruction_Memory -dir d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {dist_Instruction_Memory} CONFIG.memory_type {rom}] [get_ips dist_Instruction_Memory]
generate_target {instantiation_template} [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci]
generate_target all [get_files  d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci]
catch { config_ip_cache -export [get_ips -all dist_Instruction_Memory] }
export_ip_user_files -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci]
launch_runs -jobs 8 dist_Instruction_Memory_synth_1
export_simulation -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci] -directory D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_Instruction_Memory d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory/dist_Instruction_Memory.xci
file delete -force d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_Instruction_Memory
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_instruction_memory -dir d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {dist_instruction_memory} CONFIG.memory_type {rom}] [get_ips dist_instruction_memory]
generate_target {instantiation_template} [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci]
generate_target all [get_files  d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci]
catch { config_ip_cache -export [get_ips -all dist_instruction_memory] }
export_ip_user_files -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci]
launch_runs -jobs 8 dist_instruction_memory_synth_1
export_simulation -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci] -directory D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci] -no_script -reset -force -quiet
remove_files  -fileset dist_instruction_memory d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory/dist_instruction_memory.xci
file delete -force d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_instruction_memory_256x32 -dir d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {dist_instruction_memory_256x32} CONFIG.memory_type {rom}] [get_ips dist_instruction_memory_256x32]
generate_target {instantiation_template} [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32.xci]
generate_target all [get_files  d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32.xci]
catch { config_ip_cache -export [get_ips -all dist_instruction_memory_256x32] }
export_ip_user_files -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32.xci]
launch_runs -jobs 8 dist_instruction_memory_256x32_synth_1
export_simulation -of_objects [get_files d:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/ip/dist_instruction_memory_256x32/dist_instruction_memory_256x32.xci] -directory D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files -ipstatic_source_dir D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/modelsim} {questa=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/questa} {riviera=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/riviera} {activehdl=D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_project D:/VivadoProject/COD/Lab2/Lab2_double/Lab2_double.xpr
update_compile_order -fileset sources_1
current_project Single_Cycle_CPU
close [ open D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v w ]
add_files D:/VivadoProject/COD/Lab3/Single_Cycle_CPU/Single_Cycle_CPU.srcs/sources_1/new/register_file.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Lab2_double
close_project
open_project D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.xpr
update_compile_order -fileset sources_1
current_project Single_Cycle_CPU
import_files -norecurse D:/VivadoProject/COD/Lab1/ALU_sort/ALU_sort.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
current_project ALU_sort
close_project
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
