// Seed: 2615585131
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  assign id_5 = id_6 * id_6;
  logic id_7 = id_4[1];
  assign id_6 = (1 * 1 - 1'b0);
  always #0 id_3 = 1'h0;
endmodule
