TimeQuest Timing Analyzer report for lab1
Sun Sep 27 21:26:43 2020
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk'
 12. Slow 1200mV 85C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 13. Slow 1200mV 85C Model Setup: 'vsm:my_vsm|pulse_reg'
 14. Slow 1200mV 85C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'vsm:my_vsm|pulse_reg'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 32. Slow 1200mV 0C Model Setup: 'clk'
 33. Slow 1200mV 0C Model Setup: 'vsm:my_vsm|pulse_reg'
 34. Slow 1200mV 0C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 35. Slow 1200mV 0C Model Hold: 'clk'
 36. Slow 1200mV 0C Model Hold: 'vsm:my_vsm|pulse_reg'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Slow 1200mV 0C Model Metastability Report
 45. Fast 1200mV 0C Model Setup Summary
 46. Fast 1200mV 0C Model Hold Summary
 47. Fast 1200mV 0C Model Recovery Summary
 48. Fast 1200mV 0C Model Removal Summary
 49. Fast 1200mV 0C Model Minimum Pulse Width Summary
 50. Fast 1200mV 0C Model Setup: 'clk'
 51. Fast 1200mV 0C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 52. Fast 1200mV 0C Model Setup: 'vsm:my_vsm|pulse_reg'
 53. Fast 1200mV 0C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 54. Fast 1200mV 0C Model Hold: 'clk'
 55. Fast 1200mV 0C Model Hold: 'vsm:my_vsm|pulse_reg'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Fast 1200mV 0C Model Metastability Report
 64. Multicorner Timing Analysis Summary
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab1                                                            ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE6E22C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; clk                                                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                              ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] } ;
; vsm:my_vsm|pulse_reg                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vsm:my_vsm|pulse_reg }                                                                             ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                              ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 380.37 MHz ; 250.0 MHz       ; clk                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 385.51 MHz ; 385.51 MHz      ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;                                                               ;
; 421.76 MHz ; 402.09 MHz      ; vsm:my_vsm|pulse_reg                                                                             ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -1.629 ; -24.394       ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.594 ; -11.252       ;
; vsm:my_vsm|pulse_reg                                                                             ; -1.371 ; -7.373        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.072 ; -0.072        ;
; clk                                                                                              ; 0.071  ; 0.000         ;
; vsm:my_vsm|pulse_reg                                                                             ; 0.465  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -40.175       ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.487 ; -16.357       ;
; vsm:my_vsm|pulse_reg                                                                             ; -1.487 ; -11.896       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.629 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.549      ;
; -1.507 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.427      ;
; -1.491 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.411      ;
; -1.483 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.403      ;
; -1.460 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.380      ;
; -1.453 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.373      ;
; -1.370 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.290      ;
; -1.361 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.281      ;
; -1.345 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.265      ;
; -1.342 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.262      ;
; -1.337 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.257      ;
; -1.314 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.234      ;
; -1.314 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.234      ;
; -1.307 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.227      ;
; -1.284 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.204      ;
; -1.224 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.144      ;
; -1.216 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.136      ;
; -1.215 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.135      ;
; -1.200 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.120      ;
; -1.199 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.119      ;
; -1.196 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.116      ;
; -1.191 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.111      ;
; -1.168 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.088      ;
; -1.168 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.088      ;
; -1.165 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.085      ;
; -1.161 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.081      ;
; -1.143 ; counter[3]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.805      ;
; -1.138 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.058      ;
; -1.138 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 2.058      ;
; -1.110 ; counter[3]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.772      ;
; -1.098 ; counter[5]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.760      ;
; -1.078 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.998      ;
; -1.070 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.990      ;
; -1.070 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.990      ;
; -1.069 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.989      ;
; -1.054 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.974      ;
; -1.054 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.974      ;
; -1.053 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.973      ;
; -1.050 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.970      ;
; -1.045 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.965      ;
; -1.022 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.942      ;
; -1.022 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.942      ;
; -1.019 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.939      ;
; -1.019 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.939      ;
; -1.015 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.935      ;
; -0.992 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.912      ;
; -0.992 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.912      ;
; -0.989 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.909      ;
; -0.932 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.852      ;
; -0.924 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.844      ;
; -0.924 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.844      ;
; -0.924 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.844      ;
; -0.923 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.843      ;
; -0.908 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.828      ;
; -0.908 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.828      ;
; -0.907 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.827      ;
; -0.904 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.081     ; 1.824      ;
; -0.844 ; counter[1]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.506      ;
; -0.844 ; counter[1]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.506      ;
; -0.840 ; counter[1]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.502      ;
; -0.831 ; counter[0]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.493      ;
; -0.829 ; counter[0]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.491      ;
; -0.824 ; counter[0]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.486      ;
; -0.816 ; counter[0]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.478      ;
; -0.811 ; counter[0]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.473      ;
; -0.756 ; counter[4]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.418      ;
; -0.727 ; counter[7]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.390      ;
; -0.726 ; counter[7]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.389      ;
; -0.714 ; counter[5]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.377      ;
; -0.693 ; counter[7]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.356      ;
; -0.690 ; counter[4]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.353      ;
; -0.690 ; counter[4]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.353      ;
; -0.678 ; counter[6]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.341      ;
; -0.677 ; counter[6]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.340      ;
; -0.670 ; counter[7]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.333      ;
; -0.668 ; counter[7]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.331      ;
; -0.663 ; counter[2]                                                                                      ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.326      ;
; -0.657 ; counter[6]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.320      ;
; -0.656 ; counter[0]                                                                                      ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.319      ;
; -0.648 ; counter[4]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.311      ;
; -0.640 ; counter[2]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.302      ;
; -0.640 ; counter[2]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.302      ;
; -0.640 ; counter[2]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.302      ;
; -0.639 ; counter[2]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.301      ;
; -0.638 ; counter[2]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.300      ;
; -0.636 ; counter[0]                                                                                      ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.299      ;
; -0.625 ; counter[2]                                                                                      ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.288      ;
; -0.611 ; counter[7]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.273      ;
; -0.515 ; counter[5]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.178      ;
; -0.514 ; counter[5]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.177      ;
; -0.514 ; counter[5]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.177      ;
; -0.514 ; counter[7]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.177      ;
; -0.510 ; counter[5]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.173      ;
; -0.477 ; counter[5]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.140      ;
; -0.472 ; counter[1]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.134      ;
; -0.471 ; counter[1]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.133      ;
; -0.458 ; counter[1]                                                                                      ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.121      ;
; -0.457 ; counter[1]                                                                                      ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.328     ; 1.120      ;
; -0.444 ; counter[3]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.329     ; 1.106      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.594 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.514      ;
; -1.573 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.493      ;
; -1.571 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.491      ;
; -1.375 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.295      ;
; -1.373 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.293      ;
; -1.369 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.289      ;
; -1.368 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.288      ;
; -1.366 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.286      ;
; -1.330 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.250      ;
; -1.276 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.196      ;
; -1.275 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.195      ;
; -1.273 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.193      ;
; -1.244 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.164      ;
; -1.202 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.122      ;
; -1.201 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.121      ;
; -1.199 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.119      ;
; -1.197 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.117      ;
; -1.167 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.087      ;
; -1.161 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.081      ;
; -1.160 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.080      ;
; -1.158 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.078      ;
; -1.131 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 2.051      ;
; -1.072 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.992      ;
; -1.037 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.957      ;
; -1.025 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.945      ;
; -1.024 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.944      ;
; -1.022 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.942      ;
; -1.012 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.932      ;
; -1.011 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.931      ;
; -1.011 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.931      ;
; -1.009 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.929      ;
; -0.980 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.900      ;
; -0.935 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.855      ;
; -0.928 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.848      ;
; -0.879 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.799      ;
; -0.876 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.796      ;
; -0.871 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.791      ;
; -0.870 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.790      ;
; -0.868 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.788      ;
; -0.847 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.767      ;
; -0.840 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.760      ;
; -0.837 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.757      ;
; -0.815 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.735      ;
; -0.733 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.653      ;
; -0.726 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.646      ;
; -0.725 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.645      ;
; -0.723 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.643      ;
; -0.597 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.517      ;
; -0.595 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.515      ;
; -0.576 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.496      ;
; -0.573 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.493      ;
; -0.561 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.481      ;
; -0.531 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.451      ;
; -0.443 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.363      ;
; -0.440 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.360      ;
; -0.316 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.236      ;
; -0.201 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.121      ;
; -0.167 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 1.087      ;
; 0.098  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.081     ; 0.822      ;
; 0.159  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.500        ; 2.294      ; 2.897      ;
; 0.575  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; 2.294      ; 2.981      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'vsm:my_vsm|pulse_reg'                                                                     ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; -1.371 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.291      ;
; -1.280 ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.200      ;
; -1.276 ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.196      ;
; -1.270 ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.190      ;
; -1.244 ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.164      ;
; -1.240 ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.160      ;
; -1.225 ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.145      ;
; -1.195 ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.115      ;
; -1.134 ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.054      ;
; -1.130 ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.050      ;
; -1.129 ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.049      ;
; -1.124 ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.044      ;
; -1.121 ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.041      ;
; -1.100 ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.020      ;
; -1.098 ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.018      ;
; -1.098 ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.018      ;
; -1.094 ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 2.014      ;
; -1.079 ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.999      ;
; -1.049 ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.969      ;
; -1.040 ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.960      ;
; -0.988 ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.908      ;
; -0.981 ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.901      ;
; -0.978 ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.898      ;
; -0.975 ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.895      ;
; -0.952 ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.872      ;
; -0.952 ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.872      ;
; -0.948 ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.868      ;
; -0.457 ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.377      ;
; -0.456 ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.376      ;
; -0.431 ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.351      ;
; -0.430 ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.350      ;
; -0.404 ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.324      ;
; -0.393 ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.313      ;
; -0.390 ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.310      ;
; -0.380 ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 1.300      ;
; 0.062  ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.081     ; 0.858      ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.072 ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 2.413      ; 2.834      ;
; 0.332  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.500       ; 2.413      ; 2.738      ;
; 0.453  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 0.746      ;
; 0.722  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.015      ;
; 0.754  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.047      ;
; 0.824  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.117      ;
; 0.877  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.170      ;
; 0.957  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.250      ;
; 0.959  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.252      ;
; 0.974  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.267      ;
; 0.984  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.277      ;
; 1.042  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.335      ;
; 1.046  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.339      ;
; 1.048  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.341      ;
; 1.083  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.376      ;
; 1.097  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.390      ;
; 1.099  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.392      ;
; 1.128  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.421      ;
; 1.184  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.477      ;
; 1.186  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.479      ;
; 1.187  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.480      ;
; 1.211  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.504      ;
; 1.228  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.521      ;
; 1.275  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.568      ;
; 1.330  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.623      ;
; 1.333  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.626      ;
; 1.334  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.627      ;
; 1.339  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.632      ;
; 1.341  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.634      ;
; 1.364  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.657      ;
; 1.368  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.661      ;
; 1.371  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.664      ;
; 1.378  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.671      ;
; 1.389  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.682      ;
; 1.391  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.684      ;
; 1.392  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.685      ;
; 1.414  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.707      ;
; 1.434  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.727      ;
; 1.436  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.729      ;
; 1.450  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.743      ;
; 1.463  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.756      ;
; 1.470  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.763      ;
; 1.484  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.777      ;
; 1.486  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.779      ;
; 1.487  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.780      ;
; 1.504  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.797      ;
; 1.551  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.844      ;
; 1.571  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.864      ;
; 1.597  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.890      ;
; 1.618  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.911      ;
; 1.621  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.914      ;
; 1.622  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 1.915      ;
; 1.733  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.026      ;
; 1.773  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.066      ;
; 1.775  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.068      ;
; 1.776  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.069      ;
; 1.863  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.156      ;
; 1.865  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.081      ; 2.158      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.071 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; 0.000        ; 2.603      ; 3.177      ;
; 0.535 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; -0.500       ; 2.603      ; 3.141      ;
; 0.674 ; counter[3]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.820      ;
; 0.691 ; counter[3]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.837      ;
; 0.700 ; counter[6]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.846      ;
; 0.700 ; counter[6]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.846      ;
; 0.703 ; counter[4]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.849      ;
; 0.704 ; counter[4]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.850      ;
; 0.704 ; counter[4]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.850      ;
; 0.705 ; counter[6]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.851      ;
; 0.737 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.030      ;
; 0.739 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.034      ;
; 0.762 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.813 ; counter[1]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.959      ;
; 0.830 ; counter[1]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.976      ;
; 0.840 ; counter[7]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.986      ;
; 0.841 ; counter[5]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.987      ;
; 0.844 ; counter[5]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.990      ;
; 0.844 ; counter[5]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.990      ;
; 0.845 ; counter[5]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 0.991      ;
; 0.861 ; counter[5]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.007      ;
; 0.879 ; counter[3]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.024      ;
; 0.880 ; counter[3]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.025      ;
; 0.880 ; counter[3]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.025      ;
; 0.881 ; counter[6]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.026      ;
; 0.899 ; counter[1]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.044      ;
; 0.899 ; counter[1]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.044      ;
; 0.927 ; counter[0]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.073      ;
; 0.930 ; counter[2]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.076      ;
; 0.955 ; counter[2]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.101      ;
; 0.955 ; counter[0]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.101      ;
; 0.957 ; counter[7]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.103      ;
; 0.960 ; counter[5]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.106      ;
; 0.960 ; counter[4]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.106      ;
; 0.962 ; counter[7]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.108      ;
; 0.963 ; counter[4]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.109      ;
; 0.963 ; counter[6]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.109      ;
; 0.965 ; counter[7]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.111      ;
; 0.981 ; counter[4]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.127      ;
; 0.982 ; counter[7]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.128      ;
; 0.983 ; counter[7]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.129      ;
; 0.984 ; counter[6]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.130      ;
; 0.985 ; counter[6]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.096     ; 1.131      ;
; 1.035 ; counter[7]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.180      ;
; 1.043 ; counter[2]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.188      ;
; 1.043 ; counter[2]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.188      ;
; 1.043 ; counter[2]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.188      ;
; 1.043 ; counter[2]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.188      ;
; 1.043 ; counter[2]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.188      ;
; 1.092 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.386      ;
; 1.100 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.109 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.404      ;
; 1.117 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.410      ;
; 1.146 ; counter[4]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.291      ;
; 1.154 ; counter[1]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.299      ;
; 1.155 ; counter[0]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.300      ;
; 1.173 ; counter[1]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.318      ;
; 1.173 ; counter[0]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.318      ;
; 1.177 ; counter[0]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.322      ;
; 1.179 ; counter[0]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.324      ;
; 1.180 ; counter[1]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.325      ;
; 1.181 ; counter[0]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.097     ; 1.326      ;
; 1.223 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.517      ;
; 1.232 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.526      ;
; 1.233 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.526      ;
; 1.240 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.534      ;
; 1.242 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.535      ;
; 1.242 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.535      ;
; 1.248 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.543      ;
; 1.251 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.544      ;
; 1.251 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.544      ;
; 1.257 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.550      ;
; 1.364 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.657      ;
; 1.364 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.657      ;
; 1.373 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.666      ;
; 1.373 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.081      ; 1.666      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'vsm:my_vsm|pulse_reg'                                                                     ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; 0.465 ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 0.758      ;
; 0.780 ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.076      ;
; 0.800 ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.093      ;
; 0.801 ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.094      ;
; 0.812 ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.105      ;
; 0.812 ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.105      ;
; 0.813 ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.106      ;
; 0.813 ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.106      ;
; 1.134 ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.427      ;
; 1.142 ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.435      ;
; 1.144 ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.437      ;
; 1.151 ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.444      ;
; 1.153 ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.446      ;
; 1.153 ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.446      ;
; 1.166 ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.459      ;
; 1.167 ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.460      ;
; 1.173 ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.466      ;
; 1.182 ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.475      ;
; 1.265 ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.558      ;
; 1.274 ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.567      ;
; 1.282 ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.575      ;
; 1.284 ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.577      ;
; 1.284 ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.577      ;
; 1.291 ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.584      ;
; 1.293 ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.586      ;
; 1.293 ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.586      ;
; 1.298 ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.591      ;
; 1.307 ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.600      ;
; 1.405 ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.698      ;
; 1.414 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.707      ;
; 1.422 ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.715      ;
; 1.424 ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.717      ;
; 1.431 ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.724      ;
; 1.433 ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.081      ; 1.726      ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[6]|clk                                                                                ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                          ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                           ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.278  ; 0.498        ; 0.220          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.523  ; 0.523        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'                                                                 ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.530  ; 0.530        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 3.482 ; 3.754 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.413 ; -1.670 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 7.984 ; 7.770 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 7.625 ; 7.532 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 7.633 ; 7.448 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 7.896 ; 7.770 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 7.677 ; 7.588 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 7.984 ; 7.737 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 7.736 ; 7.562 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 7.644 ; 7.482 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 8.999 ; 9.015 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 7.520 ; 7.407 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 7.559 ; 7.444 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 8.999 ; 9.015 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 8.230 ; 8.040 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 7.824 ; 7.640 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 7.875 ; 7.766 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 7.985 ; 7.944 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 6.985 ; 6.947 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 3.688 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 3.671 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 7.359 ; 7.184 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 7.359 ; 7.269 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 7.363 ; 7.184 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 7.622 ; 7.499 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 7.411 ; 7.324 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 7.706 ; 7.467 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 7.468 ; 7.298 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 7.374 ; 7.217 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 7.261 ; 7.150 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 7.261 ; 7.150 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 7.298 ; 7.185 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 8.733 ; 8.751 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 7.940 ; 7.757 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 7.552 ; 7.374 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 7.595 ; 7.490 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 7.705 ; 7.664 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 6.745 ; 6.707 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 3.561 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 3.544 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 419.64 MHz ; 402.09 MHz      ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; limit due to minimum period restriction (tmin)                ;
; 427.17 MHz ; 250.0 MHz       ; clk                                                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 472.14 MHz ; 402.09 MHz      ; vsm:my_vsm|pulse_reg                                                                             ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.383 ; -9.319        ;
; clk                                                                                              ; -1.341 ; -19.672       ;
; vsm:my_vsm|pulse_reg                                                                             ; -1.118 ; -5.960        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                            ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+-------+---------------+
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.052 ; 0.000         ;
; clk                                                                                              ; 0.180 ; 0.000         ;
; vsm:my_vsm|pulse_reg                                                                             ; 0.416 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -40.175       ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.487 ; -16.357       ;
; vsm:my_vsm|pulse_reg                                                                             ; -1.487 ; -11.896       ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.383 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.314      ;
; -1.363 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.294      ;
; -1.361 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.292      ;
; -1.159 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.090      ;
; -1.144 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.075      ;
; -1.142 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.073      ;
; -1.141 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.072      ;
; -1.140 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.071      ;
; -1.140 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.071      ;
; -1.086 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.017      ;
; -1.085 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.016      ;
; -1.082 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 2.013      ;
; -1.050 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.981      ;
; -1.044 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.975      ;
; -1.034 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.965      ;
; -1.026 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.957      ;
; -0.996 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.927      ;
; -0.995 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.926      ;
; -0.992 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.923      ;
; -0.992 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.923      ;
; -0.990 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.921      ;
; -0.939 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.870      ;
; -0.928 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.859      ;
; -0.904 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.835      ;
; -0.862 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.793      ;
; -0.861 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.792      ;
; -0.858 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.789      ;
; -0.846 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.777      ;
; -0.832 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.763      ;
; -0.830 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.761      ;
; -0.830 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.761      ;
; -0.828 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.759      ;
; -0.805 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.736      ;
; -0.771 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.702      ;
; -0.746 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.677      ;
; -0.745 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.676      ;
; -0.742 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.673      ;
; -0.737 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.668      ;
; -0.733 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.664      ;
; -0.722 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.653      ;
; -0.680 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.611      ;
; -0.666 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.597      ;
; -0.663 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.594      ;
; -0.617 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.548      ;
; -0.556 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.487      ;
; -0.554 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.485      ;
; -0.552 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.483      ;
; -0.494 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.425      ;
; -0.444 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.375      ;
; -0.442 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.373      ;
; -0.439 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.370      ;
; -0.431 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.362      ;
; -0.410 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.341      ;
; -0.317 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.248      ;
; -0.314 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.245      ;
; -0.226 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.157      ;
; -0.130 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.061      ;
; -0.073 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 1.004      ;
; 0.186  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.071     ; 0.745      ;
; 0.225  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.500        ; 2.083      ; 2.600      ;
; 0.482  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; 2.083      ; 2.843      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                          ; Launch Clock         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+
; -1.341 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.271      ;
; -1.243 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.173      ;
; -1.231 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.161      ;
; -1.215 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.145      ;
; -1.196 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.126      ;
; -1.176 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.106      ;
; -1.117 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.047      ;
; -1.113 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.043      ;
; -1.113 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.043      ;
; -1.105 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.035      ;
; -1.089 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.019      ;
; -1.070 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.000      ;
; -1.070 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 2.000      ;
; -1.050 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.980      ;
; -1.031 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.961      ;
; -0.995 ; counter[3]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.700      ;
; -0.992 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.922      ;
; -0.991 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.921      ;
; -0.987 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.917      ;
; -0.987 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.917      ;
; -0.981 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.911      ;
; -0.979 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.909      ;
; -0.970 ; counter[3]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.675      ;
; -0.963 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.893      ;
; -0.961 ; counter[5]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.666      ;
; -0.944 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.874      ;
; -0.944 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.874      ;
; -0.941 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.871      ;
; -0.924 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.854      ;
; -0.905 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.835      ;
; -0.905 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.835      ;
; -0.866 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.796      ;
; -0.866 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.796      ;
; -0.865 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.795      ;
; -0.861 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.791      ;
; -0.861 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.791      ;
; -0.855 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.785      ;
; -0.854 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.784      ;
; -0.853 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.783      ;
; -0.837 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.767      ;
; -0.818 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.748      ;
; -0.818 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.748      ;
; -0.815 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.745      ;
; -0.814 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.744      ;
; -0.798 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.728      ;
; -0.779 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.709      ;
; -0.779 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.709      ;
; -0.776 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.706      ;
; -0.740 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.670      ;
; -0.740 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.670      ;
; -0.740 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.670      ;
; -0.739 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.669      ;
; -0.735 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.665      ;
; -0.735 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.665      ;
; -0.729 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.659      ;
; -0.728 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.658      ;
; -0.728 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.658      ;
; -0.727 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                  ; clk         ; 1.000        ; -0.072     ; 1.657      ;
; -0.686 ; counter[0]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.391      ;
; -0.684 ; counter[0]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.389      ;
; -0.683 ; counter[0]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.388      ;
; -0.678 ; counter[0]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.383      ;
; -0.674 ; counter[1]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.379      ;
; -0.672 ; counter[1]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.377      ;
; -0.645 ; counter[1]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.350      ;
; -0.625 ; counter[4]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.330      ;
; -0.623 ; counter[0]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.328      ;
; -0.549 ; counter[7]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.255      ;
; -0.548 ; counter[7]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.254      ;
; -0.534 ; counter[5]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.240      ;
; -0.520 ; counter[7]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.226      ;
; -0.510 ; counter[4]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.216      ;
; -0.510 ; counter[4]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.216      ;
; -0.496 ; counter[6]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.202      ;
; -0.496 ; counter[7]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.202      ;
; -0.496 ; counter[6]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.202      ;
; -0.494 ; counter[7]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.200      ;
; -0.485 ; counter[2]                                                                                      ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.191      ;
; -0.483 ; counter[2]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.188      ;
; -0.483 ; counter[2]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.188      ;
; -0.483 ; counter[2]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.188      ;
; -0.483 ; counter[2]                                                                                      ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.188      ;
; -0.482 ; counter[0]                                                                                      ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.188      ;
; -0.480 ; counter[7]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.185      ;
; -0.479 ; counter[2]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.184      ;
; -0.476 ; counter[6]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.182      ;
; -0.472 ; counter[4]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.178      ;
; -0.468 ; counter[0]                                                                                      ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.174      ;
; -0.453 ; counter[2]                                                                                      ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.159      ;
; -0.361 ; counter[7]                                                                                      ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.067      ;
; -0.357 ; counter[5]                                                                                      ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.063      ;
; -0.356 ; counter[5]                                                                                      ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.062      ;
; -0.356 ; counter[5]                                                                                      ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.062      ;
; -0.352 ; counter[5]                                                                                      ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.058      ;
; -0.344 ; counter[1]                                                                                      ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.049      ;
; -0.333 ; counter[6]                                                                                      ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.038      ;
; -0.332 ; counter[1]                                                                                      ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.037      ;
; -0.331 ; counter[5]                                                                                      ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.286     ; 1.037      ;
; -0.322 ; counter[3]                                                                                      ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.027      ;
; -0.321 ; counter[3]                                                                                      ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg ; clk         ; 1.000        ; -0.287     ; 1.026      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'vsm:my_vsm|pulse_reg'                                                                      ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; -1.118 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 2.047      ;
; -1.038 ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.967      ;
; -1.035 ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.964      ;
; -1.032 ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.961      ;
; -1.030 ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.959      ;
; -1.027 ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.956      ;
; -0.992 ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.921      ;
; -0.953 ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.882      ;
; -0.912 ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.841      ;
; -0.909 ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.838      ;
; -0.908 ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.837      ;
; -0.906 ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.835      ;
; -0.904 ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.833      ;
; -0.904 ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.833      ;
; -0.901 ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.830      ;
; -0.899 ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.828      ;
; -0.870 ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.799      ;
; -0.866 ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.795      ;
; -0.830 ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.759      ;
; -0.827 ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.756      ;
; -0.809 ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.738      ;
; -0.786 ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.715      ;
; -0.780 ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.709      ;
; -0.778 ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.707      ;
; -0.778 ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.707      ;
; -0.775 ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.704      ;
; -0.773 ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.702      ;
; -0.312 ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.241      ;
; -0.310 ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.239      ;
; -0.286 ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.215      ;
; -0.285 ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.214      ;
; -0.266 ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.195      ;
; -0.255 ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.184      ;
; -0.253 ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.182      ;
; -0.243 ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 1.172      ;
; 0.159  ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.073     ; 0.770      ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.052 ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 2.190      ; 2.697      ;
; 0.314 ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.500       ; 2.190      ; 2.459      ;
; 0.403 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.669      ;
; 0.667 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.933      ;
; 0.671 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 0.937      ;
; 0.767 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.033      ;
; 0.802 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.068      ;
; 0.880 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.146      ;
; 0.883 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.149      ;
; 0.901 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.167      ;
; 0.910 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.176      ;
; 0.949 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.215      ;
; 0.964 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.230      ;
; 0.966 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.232      ;
; 0.972 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.238      ;
; 1.005 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.271      ;
; 1.010 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.276      ;
; 1.013 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.279      ;
; 1.110 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.376      ;
; 1.111 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.377      ;
; 1.112 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.378      ;
; 1.113 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.379      ;
; 1.117 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.383      ;
; 1.144 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.410      ;
; 1.189 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.455      ;
; 1.212 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.478      ;
; 1.215 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.481      ;
; 1.217 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.483      ;
; 1.219 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.485      ;
; 1.247 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.513      ;
; 1.248 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.514      ;
; 1.250 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.516      ;
; 1.251 ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.517      ;
; 1.253 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.519      ;
; 1.259 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.525      ;
; 1.266 ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.532      ;
; 1.280 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.546      ;
; 1.299 ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.565      ;
; 1.307 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.573      ;
; 1.314 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.580      ;
; 1.318 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.584      ;
; 1.342 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.608      ;
; 1.386 ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.652      ;
; 1.388 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.654      ;
; 1.390 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.656      ;
; 1.391 ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.657      ;
; 1.406 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.672      ;
; 1.425 ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.691      ;
; 1.454 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.720      ;
; 1.479 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.745      ;
; 1.481 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.747      ;
; 1.482 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.748      ;
; 1.569 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.835      ;
; 1.656 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.922      ;
; 1.658 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.924      ;
; 1.659 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.925      ;
; 1.690 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.956      ;
; 1.692 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.071      ; 1.958      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; 0.000        ; 2.391      ; 3.036      ;
; 0.457 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; -0.500       ; 2.391      ; 2.813      ;
; 0.605 ; counter[3]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.754      ;
; 0.627 ; counter[3]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.776      ;
; 0.632 ; counter[6]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.781      ;
; 0.632 ; counter[6]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.781      ;
; 0.636 ; counter[4]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.785      ;
; 0.636 ; counter[4]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.785      ;
; 0.637 ; counter[6]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.786      ;
; 0.637 ; counter[4]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.786      ;
; 0.685 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.955      ;
; 0.691 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.958      ;
; 0.706 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.715 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 0.982      ;
; 0.735 ; counter[1]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.884      ;
; 0.755 ; counter[1]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.904      ;
; 0.765 ; counter[5]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.914      ;
; 0.768 ; counter[6]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.916      ;
; 0.768 ; counter[7]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.917      ;
; 0.768 ; counter[5]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.917      ;
; 0.769 ; counter[5]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.918      ;
; 0.769 ; counter[5]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.918      ;
; 0.772 ; counter[3]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.920      ;
; 0.773 ; counter[3]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.921      ;
; 0.773 ; counter[3]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.921      ;
; 0.788 ; counter[5]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.937      ;
; 0.800 ; counter[1]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.948      ;
; 0.828 ; counter[1]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 0.976      ;
; 0.844 ; counter[0]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.993      ;
; 0.848 ; counter[2]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 0.997      ;
; 0.873 ; counter[0]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.022      ;
; 0.875 ; counter[2]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.024      ;
; 0.875 ; counter[4]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.024      ;
; 0.876 ; counter[5]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.025      ;
; 0.877 ; counter[7]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.026      ;
; 0.878 ; counter[4]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.027      ;
; 0.878 ; counter[6]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.027      ;
; 0.882 ; counter[7]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.031      ;
; 0.886 ; counter[7]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.035      ;
; 0.897 ; counter[4]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.046      ;
; 0.900 ; counter[6]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.049      ;
; 0.902 ; counter[6]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.051      ;
; 0.906 ; counter[7]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.055      ;
; 0.908 ; counter[7]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.076     ; 1.057      ;
; 0.916 ; counter[7]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.064      ;
; 0.940 ; counter[2]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.088      ;
; 0.940 ; counter[2]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.088      ;
; 0.941 ; counter[2]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.089      ;
; 0.941 ; counter[2]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.089      ;
; 0.941 ; counter[2]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.089      ;
; 1.004 ; counter[4]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.152      ;
; 1.006 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.276      ;
; 1.012 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.279      ;
; 1.021 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.025 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.025 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.025 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.025 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.292      ;
; 1.027 ; counter[0]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.175      ;
; 1.028 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.032 ; counter[1]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.180      ;
; 1.042 ; counter[0]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.190      ;
; 1.056 ; counter[1]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.204      ;
; 1.056 ; counter[0]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.204      ;
; 1.058 ; counter[0]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.206      ;
; 1.059 ; counter[0]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.207      ;
; 1.060 ; counter[1]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.208      ;
; 1.100 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.367      ;
; 1.107 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.374      ;
; 1.107 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.374      ;
; 1.122 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.389      ;
; 1.128 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.395      ;
; 1.130 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.398      ;
; 1.131 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.398      ;
; 1.134 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.401      ;
; 1.134 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.401      ;
; 1.143 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.410      ;
; 1.147 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.414      ;
; 1.147 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.414      ;
; 1.147 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.414      ;
; 1.150 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.417      ;
; 1.229 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.496      ;
; 1.229 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.496      ;
; 1.244 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.072      ; 1.511      ;
; 1.250 ; counter[5]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.077     ; 1.398      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'vsm:my_vsm|pulse_reg'                                                                      ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; 0.416 ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 0.684      ;
; 0.725 ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 0.994      ;
; 0.747 ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.015      ;
; 0.749 ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.017      ;
; 0.754 ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.022      ;
; 0.755 ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.023      ;
; 0.757 ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.025      ;
; 0.760 ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.028      ;
; 1.045 ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.313      ;
; 1.047 ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.315      ;
; 1.049 ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.317      ;
; 1.060 ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.328      ;
; 1.060 ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.328      ;
; 1.062 ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.330      ;
; 1.076 ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.344      ;
; 1.078 ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.346      ;
; 1.079 ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.347      ;
; 1.091 ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.359      ;
; 1.150 ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.418      ;
; 1.167 ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.435      ;
; 1.167 ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.435      ;
; 1.169 ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.437      ;
; 1.171 ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.439      ;
; 1.182 ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.450      ;
; 1.182 ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.450      ;
; 1.184 ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.452      ;
; 1.186 ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.454      ;
; 1.201 ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.469      ;
; 1.272 ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.540      ;
; 1.289 ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.557      ;
; 1.291 ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.559      ;
; 1.293 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.561      ;
; 1.304 ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.572      ;
; 1.306 ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.073      ; 1.574      ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                          ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]|clk                                                                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]|clk                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.514  ; 0.514        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'                                                                  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.477  ; 0.477        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.522  ; 0.522        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 3.184 ; 3.242 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.231 ; -1.386 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 7.375 ; 7.011 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 7.010 ; 6.790 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 7.024 ; 6.709 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 7.251 ; 7.011 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 7.033 ; 6.848 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 7.375 ; 6.978 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 7.121 ; 6.823 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 7.031 ; 6.745 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 8.176 ; 8.064 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 6.882 ; 6.683 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 6.926 ; 6.721 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 8.176 ; 8.064 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 7.581 ; 7.238 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 7.185 ; 6.896 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 7.230 ; 7.012 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 7.321 ; 7.175 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 6.373 ; 6.266 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 3.321 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 3.263 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 6.748 ; 6.455 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 6.748 ; 6.536 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 6.758 ; 6.455 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 6.979 ; 6.747 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 6.769 ; 6.591 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 7.098 ; 6.715 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 6.854 ; 6.567 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 6.764 ; 6.488 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 6.624 ; 6.432 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 6.624 ; 6.432 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 6.667 ; 6.468 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 7.914 ; 7.808 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 7.296 ; 6.966 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 6.916 ; 6.637 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 6.955 ; 6.745 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 7.047 ; 6.905 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 6.137 ; 6.033 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 3.187 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 3.130 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -0.154 ; -0.370        ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.105 ; -0.300        ;
; vsm:my_vsm|pulse_reg                                                                             ; -0.036 ; -0.036        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.177 ; -0.177        ;
; clk                                                                                              ; -0.083 ; -0.083        ;
; vsm:my_vsm|pulse_reg                                                                             ; 0.193  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                              ; -3.000 ; -29.589       ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.000 ; -11.000       ;
; vsm:my_vsm|pulse_reg                                                                             ; -1.000 ; -8.000        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.154 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.104      ;
; -0.098 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.048      ;
; -0.090 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.040      ;
; -0.086 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.036      ;
; -0.078 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.028      ;
; -0.068 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 1.018      ;
; -0.030 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.980      ;
; -0.029 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.979      ;
; -0.022 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.972      ;
; -0.018 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.968      ;
; -0.014 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.964      ;
; -0.010 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.960      ;
; -0.010 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.960      ;
; 0.000  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.950      ;
; 0.038  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.912      ;
; 0.038  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.912      ;
; 0.039  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.911      ;
; 0.046  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.904      ;
; 0.049  ; counter[3]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.791      ;
; 0.050  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.900      ;
; 0.054  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.896      ;
; 0.054  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.896      ;
; 0.058  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.892      ;
; 0.058  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.892      ;
; 0.062  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.888      ;
; 0.066  ; counter[5]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.774      ;
; 0.068  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.882      ;
; 0.068  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.882      ;
; 0.068  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.882      ;
; 0.074  ; counter[3]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.766      ;
; 0.088  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; 0.500        ; 1.136      ; 1.630      ;
; 0.106  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.844      ;
; 0.106  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.844      ;
; 0.106  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.844      ;
; 0.107  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.843      ;
; 0.114  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.836      ;
; 0.118  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.832      ;
; 0.122  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.828      ;
; 0.122  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.828      ;
; 0.126  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.824      ;
; 0.126  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.824      ;
; 0.126  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.824      ;
; 0.129  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.821      ;
; 0.130  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.820      ;
; 0.135  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.815      ;
; 0.136  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.814      ;
; 0.136  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.814      ;
; 0.136  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.814      ;
; 0.174  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.776      ;
; 0.174  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.776      ;
; 0.174  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.776      ;
; 0.174  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.776      ;
; 0.175  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.775      ;
; 0.184  ; counter[1]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.656      ;
; 0.184  ; counter[1]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.656      ;
; 0.185  ; counter[1]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.655      ;
; 0.189  ; counter[0]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.651      ;
; 0.190  ; counter[0]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.650      ;
; 0.192  ; counter[0]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.648      ;
; 0.195  ; counter[0]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.645      ;
; 0.203  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.747      ;
; 0.204  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.746      ;
; 0.204  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.746      ;
; 0.204  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.746      ;
; 0.204  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 1.000        ; -0.037     ; 0.746      ;
; 0.206  ; counter[0]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.634      ;
; 0.227  ; counter[4]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.613      ;
; 0.238  ; counter[7]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.604      ;
; 0.239  ; counter[7]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.603      ;
; 0.249  ; counter[5]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.593      ;
; 0.259  ; counter[7]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.583      ;
; 0.261  ; counter[6]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.581      ;
; 0.261  ; counter[4]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.581      ;
; 0.261  ; counter[4]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.581      ;
; 0.263  ; counter[7]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.579      ;
; 0.263  ; counter[7]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.579      ;
; 0.271  ; counter[6]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.571      ;
; 0.273  ; counter[2]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.569      ;
; 0.274  ; counter[6]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.568      ;
; 0.277  ; counter[2]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.563      ;
; 0.277  ; counter[2]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.563      ;
; 0.277  ; counter[2]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.563      ;
; 0.277  ; counter[2]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.563      ;
; 0.277  ; counter[2]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.563      ;
; 0.278  ; counter[4]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.564      ;
; 0.278  ; counter[0]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.564      ;
; 0.286  ; counter[0]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.556      ;
; 0.294  ; counter[7]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.546      ;
; 0.297  ; counter[2]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.545      ;
; 0.338  ; counter[5]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.504      ;
; 0.338  ; counter[5]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.504      ;
; 0.339  ; counter[5]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.503      ;
; 0.342  ; counter[7]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.500      ;
; 0.343  ; counter[5]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.499      ;
; 0.353  ; counter[1]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.487      ;
; 0.357  ; counter[1]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.483      ;
; 0.363  ; counter[3]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.477      ;
; 0.364  ; counter[3]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.137     ; 0.476      ;
; 0.364  ; counter[5]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 1.000        ; -0.135     ; 0.478      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.105 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 1.056      ;
; -0.104 ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 1.055      ;
; -0.100 ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 1.051      ;
; -0.040 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.991      ;
; -0.039 ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.990      ;
; -0.032 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.983      ;
; -0.031 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.982      ;
; -0.028 ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.979      ;
; 0.009  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.942      ;
; 0.024  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.927      ;
; 0.033  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.918      ;
; 0.034  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.917      ;
; 0.034  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.917      ;
; 0.035  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.916      ;
; 0.037  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.914      ;
; 0.066  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.885      ;
; 0.067  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.884      ;
; 0.100  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.851      ;
; 0.104  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.847      ;
; 0.105  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.846      ;
; 0.108  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.843      ;
; 0.108  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.843      ;
; 0.124  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.827      ;
; 0.125  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.826      ;
; 0.128  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.823      ;
; 0.145  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.806      ;
; 0.148  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.803      ;
; 0.153  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.798      ;
; 0.161  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.790      ;
; 0.161  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.790      ;
; 0.161  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.790      ;
; 0.162  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.789      ;
; 0.163  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.788      ;
; 0.166  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.785      ;
; 0.177  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.774      ;
; 0.178  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.773      ;
; 0.181  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.770      ;
; 0.199  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.752      ;
; 0.202  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.749      ;
; 0.206  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.745      ;
; 0.210  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.741      ;
; 0.216  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.735      ;
; 0.219  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.732      ;
; 0.240  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.711      ;
; 0.241  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.710      ;
; 0.242  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.709      ;
; 0.245  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.706      ;
; 0.285  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.666      ;
; 0.299  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.500        ; 1.031      ; 1.324      ;
; 0.304  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.647      ;
; 0.309  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.642      ;
; 0.328  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.623      ;
; 0.329  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.622      ;
; 0.331  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.620      ;
; 0.381  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.570      ;
; 0.384  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.567      ;
; 0.434  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.517      ;
; 0.470  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.481      ;
; 0.490  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.461      ;
; 0.601  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; -0.036     ; 0.350      ;
; 0.956  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.000        ; 1.031      ; 1.167      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'vsm:my_vsm|pulse_reg'                                                                      ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; -0.036 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.986      ;
; 0.009  ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.941      ;
; 0.009  ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.941      ;
; 0.011  ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.939      ;
; 0.028  ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.922      ;
; 0.032  ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.918      ;
; 0.044  ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.906      ;
; 0.046  ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.904      ;
; 0.073  ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.877      ;
; 0.077  ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.873      ;
; 0.077  ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.873      ;
; 0.078  ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.872      ;
; 0.079  ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.871      ;
; 0.082  ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.868      ;
; 0.096  ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.854      ;
; 0.100  ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.850      ;
; 0.112  ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.838      ;
; 0.114  ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.836      ;
; 0.115  ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.835      ;
; 0.123  ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.827      ;
; 0.145  ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.805      ;
; 0.147  ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.803      ;
; 0.150  ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.800      ;
; 0.162  ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.788      ;
; 0.180  ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.770      ;
; 0.182  ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.768      ;
; 0.183  ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.767      ;
; 0.358  ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.592      ;
; 0.358  ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.592      ;
; 0.370  ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.580      ;
; 0.371  ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.579      ;
; 0.380  ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.570      ;
; 0.383  ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.567      ;
; 0.386  ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.564      ;
; 0.393  ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.557      ;
; 0.591  ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 1.000        ; -0.037     ; 0.359      ;
+--------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                                                                                       ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.177 ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 1.084      ; 1.116      ;
; 0.187  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.307      ;
; 0.281  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.load_count1 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.401      ;
; 0.290  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.load_count2 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.410      ;
; 0.334  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.454      ;
; 0.342  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.462      ;
; 0.379  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.499      ;
; 0.384  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.504      ;
; 0.397  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.517      ;
; 0.401  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.521      ;
; 0.403  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.523      ;
; 0.422  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.542      ;
; 0.445  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.565      ;
; 0.445  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.565      ;
; 0.446  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.566      ;
; 0.452  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.572      ;
; 0.454  ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg         ; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.500       ; 1.084      ; 1.247      ;
; 0.456  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.576      ;
; 0.479  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.599      ;
; 0.481  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482  ; vsm:my_vsm|state.wait_time1  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.602      ;
; 0.490  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.610      ;
; 0.510  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.630      ;
; 0.515  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.635      ;
; 0.519  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.639      ;
; 0.543  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.663      ;
; 0.545  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.665      ;
; 0.546  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time2  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.666      ;
; 0.546  ; vsm:my_vsm|state.wait_time2  ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.666      ;
; 0.550  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_time1  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.670      ;
; 0.555  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.675      ;
; 0.557  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.677      ;
; 0.557  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|pulse_reg         ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.677      ;
; 0.565  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.685      ;
; 0.568  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.688      ;
; 0.569  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.689      ;
; 0.573  ; vsm:my_vsm|time_count[2]     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.693      ;
; 0.574  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.694      ;
; 0.581  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.idle        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.701      ;
; 0.588  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591  ; vsm:my_vsm|state.out_pulse   ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.711      ;
; 0.610  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.730      ;
; 0.617  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.737      ;
; 0.622  ; vsm:my_vsm|state.load_count1 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.742      ;
; 0.622  ; vsm:my_vsm|time_count[1]     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.742      ;
; 0.667  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.787      ;
; 0.667  ; vsm:my_vsm|state.load_count2 ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.787      ;
; 0.668  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.788      ;
; 0.677  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.797      ;
; 0.679  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.799      ;
; 0.680  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.800      ;
; 0.704  ; vsm:my_vsm|time_count[0]     ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.824      ;
; 0.711  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[0]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.831      ;
; 0.713  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[2]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.833      ;
; 0.714  ; vsm:my_vsm|state.wait_sw     ; vsm:my_vsm|time_count[1]     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.834      ;
; 0.738  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.out_pulse   ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.858      ;
; 0.739  ; vsm:my_vsm|state.idle        ; vsm:my_vsm|state.wait_sw     ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 0.000        ; 0.036      ; 0.859      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.083 ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk         ; 0.000        ; 1.181      ; 1.317      ;
; 0.249  ; counter[3]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.335      ;
; 0.250  ; counter[3]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.336      ;
; 0.263  ; counter[6]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.349      ;
; 0.266  ; counter[6]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.352      ;
; 0.266  ; counter[4]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.352      ;
; 0.267  ; counter[6]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.353      ;
; 0.269  ; counter[4]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.355      ;
; 0.271  ; counter[4]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.357      ;
; 0.293  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.415      ;
; 0.295  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.416      ;
; 0.304  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.306  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.308  ; counter[1]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.394      ;
; 0.308  ; counter[1]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.394      ;
; 0.315  ; counter[6]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.399      ;
; 0.318  ; counter[3]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.402      ;
; 0.319  ; counter[3]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.403      ;
; 0.319  ; counter[3]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.403      ;
; 0.323  ; counter[5]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.409      ;
; 0.323  ; counter[7]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.409      ;
; 0.326  ; counter[5]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.412      ;
; 0.326  ; counter[5]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.412      ;
; 0.327  ; counter[5]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.413      ;
; 0.327  ; counter[5]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.413      ;
; 0.329  ; counter[1]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.413      ;
; 0.334  ; counter[1]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.418      ;
; 0.350  ; counter[0]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.436      ;
; 0.352  ; counter[2]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.438      ;
; 0.362  ; counter[0]                                                                                       ; inner_ind0[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.448      ;
; 0.365  ; counter[2]                                                                                       ; inner_ind0[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.451      ;
; 0.367  ; counter[7]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.453      ;
; 0.367  ; counter[4]                                                                                       ; inner_ind1[1]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.453      ;
; 0.369  ; counter[5]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.455      ;
; 0.369  ; counter[4]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.455      ;
; 0.370  ; counter[6]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.456      ;
; 0.373  ; counter[4]                                                                                       ; inner_ind1[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.459      ;
; 0.373  ; counter[7]                                                                                       ; inner_ind1[4]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.459      ;
; 0.375  ; counter[7]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.461      ;
; 0.376  ; counter[6]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.462      ;
; 0.377  ; counter[7]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.461      ;
; 0.377  ; counter[6]                                                                                       ; inner_ind1[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.463      ;
; 0.380  ; counter[7]                                                                                       ; inner_ind1[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.466      ;
; 0.384  ; counter[7]                                                                                       ; inner_ind1[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.028     ; 0.470      ;
; 0.388  ; counter[2]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.472      ;
; 0.388  ; counter[2]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.472      ;
; 0.388  ; counter[2]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.472      ;
; 0.388  ; counter[2]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.472      ;
; 0.388  ; counter[2]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.472      ;
; 0.429  ; counter[4]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.513      ;
; 0.431  ; counter[1]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.515      ;
; 0.433  ; counter[0]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.517      ;
; 0.436  ; counter[1]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.520      ;
; 0.436  ; counter[0]                                                                                       ; inner_ind0[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.520      ;
; 0.441  ; counter[0]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.525      ;
; 0.442  ; counter[1]                                                                                       ; inner_ind0[3]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.526      ;
; 0.442  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.563      ;
; 0.443  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.443  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.564      ;
; 0.444  ; counter[0]                                                                                       ; inner_ind0[0]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.528      ;
; 0.446  ; counter[0]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.530      ;
; 0.452  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.574      ;
; 0.455  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.576      ;
; 0.456  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.456  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.577      ;
; 0.505  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.627      ;
; 0.506  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.627      ;
; 0.508  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.629      ;
; 0.509  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.630      ;
; 0.509  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.630      ;
; 0.516  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.637      ;
; 0.518  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.639      ;
; 0.519  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.519  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.640      ;
; 0.521  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.642      ;
; 0.522  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.522  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.522  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.643      ;
; 0.543  ; counter[3]                                                                                       ; inner_ind0[5]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.627      ;
; 0.546  ; counter[5]                                                                                       ; inner_ind1[6]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.630      ;
; 0.550  ; counter[3]                                                                                       ; inner_ind0[2]                                                                                    ; vsm:my_vsm|pulse_reg                                                                             ; clk         ; 0.000        ; -0.030     ; 0.634      ;
; 0.572  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.693      ;
; 0.572  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ; clk                                                                                              ; clk         ; 0.000        ; 0.037      ; 0.693      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'vsm:my_vsm|pulse_reg'                                                                      ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; Slack ; From Node  ; To Node    ; Launch Clock         ; Latch Clock          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+
; 0.193 ; counter[0] ; counter[0] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.314      ;
; 0.314 ; counter[2] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.435      ;
; 0.315 ; counter[3] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.436      ;
; 0.321 ; counter[1] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; counter[0] ; counter[1] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.443      ;
; 0.332 ; counter[4] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; counter[6] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; counter[5] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.455      ;
; 0.334 ; counter[7] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.455      ;
; 0.463 ; counter[2] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.584      ;
; 0.473 ; counter[3] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; counter[0] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.595      ;
; 0.474 ; counter[1] ; counter[2] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; counter[3] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.597      ;
; 0.477 ; counter[0] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.598      ;
; 0.477 ; counter[1] ; counter[3] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.598      ;
; 0.481 ; counter[6] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.602      ;
; 0.481 ; counter[4] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.602      ;
; 0.492 ; counter[5] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.613      ;
; 0.495 ; counter[5] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.616      ;
; 0.526 ; counter[2] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; counter[2] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.650      ;
; 0.539 ; counter[3] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; counter[0] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.661      ;
; 0.540 ; counter[1] ; counter[4] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.661      ;
; 0.542 ; counter[3] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; counter[0] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.664      ;
; 0.543 ; counter[1] ; counter[5] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.664      ;
; 0.544 ; counter[4] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.665      ;
; 0.547 ; counter[4] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.668      ;
; 0.592 ; counter[2] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.713      ;
; 0.595 ; counter[2] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.716      ;
; 0.606 ; counter[0] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.727      ;
; 0.606 ; counter[1] ; counter[6] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.727      ;
; 0.609 ; counter[0] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.730      ;
; 0.609 ; counter[1] ; counter[7] ; vsm:my_vsm|pulse_reg ; vsm:my_vsm|pulse_reg ; 0.000        ; 0.037      ; 0.730      ;
+-------+------------+------------+----------------------+----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[4]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[5]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[6]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[7]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[8]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[9]  ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                          ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                           ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                           ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[0]|clk                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[2]|clk                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[3]|clk                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[5]|clk                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[6]|clk                                                                                ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[6]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[1]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind0[4]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[0]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[1]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[2]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[3]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[4]|clk                                                                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inner_ind1[5]|clk                                                                                ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                      ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                        ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                      ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[1]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[4]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[0]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[1]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[2]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[3]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[4]                                                                                    ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[5]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[0]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[2]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[3]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[5]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind0[6]                                                                                    ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; inner_ind1[6]                                                                                    ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[0]  ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[1]  ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[2]  ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[3]  ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]'                                                                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|pulse_reg                                                                 ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.idle                                                                ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count1                                                         ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.load_count2                                                         ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.out_pulse                                                           ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_sw                                                             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time1                                                          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|state.wait_time2                                                          ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[0]                                                             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[1]                                                             ;
; 0.327  ; 0.543        ; 0.216          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; vsm:my_vsm|time_count[2]                                                             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.473  ; 0.473        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|q                ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|inclk[0] ;
; 0.526  ; 0.526        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_counter|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~clkctrl|outclk   ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|pulse_reg|clk                                                                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.idle|clk                                                                ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count1|clk                                                         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.load_count2|clk                                                         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.out_pulse|clk                                                           ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_sw|clk                                                             ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time1|clk                                                          ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|state.wait_time2|clk                                                          ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[0]|clk                                                             ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[1]|clk                                                             ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; Rise       ; my_vsm|time_count[2]|clk                                                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'vsm:my_vsm|pulse_reg'                                                                  ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]                        ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]                        ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg|q                ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|inclk[0] ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; my_vsm|pulse_reg~clkctrl|outclk   ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[0]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[1]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[2]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[3]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[4]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[5]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[6]|clk                    ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; vsm:my_vsm|pulse_reg ; Rise       ; counter[7]|clk                    ;
+--------+--------------+----------------+------------------+----------------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1.541 ; 2.171 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.702 ; -1.238 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 3.680 ; 3.804 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 3.563 ; 3.679 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 3.516 ; 3.610 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 3.680 ; 3.804 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 3.583 ; 3.697 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 3.654 ; 3.758 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 3.571 ; 3.666 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 3.528 ; 3.620 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 4.454 ; 4.616 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 3.496 ; 3.581 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 3.529 ; 3.623 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 4.454 ; 4.616 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 3.798 ; 3.933 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 3.619 ; 3.718 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 3.647 ; 3.776 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 3.770 ; 3.939 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 3.288 ; 3.381 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 1.816 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 1.879 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 3.403 ; 3.493 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 3.450 ; 3.562 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 3.403 ; 3.493 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 3.559 ; 3.678 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 3.465 ; 3.575 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 3.534 ; 3.634 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 3.454 ; 3.546 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 3.414 ; 3.503 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 3.383 ; 3.464 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 3.383 ; 3.464 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 3.414 ; 3.504 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 4.340 ; 4.498 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 3.675 ; 3.806 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 3.501 ; 3.596 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 3.528 ; 3.652 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 3.648 ; 3.812 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 3.186 ; 3.276 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 1.766 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 1.828 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                             ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                             ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -1.629  ; -0.177 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                              ; -1.629  ; -0.083 ; N/A      ; N/A     ; -3.000              ;
;  counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -1.594  ; -0.177 ; N/A      ; N/A     ; -1.487              ;
;  vsm:my_vsm|pulse_reg                                                                             ; -1.371  ; 0.193  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                                                                                   ; -43.019 ; -0.26  ; 0.0      ; 0.0     ; -68.428             ;
;  clk                                                                                              ; -24.394 ; -0.083 ; N/A      ; N/A     ; -40.175             ;
;  counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -11.252 ; -0.177 ; N/A      ; N/A     ; -16.357             ;
;  vsm:my_vsm|pulse_reg                                                                             ; -7.373  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
+---------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 3.482 ; 3.754 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                     ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                  ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+
; in        ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; -0.702 ; -1.238 ; Rise       ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ;
+-----------+--------------------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 7.984 ; 7.770 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 7.625 ; 7.532 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 7.633 ; 7.448 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 7.896 ; 7.770 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 7.677 ; 7.588 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 7.984 ; 7.737 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 7.736 ; 7.562 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 7.644 ; 7.482 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 8.999 ; 9.015 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 7.520 ; 7.407 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 7.559 ; 7.444 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 8.999 ; 9.015 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 8.230 ; 8.040 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 7.824 ; 7.640 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 7.875 ; 7.766 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 7.985 ; 7.944 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 6.985 ; 6.947 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 3.688 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 3.671 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+------------+----------------------+-------+-------+------------+----------------------+
; Data Port  ; Clock Port           ; Rise  ; Fall  ; Clock Edge ; Clock Reference      ;
+------------+----------------------+-------+-------+------------+----------------------+
; ind0[*]    ; clk                  ; 3.403 ; 3.493 ; Rise       ; clk                  ;
;  ind0[0]   ; clk                  ; 3.450 ; 3.562 ; Rise       ; clk                  ;
;  ind0[1]   ; clk                  ; 3.403 ; 3.493 ; Rise       ; clk                  ;
;  ind0[2]   ; clk                  ; 3.559 ; 3.678 ; Rise       ; clk                  ;
;  ind0[3]   ; clk                  ; 3.465 ; 3.575 ; Rise       ; clk                  ;
;  ind0[4]   ; clk                  ; 3.534 ; 3.634 ; Rise       ; clk                  ;
;  ind0[5]   ; clk                  ; 3.454 ; 3.546 ; Rise       ; clk                  ;
;  ind0[6]   ; clk                  ; 3.414 ; 3.503 ; Rise       ; clk                  ;
; ind1[*]    ; clk                  ; 3.383 ; 3.464 ; Rise       ; clk                  ;
;  ind1[0]   ; clk                  ; 3.383 ; 3.464 ; Rise       ; clk                  ;
;  ind1[1]   ; clk                  ; 3.414 ; 3.504 ; Rise       ; clk                  ;
;  ind1[2]   ; clk                  ; 4.340 ; 4.498 ; Rise       ; clk                  ;
;  ind1[3]   ; clk                  ; 3.675 ; 3.806 ; Rise       ; clk                  ;
;  ind1[4]   ; clk                  ; 3.501 ; 3.596 ; Rise       ; clk                  ;
;  ind1[5]   ; clk                  ; 3.528 ; 3.652 ; Rise       ; clk                  ;
;  ind1[6]   ; clk                  ; 3.648 ; 3.812 ; Rise       ; clk                  ;
; out_outclk ; clk                  ; 3.186 ; 3.276 ; Rise       ; clk                  ;
; out_pulse  ; vsm:my_vsm|pulse_reg ; 1.766 ;       ; Rise       ; vsm:my_vsm|pulse_reg ;
; out_pulse  ; vsm:my_vsm|pulse_reg ;       ; 1.828 ; Fall       ; vsm:my_vsm|pulse_reg ;
+------------+----------------------+-------+-------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ind0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind0[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind1[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_outclk    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_pulse     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ind0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ind0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ind0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ind0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ind1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; ind1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ind1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ind1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ind1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ind1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; out_outclk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_pulse     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ind0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ind0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ind0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ind0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ind1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; ind1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ind1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ind1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ind1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ind1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; out_outclk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_pulse     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ind0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ind0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ind0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ind0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ind1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ind1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ind1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ind1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ind1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ind1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out_outclk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_pulse     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                              ; clk                                                                                              ; 65       ; 0        ; 0        ; 0        ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; clk                                                                                              ; 56       ; 0        ; 0        ; 0        ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 82       ; 0        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1        ; 1        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; vsm:my_vsm|pulse_reg                                                                             ; 36       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                              ; clk                                                                                              ; 65       ; 0        ; 0        ; 0        ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; clk                                                                                              ; 1        ; 1        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; clk                                                                                              ; 56       ; 0        ; 0        ; 0        ;
; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 82       ; 0        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] ; 1        ; 1        ; 0        ; 0        ;
; vsm:my_vsm|pulse_reg                                                                             ; vsm:my_vsm|pulse_reg                                                                             ; 36       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 27 21:26:39 2020
Info: Command: quartus_sta lab1 -c lab1
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name vsm:my_vsm|pulse_reg vsm:my_vsm|pulse_reg
    Info (332105): create_clock -period 1.000 -name counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10]
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.629
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.629       -24.394 clk 
    Info (332119):    -1.594       -11.252 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -1.371        -7.373 vsm:my_vsm|pulse_reg 
Info (332146): Worst-case hold slack is -0.072
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.072        -0.072 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):     0.071         0.000 clk 
    Info (332119):     0.465         0.000 vsm:my_vsm|pulse_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.175 clk 
    Info (332119):    -1.487       -16.357 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -1.487       -11.896 vsm:my_vsm|pulse_reg 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.383
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.383        -9.319 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -1.341       -19.672 clk 
    Info (332119):    -1.118        -5.960 vsm:my_vsm|pulse_reg 
Info (332146): Worst-case hold slack is 0.052
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.052         0.000 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):     0.180         0.000 clk 
    Info (332119):     0.416         0.000 vsm:my_vsm|pulse_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -40.175 clk 
    Info (332119):    -1.487       -16.357 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -1.487       -11.896 vsm:my_vsm|pulse_reg 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.154        -0.370 clk 
    Info (332119):    -0.105        -0.300 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -0.036        -0.036 vsm:my_vsm|pulse_reg 
Info (332146): Worst-case hold slack is -0.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.177        -0.177 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -0.083        -0.083 clk 
    Info (332119):     0.193         0.000 vsm:my_vsm|pulse_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -29.589 clk 
    Info (332119):    -1.000       -11.000 counter:my_counter|lpm_counter:LPM_COUNTER_component|cntr_sqh:auto_generated|counter_reg_bit[10] 
    Info (332119):    -1.000        -8.000 vsm:my_vsm|pulse_reg 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 487 megabytes
    Info: Processing ended: Sun Sep 27 21:26:43 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


