// Seed: 2000930721
module module_0 (
    input tri1 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri0 id_5
);
  wire id_7;
  ;
  bit id_8;
  initial begin : LABEL_0
    id_8 <= id_7;
  end
  assign module_1.id_8 = 0;
  assign id_8 = id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    output wire id_9,
    output supply1 id_10
);
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_8,
      id_7,
      id_1
  );
endmodule
