
ubuntu-preinstalled/gapplication:     file format elf32-littlearm


Disassembly of section .init:

00000e94 <.init>:
 e94:	push	{r3, lr}
 e98:	bl	1614 <__cxa_finalize@plt+0x4c0>
 e9c:	pop	{r3, pc}

Disassembly of section .plt:

00000ea0 <g_free@plt-0x14>:
     ea0:	push	{lr}		; (str lr, [sp, #-4]!)
     ea4:	ldr	lr, [pc, #4]	; eb0 <g_free@plt-0x4>
     ea8:	add	lr, pc, lr
     eac:	ldr	pc, [lr, #8]!
     eb0:	andeq	r2, r1, r0, asr #32

00000eb4 <g_free@plt>:
     eb4:	add	ip, pc, #0, 12
     eb8:	add	ip, ip, #73728	; 0x12000
     ebc:	ldr	pc, [ip, #64]!	; 0x40

00000ec0 <g_desktop_app_info_get_boolean@plt>:
     ec0:	add	ip, pc, #0, 12
     ec4:	add	ip, ip, #73728	; 0x12000
     ec8:	ldr	pc, [ip, #56]!	; 0x38

00000ecc <abort@plt>:
     ecc:	add	ip, pc, #0, 12
     ed0:	add	ip, ip, #73728	; 0x12000
     ed4:	ldr	pc, [ip, #48]!	; 0x30

00000ed8 <g_variant_ref_sink@plt>:
     ed8:	add	ip, pc, #0, 12
     edc:	add	ip, ip, #73728	; 0x12000
     ee0:	ldr	pc, [ip, #40]!	; 0x28

00000ee4 <__libc_start_main@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #73728	; 0x12000
     eec:	ldr	pc, [ip, #32]!

00000ef0 <g_variant_builder_add@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #73728	; 0x12000
     ef8:	ldr	pc, [ip, #24]!

00000efc <g_print@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #73728	; 0x12000
     f04:	ldr	pc, [ip, #16]!

00000f08 <g_variant_builder_init@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #73728	; 0x12000
     f10:	ldr	pc, [ip, #8]!

00000f14 <g_variant_builder_add_value@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #73728	; 0x12000
     f1c:	ldr	pc, [ip, #0]!

00000f20 <__gmon_start__@plt>:
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #69632	; 0x11000
     f28:	ldr	pc, [ip, #4088]!	; 0xff8

00000f2c <g_object_unref@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #69632	; 0x11000
     f34:	ldr	pc, [ip, #4080]!	; 0xff0

00000f38 <g_app_info_get_id@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #69632	; 0x11000
     f40:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f44 <g_strconcat@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #69632	; 0x11000
     f4c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f50 <g_printerr@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #69632	; 0x11000
     f58:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f5c <g_string_printf@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #69632	; 0x11000
     f64:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f68 <g_dbus_connection_call_sync@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #69632	; 0x11000
     f70:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f74 <g_string_new@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #69632	; 0x11000
     f7c:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f80 <bindtextdomain@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #69632	; 0x11000
     f88:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f8c <g_app_info_get_type@plt>:
     f8c:	add	ip, pc, #0, 12
     f90:	add	ip, ip, #69632	; 0x11000
     f94:	ldr	pc, [ip, #4016]!	; 0xfb0

00000f98 <g_strndup@plt>:
     f98:	add	ip, pc, #0, 12
     f9c:	add	ip, ip, #69632	; 0x11000
     fa0:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fa4 <g_strv_length@plt>:
     fa4:	add	ip, pc, #0, 12
     fa8:	add	ip, ip, #69632	; 0x11000
     fac:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fb0 <g_desktop_app_info_new@plt>:
     fb0:	add	ip, pc, #0, 12
     fb4:	add	ip, ip, #69632	; 0x11000
     fb8:	ldr	pc, [ip, #3992]!	; 0xf98

00000fbc <g_desktop_app_info_get_type@plt>:
     fbc:	add	ip, pc, #0, 12
     fc0:	add	ip, ip, #69632	; 0x11000
     fc4:	ldr	pc, [ip, #3984]!	; 0xf90

00000fc8 <bind_textdomain_codeset@plt>:
     fc8:	add	ip, pc, #0, 12
     fcc:	add	ip, ip, #69632	; 0x11000
     fd0:	ldr	pc, [ip, #3976]!	; 0xf88

00000fd4 <dcgettext@plt>:
     fd4:	add	ip, pc, #0, 12
     fd8:	add	ip, ip, #69632	; 0x11000
     fdc:	ldr	pc, [ip, #3968]!	; 0xf80

00000fe0 <g_variant_new_string@plt>:
     fe0:	add	ip, pc, #0, 12
     fe4:	add	ip, ip, #69632	; 0x11000
     fe8:	ldr	pc, [ip, #3960]!	; 0xf78

00000fec <g_variant_parse_error_print_context@plt>:
     fec:	add	ip, pc, #0, 12
     ff0:	add	ip, ip, #69632	; 0x11000
     ff4:	ldr	pc, [ip, #3952]!	; 0xf70

00000ff8 <g_string_free@plt>:
     ff8:	add	ip, pc, #0, 12
     ffc:	add	ip, ip, #69632	; 0x11000
    1000:	ldr	pc, [ip, #3944]!	; 0xf68

00001004 <g_variant_type_checked_@plt>:
    1004:	add	ip, pc, #0, 12
    1008:	add	ip, ip, #69632	; 0x11000
    100c:	ldr	pc, [ip, #3936]!	; 0xf60

00001010 <strlen@plt>:
    1010:	add	ip, pc, #0, 12
    1014:	add	ip, ip, #69632	; 0x11000
    1018:	ldr	pc, [ip, #3928]!	; 0xf58

0000101c <setlocale@plt>:
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #69632	; 0x11000
    1024:	ldr	pc, [ip, #3920]!	; 0xf50

00001028 <g_variant_builder_end@plt>:
    1028:	add	ip, pc, #0, 12
    102c:	add	ip, ip, #69632	; 0x11000
    1030:	ldr	pc, [ip, #3912]!	; 0xf48

00001034 <g_getenv@plt>:
    1034:	add	ip, pc, #0, 12
    1038:	add	ip, ip, #69632	; 0x11000
    103c:	ldr	pc, [ip, #3904]!	; 0xf40

00001040 <g_file_new_for_commandline_arg@plt>:
    1040:	add	ip, pc, #0, 12
    1044:	add	ip, ip, #69632	; 0x11000
    1048:	ldr	pc, [ip, #3896]!	; 0xf38

0000104c <g_variant_parse@plt>:
    104c:	add	ip, pc, #0, 12
    1050:	add	ip, ip, #69632	; 0x11000
    1054:	ldr	pc, [ip, #3888]!	; 0xf30

00001058 <g_file_get_uri@plt>:
    1058:	add	ip, pc, #0, 12
    105c:	add	ip, ip, #69632	; 0x11000
    1060:	ldr	pc, [ip, #3880]!	; 0xf28

00001064 <g_variant_builder_clear@plt>:
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #69632	; 0x11000
    106c:	ldr	pc, [ip, #3872]!	; 0xf20

00001070 <g_list_delete_link@plt>:
    1070:	add	ip, pc, #0, 12
    1074:	add	ip, ip, #69632	; 0x11000
    1078:	ldr	pc, [ip, #3864]!	; 0xf18

0000107c <g_type_check_instance_is_a@plt>:
    107c:	add	ip, pc, #0, 12
    1080:	add	ip, ip, #69632	; 0x11000
    1084:	ldr	pc, [ip, #3856]!	; 0xf10

00001088 <strstr@plt>:
    1088:	add	ip, pc, #0, 12
    108c:	add	ip, ip, #69632	; 0x11000
    1090:	ldr	pc, [ip, #3848]!	; 0xf08

00001094 <g_desktop_app_info_list_actions@plt>:
    1094:	add	ip, pc, #0, 12
    1098:	add	ip, ip, #69632	; 0x11000
    109c:	ldr	pc, [ip, #3840]!	; 0xf00

000010a0 <g_type_check_instance_cast@plt>:
    10a0:	add	ip, pc, #0, 12
    10a4:	add	ip, ip, #69632	; 0x11000
    10a8:	ldr	pc, [ip, #3832]!	; 0xef8

000010ac <__stack_chk_fail@plt>:
    10ac:	add	ip, pc, #0, 12
    10b0:	add	ip, ip, #69632	; 0x11000
    10b4:	ldr	pc, [ip, #3824]!	; 0xef0

000010b8 <g_variant_unref@plt>:
    10b8:	add	ip, pc, #0, 12
    10bc:	add	ip, ip, #69632	; 0x11000
    10c0:	ldr	pc, [ip, #3816]!	; 0xee8

000010c4 <g_action_name_is_valid@plt>:
    10c4:	add	ip, pc, #0, 12
    10c8:	add	ip, ip, #69632	; 0x11000
    10cc:	ldr	pc, [ip, #3808]!	; 0xee0

000010d0 <g_dbus_is_name@plt>:
    10d0:	add	ip, pc, #0, 12
    10d4:	add	ip, ip, #69632	; 0x11000
    10d8:	ldr	pc, [ip, #3800]!	; 0xed8

000010dc <g_bus_get_sync@plt>:
    10dc:	add	ip, pc, #0, 12
    10e0:	add	ip, ip, #69632	; 0x11000
    10e4:	ldr	pc, [ip, #3792]!	; 0xed0

000010e8 <textdomain@plt>:
    10e8:	add	ip, pc, #0, 12
    10ec:	add	ip, ip, #69632	; 0x11000
    10f0:	ldr	pc, [ip, #3784]!	; 0xec8

000010f4 <g_app_info_get_all@plt>:
    10f4:	add	ip, pc, #0, 12
    10f8:	add	ip, ip, #69632	; 0x11000
    10fc:	ldr	pc, [ip, #3776]!	; 0xec0

00001100 <g_error_free@plt>:
    1100:	add	ip, pc, #0, 12
    1104:	add	ip, ip, #69632	; 0x11000
    1108:	ldr	pc, [ip, #3768]!	; 0xeb8

0000110c <g_str_has_suffix@plt>:
    110c:	add	ip, pc, #0, 12
    1110:	add	ip, ip, #69632	; 0x11000
    1114:	ldr	pc, [ip, #3760]!	; 0xeb0

00001118 <g_variant_new_take_string@plt>:
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #69632	; 0x11000
    1120:	ldr	pc, [ip, #3752]!	; 0xea8

00001124 <g_string_append@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #69632	; 0x11000
    112c:	ldr	pc, [ip, #3744]!	; 0xea0

00001130 <g_string_append_printf@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #69632	; 0x11000
    1138:	ldr	pc, [ip, #3736]!	; 0xe98

0000113c <g_str_equal@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #69632	; 0x11000
    1144:	ldr	pc, [ip, #3728]!	; 0xe90

00001148 <g_variant_new@plt>:
    1148:	add	ip, pc, #0, 12
    114c:	add	ip, ip, #69632	; 0x11000
    1150:	ldr	pc, [ip, #3720]!	; 0xe88

00001154 <__cxa_finalize@plt>:
    1154:	add	ip, pc, #0, 12
    1158:	add	ip, ip, #69632	; 0x11000
    115c:	ldr	pc, [ip, #3712]!	; 0xe80

Disassembly of section .text:

00001160 <.text>:
    1160:	blmi	ffdd3d40 <__cxa_finalize@plt+0xffdd2bec>
    1164:	ldrbmi	lr, [r0, sp, lsr #18]!
    1168:	cfldrdmi	mvd4, [r6], #488	; 0x1e8
    116c:	ldmibmi	r6!, {r0, r2, r3, r9, sl, lr}^
    1170:	ldmpl	r3, {r1, r2, r4, r7, ip, sp, pc}^
    1174:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    1178:	andcs	r4, r6, r6, lsl #12
    117c:	tstls	r5, #1769472	; 0x1b0000
    1180:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1184:	svc	0x004af7ff
    1188:			; <UNDEFINED> instruction: 0xf7ff4620
    118c:	stmibmi	pc!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    1190:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1194:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
    1198:	strtmi	r4, [r0], -sp, ror #19
    119c:			; <UNDEFINED> instruction: 0xf7ff4479
    11a0:	mcrcs	15, 0, lr, cr1, cr4, {0}
    11a4:	stmibmi	fp!, {r0, r1, r2, r4, r6, r8, sl, fp, ip, lr, pc}^
    11a8:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    11ac:	svc	0x00c6f7ff
    11b0:	teqle	ip, r0, lsl #16
    11b4:	stmdavs	r8!, {r3, r5, r6, r7, r9, sl, fp, lr}^
    11b8:			; <UNDEFINED> instruction: 0x4631447e
    11bc:	svc	0x00bef7ff
    11c0:	stmdacs	r0, {r2, r9, sl, lr}
    11c4:	addhi	pc, pc, r0, asr #32
    11c8:	stmdavs	r8!, {r2, r5, r6, r7, r8, fp, lr}^
    11cc:			; <UNDEFINED> instruction: 0xf7ff4479
    11d0:	stmdacs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    11d4:	addshi	pc, r3, r0, asr #32
    11d8:	stmdavs	r8!, {r0, r5, r6, r7, r8, fp, lr}^
    11dc:	tstls	r3, r9, ror r4
    11e0:	svc	0x00acf7ff
    11e4:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
    11e8:	ldmibmi	lr, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    11ec:	ldrbtmi	r6, [r9], #-2152	; 0xfffff798
    11f0:			; <UNDEFINED> instruction: 0xf7ff9103
    11f4:	stmdbls	r3, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    11f8:	stmdacs	r0, {r2, r9, sl, lr}
    11fc:	sbcshi	pc, r3, r0, asr #32
    1200:	stmdavs	r8!, {r0, r3, r4, r6, r7, r9, sl, fp, lr}^
    1204:			; <UNDEFINED> instruction: 0x4631447e
    1208:	svc	0x0098f7ff
    120c:			; <UNDEFINED> instruction: 0xf0402800
    1210:	ldmibmi	r6, {r3, r4, r8, pc}^
    1214:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1218:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
    121c:			; <UNDEFINED> instruction: 0xf7ff6869
    1220:			; <UNDEFINED> instruction: 0x4621ee98
    1224:			; <UNDEFINED> instruction: 0xf0004620
    1228:	strmi	pc, [r4], -fp, lsr #22
    122c:	stmiavs	r9!, {r2, sp, lr, pc}
    1230:			; <UNDEFINED> instruction: 0xf0002001
    1234:	strmi	pc, [r4], -r5, lsr #22
    1238:	blmi	ff053d74 <__cxa_finalize@plt+0xff052c20>
    123c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1240:	blls	55b2b0 <__cxa_finalize@plt+0x55a15c>
    1244:			; <UNDEFINED> instruction: 0xf04f405a
    1248:			; <UNDEFINED> instruction: 0xf0400300
    124c:			; <UNDEFINED> instruction: 0x46208175
    1250:	pop	{r1, r2, r4, ip, sp, pc}
    1254:	strdcs	r8, [r0, -r0]
    1258:			; <UNDEFINED> instruction: 0xf0002001
    125c:			; <UNDEFINED> instruction: 0x4604fb11
    1260:			; <UNDEFINED> instruction: 0xf105e7ea
    1264:	ldrtmi	r0, [r0], -r8, lsl #12
    1268:	stc2	0, cr15, [r6], {0}
    126c:	eorsle	r2, r8, r0, lsl #16
    1270:	blcs	1b624 <__cxa_finalize@plt+0x1a4d0>
    1274:	msrhi	CPSR_sc, r0
    1278:	ldmibmi	lr!, {r0, r2, r8, r9, sl, fp, sp, pc}
    127c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1280:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1284:			; <UNDEFINED> instruction: 0xf7ffe00d
    1288:			; <UNDEFINED> instruction: 0x4604eedc
    128c:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1290:	svc	0x0042f7ff
    1294:	ldrtmi	r4, [r8], -r1, lsl #12
    1298:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    129c:			; <UNDEFINED> instruction: 0xf7ff4620
    12a0:			; <UNDEFINED> instruction: 0xf856ee46
    12a4:	stmdacs	r0, {r2, r8, r9, sl, fp}
    12a8:	stmiavs	ip!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    12ac:	blx	5bd2b4 <__cxa_finalize@plt+0x5bc160>
    12b0:			; <UNDEFINED> instruction: 0x46024639
    12b4:	ldrbtmi	r4, [r8], #-2224	; 0xfffff750
    12b8:	svc	0x0046f7ff
    12bc:	ldrbtmi	r4, [r9], #-2479	; 0xfffff651
    12c0:	strtmi	r4, [r0], -r2, lsl #12
    12c4:	blx	123d2cc <__cxa_finalize@plt+0x123c178>
    12c8:	ldr	r4, [r5, r4, lsl #12]!
    12cc:	andcs	r4, r5, #172, 18	; 0x2b0000
    12d0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    12d4:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
    12d8:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
    12dc:			; <UNDEFINED> instruction: 0xf7ff4638
    12e0:	strcs	lr, [r1], #-3778	; 0xfffff13e
    12e4:			; <UNDEFINED> instruction: 0xf105e7a8
    12e8:			; <UNDEFINED> instruction: 0xf7ff0008
    12ec:			; <UNDEFINED> instruction: 0x4604ee5c
    12f0:	cmple	r3, r0, lsl #16
    12f4:	ldrbtmi	r4, [r8], #-2211	; 0xfffff75d
    12f8:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    12fc:			; <UNDEFINED> instruction: 0xf105e79c
    1300:			; <UNDEFINED> instruction: 0xf7ff0008
    1304:	stmdacs	r0, {r4, r6, r9, sl, fp, sp, lr, pc}
    1308:	addshi	pc, r5, r0, asr #32
    130c:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    1310:			; <UNDEFINED> instruction: 0xf8df4f9d
    1314:			; <UNDEFINED> instruction: 0xf8df8278
    1318:	ldrbtmi	r9, [pc], #-632	; 1320 <__cxa_finalize@plt+0x1cc>
    131c:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    1320:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
    1324:	ldmdavs	r5!, {r3, r7, ip, lr, pc}
    1328:			; <UNDEFINED> instruction: 0xf7ffb185
    132c:	stmdavs	fp!, {r3, r6, r9, sl, fp, sp, lr, pc}
    1330:	tstlt	r3, r1, lsl #12
    1334:	addsmi	r6, r8, #1769472	; 0x1b0000
    1338:	strtmi	sp, [r8], -r3
    133c:	mrc	7, 4, APSR_nzcv, cr14, cr15, {7}
    1340:	ldrtmi	fp, [r9], -r0, lsr #2
    1344:			; <UNDEFINED> instruction: 0xf7ff4628
    1348:	stmdblt	r0, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    134c:			; <UNDEFINED> instruction: 0x46304631
    1350:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1354:	strtmi	r4, [r8], -r6, lsl #12
    1358:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    135c:			; <UNDEFINED> instruction: 0xf7ffe7e1
    1360:			; <UNDEFINED> instruction: 0x4601ee16
    1364:			; <UNDEFINED> instruction: 0xf7ff4628
    1368:			; <UNDEFINED> instruction: 0xf7ffee9c
    136c:	strbmi	lr, [r1], -r6, ror #27
    1370:			; <UNDEFINED> instruction: 0xf7ff4682
    1374:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    1378:	ldrbmi	sp, [r0], -r8, ror #1
    137c:	mcr	7, 2, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1380:	ldrbmi	r4, [r0], -r1, lsl #12
    1384:			; <UNDEFINED> instruction: 0xf7ff3908
    1388:	strmi	lr, [r2], r8, lsl #28
    138c:	ldrbmi	r4, [r1], -r8, asr #12
    1390:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    1394:			; <UNDEFINED> instruction: 0xf7ff4650
    1398:	ldrb	lr, [r7, lr, lsl #27]
    139c:			; <UNDEFINED> instruction: 0xf0004630
    13a0:			; <UNDEFINED> instruction: 0x4604fbd9
    13a4:			; <UNDEFINED> instruction: 0xf105e748
    13a8:			; <UNDEFINED> instruction: 0xf0000008
    13ac:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    13b0:	stmiavs	ip!, {r0, r1, r2, r4, r7, ip, lr, pc}^
    13b4:	stccs	6, cr4, [r0], {32}
    13b8:	addshi	pc, r3, r0
    13bc:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    13c0:	rsbsle	r2, r4, r0, lsl #16
    13c4:	svcge	0x00054873
    13c8:			; <UNDEFINED> instruction: 0xf7ff4478
    13cc:			; <UNDEFINED> instruction: 0x4601ee1c
    13d0:			; <UNDEFINED> instruction: 0xf7ff4638
    13d4:	stmdbvs	r9!, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    13d8:			; <UNDEFINED> instruction: 0xf04fb1d9
    13dc:	cdpge	8, 0, cr0, cr4, cr0, {0}
    13e0:	strls	r4, [r0], -r3, asr #12
    13e4:	strbmi	r4, [r0], -r2, asr #12
    13e8:	andshi	pc, r0, sp, asr #17
    13ec:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    13f0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    13f4:	addhi	pc, r8, r0
    13f8:	strmi	r4, [r2], -r7, ror #18
    13fc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1400:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1404:			; <UNDEFINED> instruction: 0xf7ff4630
    1408:	stmdbvs	fp!, {r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    140c:			; <UNDEFINED> instruction: 0xf47f2b00
    1410:	stmiavs	sp!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    1414:			; <UNDEFINED> instruction: 0xf962f000
    1418:	ldrtmi	r4, [sl], -r1, lsr #12
    141c:	ldmdami	pc, {r0, r1, r9, sl, lr}^	; <UNPREDICTABLE>
    1420:			; <UNDEFINED> instruction: 0xf7ff4478
    1424:	ldmdbmi	lr, {r1, r4, r7, r9, sl, fp, sp, lr, pc}^
    1428:			; <UNDEFINED> instruction: 0x46024479
    142c:			; <UNDEFINED> instruction: 0xf0004628
    1430:			; <UNDEFINED> instruction: 0x4604f993
    1434:	ldmdami	fp, {r8, r9, sl, sp, lr, pc}^
    1438:			; <UNDEFINED> instruction: 0xf0004478
    143c:	strmi	pc, [r4], -fp, lsl #23
    1440:			; <UNDEFINED> instruction: 0xf105e6fa
    1444:	ldrtmi	r0, [r1], -r8
    1448:	blx	fe5bd452 <__cxa_finalize@plt+0xfe5bc2fe>
    144c:			; <UNDEFINED> instruction: 0xf43f2800
    1450:	stmiavs	fp!, {r3, r6, r8, r9, sl, fp, sp, pc}^
    1454:	ldmdbmi	r4, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    1458:	strtmi	r2, [r0], -r5, lsl #4
    145c:			; <UNDEFINED> instruction: 0xf7ff4479
    1460:			; <UNDEFINED> instruction: 0xf7ffedba
    1464:			; <UNDEFINED> instruction: 0x4631ed76
    1468:			; <UNDEFINED> instruction: 0xf0004620
    146c:	stmdbmi	pc, {r0, r3, r9, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1470:	stmiavs	r8!, {r9, sp}
    1474:			; <UNDEFINED> instruction: 0xf7ff4479
    1478:	strmi	lr, [r6], -r6, ror #26
    147c:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1480:	ldrtmi	r4, [r0], -r7, lsl #12
    1484:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1488:	orrslt	r4, pc, #56, 12	; 0x3800000
    148c:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1490:	ldrbtmi	r4, [lr], #-3655	; 0xfffff1b9
    1494:	and	r1, r2, r5, lsl #30
    1498:			; <UNDEFINED> instruction: 0xf7ff4630
    149c:			; <UNDEFINED> instruction: 0xf855ed30
    14a0:	stmdbcs	r0, {r2, r8, r9, sl, fp, ip}
    14a4:			; <UNDEFINED> instruction: 0x4638d1f8
    14a8:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    14ac:	stmdbmi	r1, {r2, r6, r7, r9, sl, sp, lr, pc}^
    14b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    14b4:	stc	7, cr15, [lr, #1020]	; 0x3fc
    14b8:			; <UNDEFINED> instruction: 0xf7ff4621
    14bc:	strcs	lr, [r1], #-3402	; 0xfffff2b6
    14c0:	stmiavs	ip!, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    14c4:			; <UNDEFINED> instruction: 0xf90af000
    14c8:	ldmdami	fp!, {r0, r9, sl, lr}
    14cc:			; <UNDEFINED> instruction: 0xf7ff4478
    14d0:	ldmdbmi	sl!, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
    14d4:			; <UNDEFINED> instruction: 0x46024479
    14d8:			; <UNDEFINED> instruction: 0xf0004620
    14dc:			; <UNDEFINED> instruction: 0x4604f93d
    14e0:	ldmdbmi	r7!, {r1, r3, r5, r7, r9, sl, sp, lr, pc}
    14e4:	strcs	r2, [r1], #-517	; 0xfffffdfb
    14e8:			; <UNDEFINED> instruction: 0xf7ff4479
    14ec:			; <UNDEFINED> instruction: 0xf7ffed74
    14f0:			; <UNDEFINED> instruction: 0xe6a1ed30
    14f4:	andcs	r4, r5, #835584	; 0xcc000
    14f8:	ldrbtmi	r2, [r9], #-1025	; 0xfffffbff
    14fc:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1500:			; <UNDEFINED> instruction: 0xf7ff68a9
    1504:	ldr	lr, [r7], r6, lsr #26
    1508:	stmdals	r4, {r0, r3, r5, r8, fp, sp, lr}
    150c:	stcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    1510:	andcs	r4, r5, #737280	; 0xb4000
    1514:			; <UNDEFINED> instruction: 0x46044479
    1518:			; <UNDEFINED> instruction: 0xf7ff4630
    151c:			; <UNDEFINED> instruction: 0x4621ed5c
    1520:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1524:			; <UNDEFINED> instruction: 0xf7ff4638
    1528:	stmdals	r4, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    152c:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    1530:			; <UNDEFINED> instruction: 0xf7ff4620
    1534:	ldrb	lr, [r4], r0, asr #25
    1538:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    153c:	andeq	r1, r1, r4, lsl #27
    1540:	andeq	r0, r0, r4, lsl #2
    1544:	andeq	r0, r0, r0, lsl #25
    1548:	andeq	r0, r0, lr, asr fp
    154c:	andeq	r0, r0, sl, ror #24
    1550:	andeq	r0, r0, r4, ror ip
    1554:	andeq	r0, r0, lr, lsl #22
    1558:	andeq	r0, r0, r0, ror #24
    155c:	andeq	r0, r0, ip, asr ip
    1560:	andeq	r0, r0, ip, ror ip
    1564:	andeq	r1, r0, r2, ror r0
    1568:	muleq	r0, r4, sp
    156c:	strdeq	r0, [r0], -r6
    1570:			; <UNDEFINED> instruction: 0x00011cb0
    1574:	strdeq	r0, [r0], -sl
    1578:	andeq	r0, r0, r6, asr #23
    157c:	andeq	r0, r0, sl, asr #23
    1580:	andeq	r0, r0, lr, ror ip
    1584:	andeq	r0, r0, sl, lsr #22
    1588:	andeq	r0, r0, r2, lsr #22
    158c:	andeq	r0, r0, r0, lsr fp
    1590:	andeq	r0, r0, sl, lsr #24
    1594:	andeq	r0, r0, ip, asr fp
    1598:	andeq	r0, r0, lr, asr #22
    159c:	andeq	r0, r0, ip, asr fp
    15a0:	andeq	r0, r0, r0, ror #22
    15a4:	strdeq	r0, [r0], -ip
    15a8:	andeq	r0, r0, ip, asr #22
    15ac:	ldrdeq	r0, [r0], -r8
    15b0:			; <UNDEFINED> instruction: 0x00000ab6
    15b4:	andeq	r0, r0, lr, lsl #20
    15b8:	muleq	r0, r4, r9
    15bc:	muleq	r0, r8, r9
    15c0:	andeq	r0, r0, r8, lsr #19
    15c4:	andeq	r0, r0, r2, ror #21
    15c8:	andeq	r0, r0, r4, lsl sl
    15cc:	bleq	3d710 <__cxa_finalize@plt+0x3c5bc>
    15d0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    15d4:	strbtmi	fp, [sl], -r2, lsl #24
    15d8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    15dc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    15e0:	ldrmi	sl, [sl], #776	; 0x308
    15e4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    15e8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    15ec:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    15f0:			; <UNDEFINED> instruction: 0xf85a4b06
    15f4:	stmdami	r6, {r0, r1, ip, sp}
    15f8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    15fc:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1600:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1604:	andeq	r1, r1, ip, ror #17
    1608:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    160c:	andeq	r0, r0, r0, lsl #2
    1610:	andeq	r0, r0, ip, lsl #2
    1614:	ldr	r3, [pc, #20]	; 1630 <__cxa_finalize@plt+0x4dc>
    1618:	ldr	r2, [pc, #20]	; 1634 <__cxa_finalize@plt+0x4e0>
    161c:	add	r3, pc, r3
    1620:	ldr	r2, [r3, r2]
    1624:	cmp	r2, #0
    1628:	bxeq	lr
    162c:	b	f20 <__gmon_start__@plt>
    1630:	andeq	r1, r1, ip, asr #17
    1634:	strdeq	r0, [r0], -r4
    1638:	blmi	1d3658 <__cxa_finalize@plt+0x1d2504>
    163c:	bmi	1d2824 <__cxa_finalize@plt+0x1d16d0>
    1640:	addmi	r4, r3, #2063597568	; 0x7b000000
    1644:	andle	r4, r3, sl, ror r4
    1648:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    164c:	ldrmi	fp, [r8, -r3, lsl #2]
    1650:	svclt	0x00004770
    1654:	andeq	r1, r1, r8, asr #19
    1658:	andeq	r1, r1, r4, asr #19
    165c:	andeq	r1, r1, r8, lsr #17
    1660:	strdeq	r0, [r0], -r8
    1664:	stmdbmi	r9, {r3, fp, lr}
    1668:	bmi	252850 <__cxa_finalize@plt+0x2516fc>
    166c:	bne	252858 <__cxa_finalize@plt+0x251704>
    1670:	svceq	0x00cb447a
    1674:			; <UNDEFINED> instruction: 0x01a1eb03
    1678:	andle	r1, r3, r9, asr #32
    167c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1680:	ldrmi	fp, [r8, -r3, lsl #2]
    1684:	svclt	0x00004770
    1688:	muleq	r1, ip, r9
    168c:	muleq	r1, r8, r9
    1690:	andeq	r1, r1, ip, ror r8
    1694:	strdeq	r0, [r0], -ip
    1698:	blmi	2aeac0 <__cxa_finalize@plt+0x2ad96c>
    169c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16a0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16a4:	blmi	26fc58 <__cxa_finalize@plt+0x26eb04>
    16a8:	ldrdlt	r5, [r3, -r3]!
    16ac:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16b0:			; <UNDEFINED> instruction: 0xf7ff6818
    16b4:			; <UNDEFINED> instruction: 0xf7ffed50
    16b8:	blmi	1c15bc <__cxa_finalize@plt+0x1c0468>
    16bc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16c0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16c4:	andeq	r1, r1, r6, ror #18
    16c8:	andeq	r1, r1, ip, asr #16
    16cc:	andeq	r0, r0, r8, lsl #2
    16d0:	andeq	r1, r1, r2, asr r9
    16d4:	andeq	r1, r1, r6, asr #18
    16d8:	svclt	0x0000e7c4
    16dc:	blmi	613f40 <__cxa_finalize@plt+0x612dec>
    16e0:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    16e4:	ldmdbmi	r7, {r1, r4, r7, ip, sp, pc}
    16e8:	ldmpl	r3, {r0, sl, fp, sp, pc}^
    16ec:			; <UNDEFINED> instruction: 0x46204479
    16f0:	tstls	r1, #1769472	; 0x1b0000
    16f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16f8:	stc	7, cr15, [r6], {255}	; 0xff
    16fc:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1700:	ldc	7, cr15, [r8], {255}	; 0xff
    1704:			; <UNDEFINED> instruction: 0xf7ffb148
    1708:	bmi	43c8c0 <__cxa_finalize@plt+0x43b76c>
    170c:	ldrbtmi	r4, [sl], #-2320	; 0xfffff6f0
    1710:			; <UNDEFINED> instruction: 0x46034479
    1714:			; <UNDEFINED> instruction: 0xf7ff4620
    1718:	strtmi	lr, [r0], -ip, ror #23
    171c:	stc	7, cr15, [r4], {255}	; 0xff
    1720:	blmi	1d3f58 <__cxa_finalize@plt+0x1d2e04>
    1724:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1728:	blls	45b798 <__cxa_finalize@plt+0x45a644>
    172c:			; <UNDEFINED> instruction: 0xf04f405a
    1730:	mrsle	r0, SP_irq
    1734:	ldclt	0, cr11, [r0, #-72]	; 0xffffffb8
    1738:	ldc	7, cr15, [r8], #1020	; 0x3fc
    173c:	andeq	r1, r1, sl, lsl #16
    1740:	andeq	r0, r0, r4, lsl #2
    1744:	andeq	r0, r0, r0, lsr #10
    1748:	andeq	r0, r0, r6, lsl r5
    174c:	andeq	r0, r0, sl, lsl r5
    1750:	andeq	r0, r0, ip, lsr #10
    1754:	andeq	r1, r1, r8, asr #15
    1758:	mvnsmi	lr, #737280	; 0xb4000
    175c:	stclmi	0, cr11, [r0, #-556]	; 0xfffffdd4
    1760:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1764:	strcs	r4, [r0], #-2879	; 0xfffff4c1
    1768:			; <UNDEFINED> instruction: 0x4606447d
    176c:	ldrmi	r4, [r0], pc, lsl #12
    1770:	strtmi	r5, [r1], -fp, ror #17
    1774:	andcs	r4, r2, sl, asr #12
    1778:	movwls	r6, #38939	; 0x981b
    177c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1780:			; <UNDEFINED> instruction: 0xf7ff9408
    1784:	strmi	lr, [r5], -ip, lsr #25
    1788:	subsle	r2, r3, r0, lsl #16
    178c:			; <UNDEFINED> instruction: 0x46224836
    1790:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1794:	bl	ff5bf798 <__cxa_finalize@plt+0xff5be644>
    1798:	stmdavc	r0, {r2, r9, sl, lr}
    179c:	strtmi	fp, [r3], -r0, lsl #3
    17a0:	mrrceq	0, 4, pc, pc, cr15	; <UNPREDICTABLE>
    17a4:	stmdacs	lr!, {r0, r1, r2, r3, r5, r8, sp}
    17a8:	andsvc	fp, r9, r8, lsl #30
    17ac:	ldmdavc	sl, {r2, ip, lr, pc}
    17b0:	svclt	0x00082a2d
    17b4:	andgt	pc, r0, r3, lsl #17
    17b8:	svceq	0x0001f813
    17bc:	mvnsle	r2, r0, lsl #16
    17c0:	ldrtmi	r4, [r1], -sl, lsr #22
    17c4:			; <UNDEFINED> instruction: 0xf04f4628
    17c8:	ldrbtmi	r3, [fp], #-1791	; 0xfffff901
    17cc:	blmi	a263dc <__cxa_finalize@plt+0xa25288>
    17d0:	strtmi	r2, [r2], -r0, lsl #10
    17d4:	strpl	lr, [r3], -sp, asr #19
    17d8:			; <UNDEFINED> instruction: 0xf8cd447b
    17dc:			; <UNDEFINED> instruction: 0xf8cd9018
    17e0:	strls	r8, [r0, -r4]
    17e4:			; <UNDEFINED> instruction: 0xf7ff9505
    17e8:	strmi	lr, [r6], -r0, asr #23
    17ec:			; <UNDEFINED> instruction: 0xf7ff4620
    17f0:	ldrtmi	lr, [r0], -r2, ror #22
    17f4:			; <UNDEFINED> instruction: 0xf7ffb17e
    17f8:	strtmi	lr, [r8], -r0, ror #24
    17fc:	blmi	654078 <__cxa_finalize@plt+0x652f24>
    1800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1804:	blls	25b874 <__cxa_finalize@plt+0x25a720>
    1808:			; <UNDEFINED> instruction: 0xf04f405a
    180c:			; <UNDEFINED> instruction: 0xd1250300
    1810:	pop	{r0, r1, r3, ip, sp, pc}
    1814:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, pc}
    1818:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    181c:	bl	ff6bf820 <__cxa_finalize@plt+0xff6be6cc>
    1820:	ldrtmi	r9, [r9], -r8, lsl #22
    1824:			; <UNDEFINED> instruction: 0xf7ff689a
    1828:	stmdals	r8, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
    182c:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1830:	strb	r2, [r3, r1]!
    1834:			; <UNDEFINED> instruction: 0xf7ff4640
    1838:			; <UNDEFINED> instruction: 0xf7ffeb50
    183c:	stmdbmi	pc, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1840:	strtmi	r2, [r8], -r5, lsl #4
    1844:			; <UNDEFINED> instruction: 0xf7ff4479
    1848:	blls	23c768 <__cxa_finalize@plt+0x23b614>
    184c:			; <UNDEFINED> instruction: 0xf7ff6899
    1850:	stmdals	r8, {r7, r8, r9, fp, sp, lr, pc}
    1854:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1858:	strb	r2, [pc, r1]
    185c:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1860:	andeq	r1, r1, r4, lsl #15
    1864:	andeq	r0, r0, r4, lsl #2
    1868:	ldrdeq	r0, [r0], -r2
    186c:			; <UNDEFINED> instruction: 0x000004ba
    1870:	muleq	r0, r0, r4
    1874:	andeq	r1, r1, ip, ror #13
    1878:	andeq	r0, r0, lr, ror #8
    187c:	andeq	r0, r0, r0, lsl #8
    1880:	svcmi	0x00f0e92d
    1884:	strmi	fp, [r7], -r5, lsl #1
    1888:	mrsls	r2, (UNDEF: 3)
    188c:	bl	1cbf890 <__cxa_finalize@plt+0x1cbe73c>
    1890:	strmi	r9, [r6], -r3, lsl #22
    1894:			; <UNDEFINED> instruction: 0xf0002b00
    1898:	ldcmi	0, cr8, [r4], {132}	; 0x84
    189c:	ldmmi	r4, {r8, sl, sp}
    18a0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    18a4:	ldmdaeq	r0, {r2, r8, ip, sp, lr, pc}^
    18a8:			; <UNDEFINED> instruction: 0xf854e001
    18ac:	stmdbls	r3, {r4, r8, r9, sl, fp}
    18b0:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    18b4:	svclt	0x00182800
    18b8:	strbmi	r4, [r4, #-1573]	; 0xfffff9db
    18bc:	andcs	sp, r5, #1073741885	; 0x4000003d
    18c0:	rsble	r2, r3, r0, lsl #26
    18c4:	andcs	r4, r0, fp, lsl #19
    18c8:			; <UNDEFINED> instruction: 0xf7ff4479
    18cc:	strmi	lr, [r1], -r4, lsl #23
    18d0:			; <UNDEFINED> instruction: 0xf7ff4630
    18d4:	stmiavs	r9!, {r3, r5, sl, fp, sp, lr, pc}^
    18d8:	stmdbcs	r0, {r0, r1, r3, r5, fp, sp, lr}
    18dc:	andcs	sp, r5, #83	; 0x53
    18e0:	movwls	r2, #12288	; 0x3000
    18e4:	bl	1dbf8e8 <__cxa_finalize@plt+0x1dbe794>
    18e8:	bmi	fe0e84fc <__cxa_finalize@plt+0xfe0e73a8>
    18ec:	ldrbtmi	r4, [sl], #-2435	; 0xfffff67d
    18f0:	ldrbtmi	r9, [r9], #-0
    18f4:			; <UNDEFINED> instruction: 0xf7ff4630
    18f8:	stmiavs	r9!, {r2, r3, r4, sl, fp, sp, lr, pc}
    18fc:	andcs	r2, r0, r5, lsl #4
    1900:	bl	1a3f904 <__cxa_finalize@plt+0x1a3e7b0>
    1904:	ldrbtmi	r4, [r9], #-2430	; 0xfffff682
    1908:	ldrtmi	r4, [r0], -r2, lsl #12
    190c:	ldc	7, cr15, [r0], {255}	; 0xff
    1910:	blcs	1bcc4 <__cxa_finalize@plt+0x1ab70>
    1914:	adchi	pc, r4, r0
    1918:	andcs	r4, r5, #1998848	; 0x1e8000
    191c:			; <UNDEFINED> instruction: 0xf8df2000
    1920:	ldrbtmi	fp, [r9], #-488	; 0xfffffe18
    1924:			; <UNDEFINED> instruction: 0xf7ff4604
    1928:	ldrbtmi	lr, [fp], #2902	; 0xb56
    192c:	bleq	183dd60 <__cxa_finalize@plt+0x183cc0c>
    1930:	strmi	r4, [r1], -r2, lsr #13
    1934:			; <UNDEFINED> instruction: 0xf7ff4630
    1938:			; <UNDEFINED> instruction: 0xf8d5ebf6
    193c:	and	r8, r5, ip
    1940:	ldrdhi	pc, [ip], -r5
    1944:	cfstrscs	mvf3, [r5], {1}
    1948:	addshi	pc, lr, r0
    194c:	eorsls	pc, r4, fp, asr r8	; <UNPREDICTABLE>
    1950:	strbmi	r4, [r9], -r0, asr #12
    1954:	bl	fe63f958 <__cxa_finalize@plt+0xfe63e804>
    1958:	strbmi	r2, [r9], -r5, lsl #4
    195c:	andcs	r4, r0, r3, lsl #12
    1960:	rscle	r2, pc, r0, lsl #22
    1964:	bl	dbf968 <__cxa_finalize@plt+0xdbe814>
    1968:	bl	14bf96c <__cxa_finalize@plt+0x14be818>
    196c:	mvnle	r4, #80, 10	; 0x14000000
    1970:	andcs	r4, r5, #76546048	; 0x4900000
    1974:			; <UNDEFINED> instruction: 0xf7ff2000
    1978:			; <UNDEFINED> instruction: 0xf7ffeb2e
    197c:			; <UNDEFINED> instruction: 0xf8d5eb4a
    1980:	strmi	r8, [r2], ip
    1984:	stmdami	r1!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1988:			; <UNDEFINED> instruction: 0xe7ae4478
    198c:	strtmi	r4, [r8], -r0, ror #18
    1990:	ldrbtmi	r4, [r9], #-1583	; 0xfffff9d1
    1994:	bl	7bf998 <__cxa_finalize@plt+0x7be844>
    1998:	strmi	r9, [r1], -r3, lsl #20
    199c:			; <UNDEFINED> instruction: 0xf7ff4630
    19a0:	ldmdbmi	ip, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    19a4:	andcs	r2, r0, r5, lsl #4
    19a8:	ldrbtmi	r4, [r9], #-3163	; 0xfffff3a5
    19ac:			; <UNDEFINED> instruction: 0xf7ff2500
    19b0:	ldrbtmi	lr, [ip], #-2834	; 0xfffff4ee
    19b4:	stmdbeq	r0!, {r2, r8, ip, sp, lr, pc}^
    19b8:	strmi	r4, [r1], -r0, lsr #13
    19bc:			; <UNDEFINED> instruction: 0xf7ff4630
    19c0:	ldmdbmi	r6, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    19c4:	andcs	r2, r0, r5, lsl #4
    19c8:			; <UNDEFINED> instruction: 0xf7ff4479
    19cc:	ldmdbmi	r4, {r2, r8, r9, fp, sp, lr, pc}^
    19d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    19d4:	andcs	r9, r0, r3
    19d8:	b	fff3f9dc <__cxa_finalize@plt+0xfff3e888>
    19dc:	ldmdbmi	r2, {r0, r4, r6, r9, fp, lr}^
    19e0:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    19e4:	andls	r4, r0, r9, ror r4
    19e8:			; <UNDEFINED> instruction: 0xf7ff4630
    19ec:	stmdbmi	pc, {r1, r5, r7, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    19f0:	andcs	r2, r0, r5, lsl #4
    19f4:			; <UNDEFINED> instruction: 0xf7ff4479
    19f8:	strmi	lr, [r1], -lr, ror #21
    19fc:			; <UNDEFINED> instruction: 0xf7ff4630
    1a00:			; <UNDEFINED> instruction: 0xf858eb98
    1a04:			; <UNDEFINED> instruction: 0xf7ff0b10
    1a08:	addmi	lr, r5, #4, 22	; 0x1000
    1a0c:			; <UNDEFINED> instruction: 0x4605bf38
    1a10:	mvnsle	r4, r8, asr #11
    1a14:			; <UNDEFINED> instruction: 0xa118f8df
    1a18:	stmdavs	r1!, {r1, r3, r4, r5, r6, r7, sl, lr}^
    1a1c:	andcs	r2, r0, r5, lsl #4
    1a20:	ldrdhi	pc, [r0], -r4
    1a24:	b	ff5bfa28 <__cxa_finalize@plt+0xff5be8d4>
    1a28:			; <UNDEFINED> instruction: 0x462b3410
    1a2c:	ldrbmi	r4, [r1], -sl, lsr #12
    1a30:	andhi	lr, r0, sp, asr #19
    1a34:			; <UNDEFINED> instruction: 0xf7ff4630
    1a38:	strbmi	lr, [ip, #-2940]	; 0xfffff484
    1a3c:	ldmdbmi	sp!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    1a40:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1a44:	bl	1bbfa48 <__cxa_finalize@plt+0x1bbe8f4>
    1a48:	andcs	r4, r5, #966656	; 0xec000
    1a4c:	ldrbtmi	r2, [r9], #-0
    1a50:	b	ff03fa54 <__cxa_finalize@plt+0xff03e900>
    1a54:	ldrbtmi	r4, [sl], #-2617	; 0xfffff5c7
    1a58:	ldrtmi	r4, [r0], -r1, lsl #12
    1a5c:	bl	1a3fa60 <__cxa_finalize@plt+0x1a3e90c>
    1a60:	cmnlt	r7, r1, lsr r8
    1a64:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    1a68:	b	123fa6c <__cxa_finalize@plt+0x123e918>
    1a6c:	tstcs	r1, r0, lsr r6
    1a70:	b	ff0bfa74 <__cxa_finalize@plt+0xff0be920>
    1a74:	andeq	pc, r1, r7, lsl #1
    1a78:	pop	{r0, r2, ip, sp, pc}
    1a7c:	ldmdami	r1!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1a80:			; <UNDEFINED> instruction: 0xf7ff4478
    1a84:	ldrb	lr, [r1, r6, ror #20]!
    1a88:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
    1a8c:	ldrsbtlt	pc, [ip], pc	; <UNPREDICTABLE>
    1a90:			; <UNDEFINED> instruction: 0xf10944f9
    1a94:	ldrbtmi	r0, [fp], #1124	; 0x464
    1a98:	stmibeq	ip, {r0, r3, r8, ip, sp, lr, pc}
    1a9c:			; <UNDEFINED> instruction: 0xf8d5e001
    1aa0:			; <UNDEFINED> instruction: 0xf854800c
    1aa4:	strbmi	r1, [r0], -r4, lsl #24
    1aa8:			; <UNDEFINED> instruction: 0xf7ff9103
    1aac:	stmdbls	r3, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1ab0:	strmi	r2, [r3], -r5, lsl #4
    1ab4:	orrlt	r2, r3, r0
    1ab8:	b	fe33fabc <__cxa_finalize@plt+0xfe33e968>
    1abc:	andcs	r6, r5, #2162688	; 0x210000
    1ac0:	andcs	r4, r0, r0, lsl #13
    1ac4:	b	fe1bfac8 <__cxa_finalize@plt+0xfe1be974>
    1ac8:			; <UNDEFINED> instruction: 0x46524653
    1acc:			; <UNDEFINED> instruction: 0xf8cd4659
    1ad0:	andls	r8, r1, r0
    1ad4:			; <UNDEFINED> instruction: 0xf7ff4630
    1ad8:	strcc	lr, [r8], #-2860	; 0xfffff4d4
    1adc:	bicsle	r4, lr, ip, asr #10
    1ae0:			; <UNDEFINED> instruction: 0x4630491b
    1ae4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ae8:			; <UNDEFINED> instruction: 0xe7b9eb1e
    1aec:	muleq	r1, r4, r4
    1af0:	andeq	r0, r0, r6, lsl r4
    1af4:	andeq	r0, r0, r4, lsl #9
    1af8:	andeq	r0, r0, sl, ror #7
    1afc:	strdeq	r0, [r0], -r6
    1b00:	andeq	r0, r0, sl, asr #7
    1b04:	ldrdeq	r0, [r0], -r6
    1b08:	andeq	r1, r1, sl, lsl #8
    1b0c:	andeq	r0, r0, ip, asr #6
    1b10:	andeq	r0, r0, lr, lsr #6
    1b14:	andeq	r0, r0, r2, lsr #7
    1b18:	andeq	r1, r1, r2, lsl #7
    1b1c:	andeq	r0, r0, ip, lsl #7
    1b20:	andeq	r0, r0, sl, lsl #7
    1b24:	strdeq	r0, [r0], -r6
    1b28:	andeq	r0, r0, r4, lsl #6
    1b2c:	andeq	r0, r0, r4, ror r3
    1b30:	andeq	r0, r0, ip, ror #5
    1b34:	andeq	r0, r0, r2, lsl #6
    1b38:	andeq	r0, r0, r6, asr #5
    1b3c:	andeq	r0, r0, r2, lsl #5
    1b40:	andeq	r0, r0, r2, ror #5
    1b44:	andeq	r0, r0, r8, asr #9
    1b48:	andeq	r1, r1, r4, lsr #5
    1b4c:	andeq	r0, r0, lr, ror #4
    1b50:	andeq	r0, r0, r0, ror #4
    1b54:	andcs	r4, r5, #114688	; 0x1c000
    1b58:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    1b5c:	andcs	r4, r0, r4, lsl #12
    1b60:	b	e3fb64 <__cxa_finalize@plt+0xe3ea10>
    1b64:			; <UNDEFINED> instruction: 0xf7ff4621
    1b68:			; <UNDEFINED> instruction: 0x4621e9f4
    1b6c:	ldmfd	sp!, {sp}
    1b70:	pkhbt	r4, r5, r0
    1b74:	andeq	r0, r0, sl, lsl r2
    1b78:			; <UNDEFINED> instruction: 0x4605b570
    1b7c:	teqlt	r0, r0, lsl #16
    1b80:	b	fe9bfb84 <__cxa_finalize@plt+0xfe9bea30>
    1b84:	cmnlt	r8, r4, lsl #12
    1b88:	strtmi	r2, [r0], -r1, lsl #8
    1b8c:			; <UNDEFINED> instruction: 0x460ebd70
    1b90:	andcs	r4, r5, #147456	; 0x24000
    1b94:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    1b98:	b	73fb9c <__cxa_finalize@plt+0x73ea48>
    1b9c:			; <UNDEFINED> instruction: 0xf7ff4631
    1ba0:	ubfx	lr, r8, #19, #19
    1ba4:	andcs	r4, r5, #81920	; 0x14000
    1ba8:			; <UNDEFINED> instruction: 0xf7ff4479
    1bac:	stmdavs	r9!, {r2, r4, r9, fp, sp, lr, pc}
    1bb0:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb4:	svclt	0x0000e7e9
    1bb8:	strdeq	r0, [r0], -lr
    1bbc:	andeq	r0, r0, r8, lsr #4
    1bc0:	mvnsmi	lr, #737280	; 0xb4000
    1bc4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1bc8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1bcc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1bd0:	stmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bd4:	blne	1d92dd0 <__cxa_finalize@plt+0x1d91c7c>
    1bd8:	strhle	r1, [sl], -r6
    1bdc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1be0:	svccc	0x0004f855
    1be4:	strbmi	r3, [sl], -r1, lsl #8
    1be8:	ldrtmi	r4, [r8], -r1, asr #12
    1bec:	adcmi	r4, r6, #152, 14	; 0x2600000
    1bf0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1bf4:	svclt	0x000083f8
    1bf8:	andeq	r1, r1, r2, ror #2
    1bfc:	andeq	r1, r1, r8, asr r1
    1c00:	svclt	0x00004770

Disassembly of section .fini:

00001c04 <.fini>:
    1c04:	push	{r3, lr}
    1c08:	pop	{r3, pc}
