[13:40:25.95] /o 
              /c                          PrimeWave Design Environment 
              /c 
              /c                Version W-2024.09-SP1-2 for linux64 - Jan 15, 2025
              /c              Based on Custom Infrastructure
              /c Version W-2024.09-SP1-2
              /c 
              /c                     Copyright (c) 2004 - 2025 Synopsys, Inc.
              /c    This software and the associated documentation are proprietary to Synopsys,
              /c  Inc. This software may only be used in accordance with the terms and conditions
              /c  of a written license agreement with Synopsys, Inc. All other use, reproduction,
              /c    or distribution of this software is strictly prohibited.  Licensed Products
              /c      communicate with Synopsys servers for the purpose of providing software
              /c     updates, detecting software piracy and verifying that customers are using
              /c     Licensed Products in conformity with the applicable License Key for such
              /c   Licensed Products. Synopsys will use information gathered in connection with
              /c     this process to deliver software updates and pursue software pirates and
              /c                                    infringers.
              /c 
              /c  Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
              /c             Inclusivity and Diversity" (Refer to article 000036315 at
              /c                         https://solvnetplus.synopsys.com)
              /c 
              /c Build  (OPT) Config 11252589 compiled on Wed Jan 15 11:01:36 2025 for AlmaLinux 8.4
              /c Invocation: /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/linux64/platform/bin/custom_shell -application primewave -gui 0 -uniqueString 424077b79e1069ee91043358a18402d3fe01eb4215c734e6103ebf0b7deb01df59c2bb30ba3516a2 -python 0 -command "source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl" -log /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/primewave_session0_sim_server_job1 -libDefFile /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/lib.defs
              /c Execution time: Thu Apr  3 13:40:24 2025
              /c Host: viper.ece.ncsu.edu
              /c Working directory: /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project
              /c 
[13:40:30.39] /m Information: Registering ICV PERC package...
[13:40:30.92] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[13:40:31.07] /o 
[13:40:31.07] /i source /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/sim_server_init.tcl
[13:40:31.29] /o SimServer socket started on viper.ece.ncsu.edu:38465
[13:40:31.52] /m Information: Launching Waveform Viewer "cd /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/logs &&  /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/../linux64/swv/bin/swv  -bg_gui -k -cdesigner -ptype wv -spxkey /mnt/apps/public/COE/synopsys_apps/primewave/W-2024.09-SP1-2/auxx/waveform/sae.spxkey -spxrc /tmp/tmp_sae_spxrc_lTVqzs -unique_string 424077b79e1069ee2f85f7cf1fdffa31fe01eb4215c734e6103ebf0b7deb01df5539b4eb7a3e44b68f1991f577b9dd09 -lic_type 2   -parent_cc_pid 31166  > /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/logs/viewer.log 2>&1"
[13:40:31.76] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock4857f790 msgIndex=3 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/task0/sim_script0.tcl 0 saeSession0 1 overwrite
[13:40:31.76] /o 
[13:40:32.98] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[13:40:33.03] /o Loading: Callback files...
[13:40:33.04] /o Loading: scripts/callbacks/callbacks.tcl
[13:40:33.04] /o 
              /c [INFO] : Loading display.drf from /mnt/designkits/ncsu/FreePDK3/syncust/NCSU_TechLib_FreePDK3
              /c 
              /c  if you wish to Load other display.drf, please set shell environment valiable "iPDK_load_display_NCSU_TechLib_FreePDK3" to value = 0
[13:40:33.04] /o 
[13:40:33.05] /w Warning: Could not set the value of preference xtDRCTool because it does not exist. (PREFERENCE-016)
[13:40:33.05] /w Warning: Could not set the value of preference xtDRCICVRunsetFile because it does not exist. (PREFERENCE-016)
[13:40:33.05] /w Warning: Could not set the value of preference xtDRCICVIncludePaths because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtDRCLayDBFormat because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLVSTool because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLVSICVRunsetFile because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLVSICVIncludePaths because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLVSLayDBFormat because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLPELVSTool because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLPETool because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLPEOpenParasiticView because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtStarTcadGrdFile because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtLPEStarOADeviceMappingFile because it does not exist. (PREFERENCE-016)
[13:40:33.06] /w Warning: Could not set the value of preference xtStarOALayerMappingFile because it does not exist. (PREFERENCE-016)
[13:40:33.06] /o 	#######################################
[13:40:33.06] /o 	CC-PDK Library Name	: FreePDK3
[13:40:33.06] /o 	#######################################
[13:40:33.06] /o 
[13:40:33.09] /o Netlisting
[13:40:33.09] /o Creating output directories
[13:40:33.32] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[13:40:33.32] /o Scanning: group8/SRAM_8x4_array/schematic
[13:40:33.47] /o Scanning: group8/sram_6t/schematic
[13:40:33.60] /o Scanning: group8/static_row_decoder_3by8/schematic
[13:40:33.62] /o Scanning: group8/nand_i3/schematic
[13:40:33.64] /o Scanning: group8/inv/schematic
[13:40:33.68] /o Scanning: group8/2to4_decoder/schematic
[13:40:33.70] /m Information: 
[13:40:33.70] /o Checking "group8/precharge_logic/schematic"
[13:40:33.70] /o No rule violations found in "group8/precharge_logic/schematic"
[13:40:33.70] /o Scanning: group8/precharge_logic/schematic
[13:40:33.78] /o Scanning: group8/nand/schematic
[13:40:33.81] /o Computing terminal lists
[13:40:33.81] /o Processing terminals of module group8/sram_6t/schematic
[13:40:33.82] /o Processing terminals of module group8/nand_i3/schematic
[13:40:33.83] /o Processing terminals of module group8/inv/schematic
[13:40:33.83] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[13:40:33.83] /o Processing terminals of module group8/2to4_decoder/schematic
[13:40:33.83] /o Processing terminals of module group8/precharge_logic/schematic
[13:40:33.83] /o Processing terminals of module group8/nand/schematic
[13:40:33.83] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[13:40:33.83] /o Starting netlisting
[13:40:33.98] /o Formatting group8/2to4_decoder/schematic
[13:40:34.00] /m Information: "group8 2to4_decoder schematic" renetlisted. (NETLISTING-056)
[13:40:34.12] /o Formatting group8/SRAM_8x4_array/schematic
[13:40:34.15] /m Information: "group8 SRAM_8x4_array schematic" renetlisted. (NETLISTING-056)
[13:40:34.34] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[13:40:34.40] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[13:40:35.92] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[13:40:36.03] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/HSPICE_default/HSPICE/nominal/results/outputs.tcl for AVA evaluation.
[13:40:37.09] /o 
[13:40:37.96] /o                                          Composing Nominal                                         
[13:40:38.25] /o                         Launching jobs for testbench HSPICE_default started                        
[13:40:38.25] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[13:40:38.31] /o                          Creating jobs for testbench HSPICE_default (0 / 1)                         
[13:40:38.36] /o                            Launching 1 jobs for testbench HSPICE_default                           
[13:40:38.62] /o                         Launching jobs for testbench HSPICE_default finished                        
[13:40:39.88] /m Information: 0 of 1 testbench(es) done. (PW_GUI-714)
[13:40:41.05] /m Information: Job distribution master (saeSession0,HSPICE_default.Simulation_Simulation session:session0 testbench:HSPICE_default) : up to 1 job running workers.
[13:41:00.15] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[13:41:00.21] /# Netlisting and simulation completed for testbench: HSPICE_default in 28s
[13:41:00.22] /# Evaluating and plotting outputs...
[13:41:05.10] /m Information: Jobs distribution master quit! (PW_GUI-822)
[13:41:05.40] /# Evaluating and plotting completed for testbench: HSPICE_default in 5s
[13:41:05.44] /m Information: 1 of 1 testbench(es) done. (PW_GUI-714)
[13:43:22.29] /o ==== Received Msg ====
              /c len=26 sourceSoc=sock4857f790 msgIndex=7 rawMsg=evalCmd ::wf::viewerExited
[13:43:22.29] /o 
[13:43:23.93] /o ==== Received Msg ====
              /c len=35 sourceSoc=sock4857f790 msgIndex=8 rawMsg=evalCmd ::wf::updateViewerLicense 2
[13:43:23.93] /o 
[13:44:04.21] /o ==== Received Msg ====
              /c len=212 sourceSoc=sock454166c0 msgIndex=4 rawMsg=AppendTask /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/sim_server/custom_compiler.hrajesh/stb.group8.SRAM_8x4_array.schematic.session0/task1/sim_script1.tcl 1 saeSession0 1 overwrite
[13:44:04.21] /o 
[13:44:04.32] /m Information: Feature 'SynopsysCustomSAE' checked in. (LICENSE-004)
[13:44:04.35] /m Information: Feature 'SynopsysCustomSAE' checked out. (LICENSE-003)
[13:44:05.55] /m Information: "Starting incremental netlisting for design "group8/SRAM_8x4_array/schematic"..." (NETLISTING-010)
[13:44:05.61] /o Netlisting
[13:44:05.61] /o Creating output directories
[13:44:05.72] /o No Design Integrity rule violations found in "group8/SRAM_8x4_array/schematic"
[13:44:05.72] /o Scanning: group8/SRAM_8x4_array/schematic
[13:44:05.78] /o Scanning: group8/sram_6t/schematic
[13:44:05.88] /o Scanning: group8/static_row_decoder_3by8/schematic
[13:44:05.90] /o Scanning: group8/nand_i3/schematic
[13:44:05.92] /o Scanning: group8/inv/schematic
[13:44:05.95] /o Scanning: group8/2to4_decoder/schematic
[13:44:05.97] /m Information: 
[13:44:05.97] /o Checking "group8/precharge_logic/schematic"
[13:44:05.97] /o No rule violations found in "group8/precharge_logic/schematic"
[13:44:05.97] /o Scanning: group8/precharge_logic/schematic
[13:44:06.05] /o Scanning: group8/nand/schematic
[13:44:06.07] /o Computing terminal lists
[13:44:06.07] /o Processing terminals of module group8/sram_6t/schematic
[13:44:06.08] /o Processing terminals of module group8/nand_i3/schematic
[13:44:06.09] /o Processing terminals of module group8/inv/schematic
[13:44:06.09] /o Processing terminals of module group8/static_row_decoder_3by8/schematic
[13:44:06.09] /o Processing terminals of module group8/2to4_decoder/schematic
[13:44:06.09] /o Processing terminals of module group8/precharge_logic/schematic
[13:44:06.09] /o Processing terminals of module group8/nand/schematic
[13:44:06.09] /o Processing terminals of module group8/SRAM_8x4_array/schematic
[13:44:06.09] /o Starting netlisting
[13:44:06.33] /o Formatting group8/SRAM_8x4_array/schematic
[13:44:06.36] /m Information: "group8 SRAM_8x4_array schematic" renetlisted. (NETLISTING-056)
[13:44:06.56] /m Information: "Netlisting design "group8/SRAM_8x4_array/schematic" finished successfully." (NETLISTING-012)
[13:44:06.60] /# Composing simulator input file for design "group8/SRAM_8x4_array/schematic"...
[13:44:08.03] /# Simulator input file composed successfully for design "group8/SRAM_8x4_array/schematic"
[13:44:08.13] /m Information: Save ouputs to /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/simulation/group8,SRAM_8x4_array,schematic/history_1/simulation/HSPICE_default/HSPICE/nominal/results/outputs.tcl for AVA evaluation.
[13:44:09.19] /o 
[13:44:10.06] /o                                          Composing Nominal                                         
[13:44:10.32] /o                         Launching jobs for testbench HSPICE_default started                        
[13:44:10.33] /# Starting PrimeSimHSPICE simulation for design: group8/SRAM_8x4_array/schematic
[13:44:10.38] /o                          Creating jobs for testbench HSPICE_default (0 / 1)                         
[13:44:10.43] /o                            Launching 1 jobs for testbench HSPICE_default                           
[13:44:10.67] /o                         Launching jobs for testbench HSPICE_default finished                        
[13:44:10.68] /o 
[13:44:11.71] /m Information: 1 of 2 testbench(es) done. (PW_GUI-714)
[13:44:13.05] /m Information: Job distribution master (saeSession0,HSPICE_default.Simulation_Simulation session:session1 testbench:HSPICE_default) : up to 1 job running workers.
[13:44:31.94] /# Simulation completed successfully for design: group8/SRAM_8x4_array/schematic  (PW-651)
[13:44:32.01] /# Netlisting and simulation completed for testbench: HSPICE_default in 27s
[13:44:32.01] /# Evaluating and plotting outputs...
[13:44:35.29] /m Information: Jobs distribution master quit! (PW_GUI-822)
[13:44:35.55] /# Evaluating and plotting completed for testbench: HSPICE_default in 3s
[13:44:35.59] /m Information: 2 of 2 testbench(es) done. (PW_GUI-714)
[13:45:22.60] /o ==== Received Msg ====
              /c len=8 sourceSoc=sock454166c0 msgIndex=9 rawMsg=idleExit
[13:45:22.60] /o 
[13:45:22.71] /m Information: Exiting simulation server process. (PW_GUI-984)
[13:45:23.81] /o Shutdown time: Thu Apr  3 13:45:23 2025
[13:45:23.81] /o Elapsed session real time: 4.96 minutes
[13:45:23.81] /o Session terminated. Log is at /mnt/coe/workspace/ece/ece546-spr25/group8/group8_project/synopsys_custom/logs/primewave.hrajesh.2025_4_3_134024_31166.log
[13:45:23.82] /e Error: {}
