~/prj/adc_capture/hw/library/tphn28hpcpgv18.v
~/prj/adc_capture/hw/library/ts1n28hpcpsvtb16384x36m8sso_180a/VERILOG/ts1n28hpcpsvtb16384x36m8sso_180a_ffg1p05v0c.v

// clk and rst
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_async_reset_low_sync.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_sync_pos_with_rst_low.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_cfg.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkdiv_even_with_phase.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkgate.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkmux_sel1.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_clkbuf.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_and_cell.v
~/prj/adc_capture/hw/rtl/common_ip/jlsemi_util_mux_cell.v
~/prj/adc_capture/hw/rtl/clk_rst_gen/clk_gen.v
~/prj/adc_capture/hw/rtl/clk_rst_gen/rst_gen.v
~/prj/adc_capture/hw/rtl/clk_rst_gen/crg.v

// top
~/prj/adc_capture/hw/rtl/top/DIGITAL_WRAPPER.v
~/prj/adc_capture/hw/rtl/top/ASIC.v
~/prj/adc_capture/hw/rtl/top/iopad_top.v
~/prj/adc_capture/hw/rtl/top/iopad_pdd_inst.v
~/prj/adc_capture/hw/rtl/top/iopad_pdu_inst.v

// analog top
~/prj/adc_capture/hw/rtl/analog/ANALOG_WRAPPER.sv

// pktctrl
~/prj/adc_capture/hw/rtl/pktctrl/pktctrl_top.v
~/prj/adc_capture/hw/rtl/pktctrl/package_ctrl.v
~/prj/adc_capture/hw/rtl/pktctrl/gen_write_logic.v
~/prj/adc_capture/hw/rtl/pktctrl/gen_read_logic_mdio.v
~/prj/adc_capture/hw/rtl/pktctrl/gen_read_logic_fast.v
~/prj/adc_capture/hw/rtl/pktctrl/package_gen.v
~/prj/adc_capture/hw/rtl/pktctrl/adc_data_sel.v
~/prj/adc_capture/hw/rtl/pktctrl/memory_ctrl.v
~/prj/adc_capture/hw/rtl/pktctrl/memory_inst.v

// ctrl system
~/prj/adc_capture/hw/rtl/ctrl_sys/ctrl_sys.v
~/prj/adc_capture/hw/rtl/ctrl_sys/mdio_top.v
~/prj/adc_capture/hw/rtl/ctrl_sys/analog_regfile.v
~/prj/adc_capture/hw/rtl/ctrl_sys/top_regfile.v
