<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `src&#x2F;lib.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../storage.js"></script><script src="../../crates.js"></script><script defer src="../../main.js"></script><script defer src="../../source-script.js"></script><script defer src="../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a class="sidebar-logo" href="../../tcpuemu/index.html"><div class="logo-container"><img class="rust-logo" src="../../rust-logo.png" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../tcpuemu/index.html"><img class="rust-logo" src="../../rust-logo.png" alt="logo"></a><nav class="sub"><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="18" height="18" alt="Pick another theme!" src="../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../settings.html" title="settings"><img width="18" height="18" alt="Change settings" src="../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
</pre><pre class="rust"><code><span class="doccomment">//! This crate implements an emulator for the</span>
<span class="doccomment">//! [TinyCPU](https://github.com/omikami747/tinycpu), a small CPU</span>
<span class="doccomment">//! designed to be implemented on TTL chips. It is compatible with the</span>
<span class="doccomment">//! default Python emulator, `emu`.</span>

<span class="kw">use</span> <span class="ident">std::num::Wrapping</span>;

<span class="doccomment">/// Implements the CPU, and keeps track of its state.</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cpu</span> {
    <span class="ident">regs</span>: <span class="ident">Registers</span>,
    <span class="ident">mem</span>: <span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">Cpu</span> {
    <span class="doccomment">/// Constructor for the CPU: the current implementation requires a</span>
    <span class="doccomment">/// memory file to be provided, otherwise it panics. For example,</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">/// let mut cpu = Cpu::new(Some(mem_init));</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">/// `mem` is left as an `Option` so that the CPU can be extended</span>
    <span class="doccomment">/// to accept an initram after construction.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">mem</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Vec</span><span class="op">&lt;</span><span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span><span class="op">&gt;</span><span class="op">&gt;</span>) -&gt; <span class="self">Self</span> {
        <span class="kw">match</span> <span class="ident">mem</span> {
            <span class="prelude-val">Some</span>(<span class="ident">mem</span>) =&gt; <span class="self">Self</span> {
                <span class="ident">regs</span>: <span class="ident">Default::default</span>(),
                <span class="ident">mem</span>,
            },
            <span class="prelude-val">None</span> =&gt; {
                <span class="macro">panic!</span>(<span class="string">&quot;tcpuemu not provided init memory file.&quot;</span>);
            }
        }
    }

    <span class="doccomment">/// Run the CPU by repeatedly calling [`Instruction::execute`] and</span>
    <span class="doccomment">/// [`Instruction::execute`] and incrementing `r_p` in</span>
    <span class="doccomment">/// [`Cpu::regs`], like so:</span>
    <span class="doccomment">/// ```</span>
    <span class="doccomment">/// let ins = Instruction::new(self.mem[self.regs.r_p.0 as usize]);</span>
    <span class="doccomment">/// ins.execute(self);</span>
    <span class="doccomment">/// ```</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">run</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) {
        <span class="kw">loop</span> {
            <span class="self">self</span>.<span class="ident">dump_state</span>();
            <span class="kw">let</span> <span class="ident">ins</span> <span class="op">=</span> <span class="ident">Instruction::new</span>(<span class="self">self</span>.<span class="ident">mem</span>[<span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_p</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">usize</span>]);
            <span class="kw">let</span> <span class="ident">prev_r_p</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_p</span>;
            <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> <span class="op">+</span><span class="op">=</span> <span class="ident">Wrapping</span>(<span class="number">1</span>);
            <span class="ident">ins</span>.<span class="ident">execute</span>(<span class="self">self</span>);
            <span class="kw">if</span> <span class="ident">prev_r_p</span> <span class="op">==</span> <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> {
                <span class="macro">println!</span>(<span class="string">&quot;Detected forever loop, halting CPU.&quot;</span>);
                <span class="kw">return</span>;
            }
        }
    }

    <span class="doccomment">/// Print out the state of the CPU registers.</span>
    <span class="kw">fn</span> <span class="ident">dump_state</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="macro">print!</span>(<span class="string">&quot;A = {:02x}, &quot;</span>, <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>);
        <span class="macro">print!</span>(<span class="string">&quot;B = {:02x}, &quot;</span>, <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>);
        <span class="macro">print!</span>(<span class="string">&quot;M = {:02x}, &quot;</span>, <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>);
        <span class="macro">println!</span>(<span class="string">&quot;P = {:02x}&quot;</span>, <span class="self">self</span>.<span class="ident">regs</span>.<span class="ident">r_p</span>);
    }
}

<span class="doccomment">/// Contains the four registers of TinyCPU. These are intended to wrap</span>
<span class="doccomment">/// --- some assembly programs rely on this behavior.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Default</span>)]</span>
<span class="kw">struct</span> <span class="ident">Registers</span> {
    <span class="ident">r_a</span>: <span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,
    <span class="ident">r_b</span>: <span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,
    <span class="ident">r_m</span>: <span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,
    <span class="ident">r_p</span>: <span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>,
}

<span class="doccomment">/// Implements the decoding and execution of each instruction opcode.</span>
<span class="kw">struct</span> <span class="ident">Instruction</span> {
    <span class="ident">opcode</span>: <span class="ident">Opcode</span>,
    <span class="ident">imm</span>: <span class="prelude-ty">Option</span><span class="op">&lt;</span><span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span> <span class="ident">Instruction</span> {
    <span class="doccomment">/// Decode an instruction and for LDI, an immediate with the</span>
    <span class="doccomment">/// instruction. Acts as a constructor.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">encoded</span>: <span class="ident">Wrapping</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span>) -&gt; <span class="self">Self</span> {
        <span class="kw">let</span> <span class="ident">opcode_enc</span> <span class="op">=</span> <span class="ident">encoded</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>;
        <span class="kw">let</span> <span class="ident">opcode</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">opcode_enc</span>.<span class="number">0</span> {
            <span class="number">0x0</span> =&gt; <span class="ident">Opcode::AND</span>,
            <span class="number">0x1</span> =&gt; <span class="ident">Opcode::OR</span>,
            <span class="number">0x2</span> =&gt; <span class="ident">Opcode::INV</span>,
            <span class="number">0x3</span> =&gt; <span class="ident">Opcode::ADD</span>,
            <span class="number">0x4</span> =&gt; <span class="ident">Opcode::LDI</span>,
            <span class="number">0x5</span> =&gt; <span class="ident">Opcode::LDM</span>,
            <span class="number">0x6</span> =&gt; <span class="ident">Opcode::STM</span>,
            <span class="number">0x8</span> =&gt; <span class="ident">Opcode::SWAB</span>,
            <span class="number">0x9</span> =&gt; <span class="ident">Opcode::SWMB</span>,
            <span class="number">0xA</span> =&gt; <span class="ident">Opcode::CPPA</span>,
            <span class="number">0xB</span> =&gt; <span class="ident">Opcode::CPAM</span>,
            <span class="number">0xC</span> =&gt; <span class="ident">Opcode::JU</span>,
            <span class="number">0xD</span> =&gt; <span class="ident">Opcode::JE</span>,
            <span class="number">0xE</span> =&gt; <span class="ident">Opcode::JL</span>,
            <span class="number">0xF</span> =&gt; <span class="ident">Opcode::JG</span>,
            <span class="kw">_</span> =&gt; <span class="macro">panic!</span>(<span class="string">&quot;Invalid opcode encoding {encoded}&quot;</span>),
        };

        <span class="kw">let</span> <span class="ident">imm</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">opcode</span> {
            <span class="ident">Opcode::LDI</span> =&gt; <span class="prelude-val">Some</span>(<span class="ident">encoded</span> <span class="op">&amp;</span> <span class="ident">Wrapping</span>(<span class="number">0xf</span>)),
            <span class="kw">_</span> =&gt; <span class="prelude-val">None</span>,
        };

        <span class="self">Self</span> { <span class="ident">opcode</span>, <span class="ident">imm</span> }
    }

    <span class="doccomment">/// Execute an instruction and update the CPU state.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">execute</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">cpu</span>: <span class="kw-2">&amp;mut</span> <span class="ident">Cpu</span>) {
        <span class="kw">match</span> <span class="self">self</span>.<span class="ident">opcode</span> {
            <span class="ident">Opcode::AND</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">&amp;=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>,
            <span class="ident">Opcode::OR</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">|</span><span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>,
            <span class="ident">Opcode::INV</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">=</span> <span class="op">!</span><span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>,
            <span class="ident">Opcode::ADD</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">+</span><span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>,
            <span class="ident">Opcode::LDI</span> =&gt; {
                <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">&amp;=</span> <span class="ident">Wrapping</span>(<span class="number">0xf</span>);
                <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">&lt;</span><span class="op">&lt;</span><span class="op">=</span> <span class="number">4</span>;
                <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">|</span><span class="op">=</span> <span class="self">self</span>.<span class="ident">imm</span>.<span class="ident">expect</span>(<span class="string">&quot;LDI requires an immediate.&quot;</span>);
            }
            <span class="ident">Opcode::LDM</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">mem</span>[<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">usize</span>],
            <span class="ident">Opcode::STM</span> =&gt; <span class="ident">cpu</span>.<span class="ident">mem</span>[<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>.<span class="number">0</span> <span class="kw">as</span> <span class="ident">usize</span>] <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>,
            <span class="ident">Opcode::SWAB</span> =&gt; (<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>, <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>) <span class="op">=</span> (<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>, <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>),
            <span class="ident">Opcode::SWMB</span> =&gt; (<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>, <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>) <span class="op">=</span> (<span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span>, <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>),
            <span class="ident">Opcode::CPPA</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_p</span>,
            <span class="ident">Opcode::CPAM</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span>,
            <span class="ident">Opcode::JU</span> =&gt; <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>,
            <span class="ident">Opcode::JE</span> =&gt; {
                <span class="kw">if</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">==</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span> {
                    <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>
                }
            }
            <span class="ident">Opcode::JL</span> =&gt; {
                <span class="kw">if</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">&lt;</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span> {
                    <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>
                }
            }
            <span class="ident">Opcode::JG</span> =&gt; {
                <span class="kw">if</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_a</span> <span class="op">&gt;</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_b</span> {
                    <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_p</span> <span class="op">=</span> <span class="ident">cpu</span>.<span class="ident">regs</span>.<span class="ident">r_m</span>
                }
            }
        }
    }
}

<span class="doccomment">/// Opcode for each instruction type.</span>
<span class="kw">enum</span> <span class="ident">Opcode</span> {
    <span class="ident">AND</span>,
    <span class="ident">OR</span>,
    <span class="ident">INV</span>,
    <span class="ident">ADD</span>,
    <span class="ident">LDI</span>,
    <span class="ident">LDM</span>,
    <span class="ident">STM</span>,
    <span class="ident">SWAB</span>,
    <span class="ident">SWMB</span>,
    <span class="ident">CPPA</span>,
    <span class="ident">CPAM</span>,
    <span class="ident">JU</span>,
    <span class="ident">JE</span>,
    <span class="ident">JL</span>,
    <span class="ident">JG</span>,
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../" data-current-crate="tcpuemu" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.59.0 (9d1b2106e 2022-02-23)" ></div>
</body></html>