#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022d8ca8fe60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022d8cacc5e0_0 .net "PC", 31 0, v0000022d8cac5860_0;  1 drivers
v0000022d8cacc220_0 .var "clk", 0 0;
v0000022d8cacc400_0 .net "clkout", 0 0, L_0000022d8cb52f30;  1 drivers
v0000022d8cacc7c0_0 .net "cycles_consumed", 31 0, v0000022d8cac8130_0;  1 drivers
v0000022d8cacc680_0 .var "rst", 0 0;
S_0000022d8ca90180 .scope module, "cpu" "processor" 2 31, 3 4 0, S_0000022d8ca8fe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022d8caa4d20 .param/l "RType" 0 4 2, C4<000000>;
P_0000022d8caa4d58 .param/l "add" 0 4 5, C4<100000>;
P_0000022d8caa4d90 .param/l "addi" 0 4 8, C4<001000>;
P_0000022d8caa4dc8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022d8caa4e00 .param/l "and_" 0 4 5, C4<100100>;
P_0000022d8caa4e38 .param/l "andi" 0 4 8, C4<001100>;
P_0000022d8caa4e70 .param/l "beq" 0 4 10, C4<000100>;
P_0000022d8caa4ea8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022d8caa4ee0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000022d8caa4f18 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022d8caa4f50 .param/l "j" 0 4 12, C4<000010>;
P_0000022d8caa4f88 .param/l "jal" 0 4 12, C4<000011>;
P_0000022d8caa4fc0 .param/l "jr" 0 4 6, C4<001000>;
P_0000022d8caa4ff8 .param/l "lw" 0 4 8, C4<100011>;
P_0000022d8caa5030 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022d8caa5068 .param/l "or_" 0 4 5, C4<100101>;
P_0000022d8caa50a0 .param/l "ori" 0 4 8, C4<001101>;
P_0000022d8caa50d8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022d8caa5110 .param/l "sll" 0 4 6, C4<000000>;
P_0000022d8caa5148 .param/l "slt" 0 4 5, C4<101010>;
P_0000022d8caa5180 .param/l "slti" 0 4 8, C4<101010>;
P_0000022d8caa51b8 .param/l "srl" 0 4 6, C4<000010>;
P_0000022d8caa51f0 .param/l "sub" 0 4 5, C4<100010>;
P_0000022d8caa5228 .param/l "subu" 0 4 5, C4<100011>;
P_0000022d8caa5260 .param/l "sw" 0 4 8, C4<101011>;
P_0000022d8caa5298 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022d8caa52d0 .param/l "xori" 0 4 8, C4<001110>;
L_0000022d8ca75b70 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb531d0 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb52e50 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb534e0 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb53b00 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb532b0 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb53b70 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb53240 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb52f30 .functor OR 1, v0000022d8cacc220_0, v0000022d8ca945a0_0, C4<0>, C4<0>;
L_0000022d8cb53080 .functor OR 1, L_0000022d8cacb280, L_0000022d8cacb460, C4<0>, C4<0>;
L_0000022d8cb539b0 .functor AND 1, L_0000022d8cacb320, L_0000022d8cacb3c0, C4<1>, C4<1>;
L_0000022d8cb53160 .functor NOT 1, v0000022d8cacc680_0, C4<0>, C4<0>, C4<0>;
L_0000022d8cb53940 .functor OR 1, L_0000022d8cb69b60, L_0000022d8cb69660, C4<0>, C4<0>;
L_0000022d8cb53390 .functor OR 1, L_0000022d8cb53940, L_0000022d8cb68620, C4<0>, C4<0>;
L_0000022d8cb53710 .functor OR 1, L_0000022d8cb69700, L_0000022d8cb697a0, C4<0>, C4<0>;
L_0000022d8cb530f0 .functor AND 1, L_0000022d8cb67e00, L_0000022d8cb53710, C4<1>, C4<1>;
L_0000022d8cb52c90 .functor OR 1, L_0000022d8cb67fe0, L_0000022d8cb68080, C4<0>, C4<0>;
L_0000022d8cb538d0 .functor AND 1, L_0000022d8cb67f40, L_0000022d8cb52c90, C4<1>, C4<1>;
L_0000022d8cb53400 .functor NOT 1, L_0000022d8cb52f30, C4<0>, C4<0>, C4<0>;
v0000022d8cac6440_0 .net "ALUOp", 3 0, v0000022d8ca93a60_0;  1 drivers
v0000022d8cac7200_0 .net "ALUResult", 31 0, v0000022d8cac5010_0;  1 drivers
v0000022d8cac6c60_0 .net "ALUSrc", 0 0, v0000022d8ca94140_0;  1 drivers
v0000022d8cac6e40_0 .net "ALUin2", 31 0, L_0000022d8cb69a20;  1 drivers
v0000022d8cac5e00_0 .net "MemReadEn", 0 0, v0000022d8ca92de0_0;  1 drivers
v0000022d8cac5720_0 .net "MemWriteEn", 0 0, v0000022d8ca93ba0_0;  1 drivers
v0000022d8cac5b80_0 .net "MemtoReg", 0 0, v0000022d8ca941e0_0;  1 drivers
v0000022d8cac5680_0 .net "PC", 31 0, v0000022d8cac5860_0;  alias, 1 drivers
v0000022d8cac61c0_0 .net "PCPlus1", 31 0, L_0000022d8cacbaa0;  1 drivers
v0000022d8cac6080_0 .net "PCsrc", 1 0, v0000022d8cac4cf0_0;  1 drivers
v0000022d8cac55e0_0 .net "RegDst", 0 0, v0000022d8ca94820_0;  1 drivers
v0000022d8cac5d60_0 .net "RegWriteEn", 0 0, v0000022d8ca92ca0_0;  1 drivers
v0000022d8cac5a40_0 .net "WriteRegister", 4 0, L_0000022d8cb69840;  1 drivers
v0000022d8cac68a0_0 .net *"_ivl_0", 0 0, L_0000022d8ca75b70;  1 drivers
L_0000022d8cb0ac80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6940_0 .net/2u *"_ivl_10", 4 0, L_0000022d8cb0ac80;  1 drivers
L_0000022d8cb0b070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac69e0_0 .net *"_ivl_101", 15 0, L_0000022d8cb0b070;  1 drivers
v0000022d8cac59a0_0 .net *"_ivl_102", 31 0, L_0000022d8cacc360;  1 drivers
L_0000022d8cb0b0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac5400_0 .net *"_ivl_105", 25 0, L_0000022d8cb0b0b8;  1 drivers
L_0000022d8cb0b100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac5ae0_0 .net/2u *"_ivl_106", 31 0, L_0000022d8cb0b100;  1 drivers
v0000022d8cac6ee0_0 .net *"_ivl_108", 0 0, L_0000022d8cacb320;  1 drivers
L_0000022d8cb0b148 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6120_0 .net/2u *"_ivl_110", 5 0, L_0000022d8cb0b148;  1 drivers
v0000022d8cac6620_0 .net *"_ivl_112", 0 0, L_0000022d8cacb3c0;  1 drivers
v0000022d8cac57c0_0 .net *"_ivl_115", 0 0, L_0000022d8cb539b0;  1 drivers
v0000022d8cac5ea0_0 .net *"_ivl_116", 47 0, L_0000022d8cacbb40;  1 drivers
L_0000022d8cb0b190 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6a80_0 .net *"_ivl_119", 15 0, L_0000022d8cb0b190;  1 drivers
L_0000022d8cb0acc8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022d8cac63a0_0 .net/2u *"_ivl_12", 5 0, L_0000022d8cb0acc8;  1 drivers
v0000022d8cac5540_0 .net *"_ivl_120", 47 0, L_0000022d8cacb500;  1 drivers
L_0000022d8cb0b1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac54a0_0 .net *"_ivl_123", 15 0, L_0000022d8cb0b1d8;  1 drivers
v0000022d8cac6da0_0 .net *"_ivl_125", 0 0, L_0000022d8cacb640;  1 drivers
v0000022d8cac5c20_0 .net *"_ivl_126", 31 0, L_0000022d8cacb6e0;  1 drivers
v0000022d8cac6b20_0 .net *"_ivl_128", 47 0, L_0000022d8cacbdc0;  1 drivers
v0000022d8cac5cc0_0 .net *"_ivl_130", 47 0, L_0000022d8cacb8c0;  1 drivers
v0000022d8cac5f40_0 .net *"_ivl_132", 47 0, L_0000022d8cacc540;  1 drivers
v0000022d8cac64e0_0 .net *"_ivl_134", 47 0, L_0000022d8cacbd20;  1 drivers
L_0000022d8cb0b220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6260_0 .net/2u *"_ivl_138", 1 0, L_0000022d8cb0b220;  1 drivers
v0000022d8cac6f80_0 .net *"_ivl_14", 0 0, L_0000022d8cacb780;  1 drivers
v0000022d8cac7020_0 .net *"_ivl_140", 0 0, L_0000022d8cacc040;  1 drivers
L_0000022d8cb0b268 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6300_0 .net/2u *"_ivl_142", 1 0, L_0000022d8cb0b268;  1 drivers
v0000022d8cac6bc0_0 .net *"_ivl_144", 0 0, L_0000022d8cacc180;  1 drivers
L_0000022d8cb0b2b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000022d8cac6580_0 .net/2u *"_ivl_146", 1 0, L_0000022d8cb0b2b0;  1 drivers
v0000022d8cac70c0_0 .net *"_ivl_148", 0 0, L_0000022d8cb693e0;  1 drivers
L_0000022d8cb0b2f8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac66c0_0 .net/2u *"_ivl_150", 31 0, L_0000022d8cb0b2f8;  1 drivers
L_0000022d8cb0b340 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac7160_0 .net/2u *"_ivl_152", 31 0, L_0000022d8cb0b340;  1 drivers
v0000022d8cac6760_0 .net *"_ivl_154", 31 0, L_0000022d8cb68a80;  1 drivers
v0000022d8cac72a0_0 .net *"_ivl_156", 31 0, L_0000022d8cb68760;  1 drivers
L_0000022d8cb0ad10 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022d8cb08db0_0 .net/2u *"_ivl_16", 4 0, L_0000022d8cb0ad10;  1 drivers
v0000022d8cb09210_0 .net *"_ivl_160", 0 0, L_0000022d8cb53160;  1 drivers
L_0000022d8cb0b3d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a930_0 .net/2u *"_ivl_162", 31 0, L_0000022d8cb0b3d0;  1 drivers
L_0000022d8cb0b4a8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09b70_0 .net/2u *"_ivl_166", 5 0, L_0000022d8cb0b4a8;  1 drivers
v0000022d8cb095d0_0 .net *"_ivl_168", 0 0, L_0000022d8cb69b60;  1 drivers
L_0000022d8cb0b4f0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09170_0 .net/2u *"_ivl_170", 5 0, L_0000022d8cb0b4f0;  1 drivers
v0000022d8cb09c10_0 .net *"_ivl_172", 0 0, L_0000022d8cb69660;  1 drivers
v0000022d8cb09df0_0 .net *"_ivl_175", 0 0, L_0000022d8cb53940;  1 drivers
L_0000022d8cb0b538 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09e90_0 .net/2u *"_ivl_176", 5 0, L_0000022d8cb0b538;  1 drivers
v0000022d8cb08d10_0 .net *"_ivl_178", 0 0, L_0000022d8cb68620;  1 drivers
v0000022d8cb0a250_0 .net *"_ivl_181", 0 0, L_0000022d8cb53390;  1 drivers
L_0000022d8cb0b580 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09f30_0 .net/2u *"_ivl_182", 15 0, L_0000022d8cb0b580;  1 drivers
v0000022d8cb0a750_0 .net *"_ivl_184", 31 0, L_0000022d8cb68800;  1 drivers
v0000022d8cb09350_0 .net *"_ivl_187", 0 0, L_0000022d8cb69520;  1 drivers
v0000022d8cb09030_0 .net *"_ivl_188", 15 0, L_0000022d8cb695c0;  1 drivers
v0000022d8cb092b0_0 .net *"_ivl_19", 4 0, L_0000022d8cacaec0;  1 drivers
v0000022d8cb0a610_0 .net *"_ivl_190", 31 0, L_0000022d8cb67d60;  1 drivers
v0000022d8cb08f90_0 .net *"_ivl_194", 31 0, L_0000022d8cb686c0;  1 drivers
L_0000022d8cb0b5c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a7f0_0 .net *"_ivl_197", 25 0, L_0000022d8cb0b5c8;  1 drivers
L_0000022d8cb0b610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0aa70_0 .net/2u *"_ivl_198", 31 0, L_0000022d8cb0b610;  1 drivers
L_0000022d8cb0ac38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb093f0_0 .net/2u *"_ivl_2", 5 0, L_0000022d8cb0ac38;  1 drivers
v0000022d8cb09a30_0 .net *"_ivl_20", 4 0, L_0000022d8cacb820;  1 drivers
v0000022d8cb08ef0_0 .net *"_ivl_200", 0 0, L_0000022d8cb67e00;  1 drivers
L_0000022d8cb0b658 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a1b0_0 .net/2u *"_ivl_202", 5 0, L_0000022d8cb0b658;  1 drivers
v0000022d8cb09cb0_0 .net *"_ivl_204", 0 0, L_0000022d8cb69700;  1 drivers
L_0000022d8cb0b6a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022d8cb090d0_0 .net/2u *"_ivl_206", 5 0, L_0000022d8cb0b6a0;  1 drivers
v0000022d8cb0a2f0_0 .net *"_ivl_208", 0 0, L_0000022d8cb697a0;  1 drivers
v0000022d8cb0a890_0 .net *"_ivl_211", 0 0, L_0000022d8cb53710;  1 drivers
v0000022d8cb08e50_0 .net *"_ivl_213", 0 0, L_0000022d8cb530f0;  1 drivers
L_0000022d8cb0b6e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09490_0 .net/2u *"_ivl_214", 5 0, L_0000022d8cb0b6e8;  1 drivers
v0000022d8cb0a570_0 .net *"_ivl_216", 0 0, L_0000022d8cb68c60;  1 drivers
L_0000022d8cb0b730 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09530_0 .net/2u *"_ivl_218", 31 0, L_0000022d8cb0b730;  1 drivers
v0000022d8cb09670_0 .net *"_ivl_220", 31 0, L_0000022d8cb67cc0;  1 drivers
v0000022d8cb09710_0 .net *"_ivl_224", 31 0, L_0000022d8cb68da0;  1 drivers
L_0000022d8cb0b778 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09fd0_0 .net *"_ivl_227", 25 0, L_0000022d8cb0b778;  1 drivers
L_0000022d8cb0b7c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a110_0 .net/2u *"_ivl_228", 31 0, L_0000022d8cb0b7c0;  1 drivers
v0000022d8cb097b0_0 .net *"_ivl_230", 0 0, L_0000022d8cb67f40;  1 drivers
L_0000022d8cb0b808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0ab10_0 .net/2u *"_ivl_232", 5 0, L_0000022d8cb0b808;  1 drivers
v0000022d8cb0a4d0_0 .net *"_ivl_234", 0 0, L_0000022d8cb67fe0;  1 drivers
L_0000022d8cb0b850 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022d8cb09ad0_0 .net/2u *"_ivl_236", 5 0, L_0000022d8cb0b850;  1 drivers
v0000022d8cb09850_0 .net *"_ivl_238", 0 0, L_0000022d8cb68080;  1 drivers
v0000022d8cb098f0_0 .net *"_ivl_24", 0 0, L_0000022d8cb52e50;  1 drivers
v0000022d8cb09990_0 .net *"_ivl_241", 0 0, L_0000022d8cb52c90;  1 drivers
v0000022d8cb09d50_0 .net *"_ivl_243", 0 0, L_0000022d8cb538d0;  1 drivers
L_0000022d8cb0b898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a070_0 .net/2u *"_ivl_244", 5 0, L_0000022d8cb0b898;  1 drivers
v0000022d8cb0a390_0 .net *"_ivl_246", 0 0, L_0000022d8cb683a0;  1 drivers
v0000022d8cb0a430_0 .net *"_ivl_248", 31 0, L_0000022d8cb688a0;  1 drivers
L_0000022d8cb0ad58 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022d8cb0a6b0_0 .net/2u *"_ivl_26", 4 0, L_0000022d8cb0ad58;  1 drivers
v0000022d8cb0a9d0_0 .net *"_ivl_29", 4 0, L_0000022d8cacbc80;  1 drivers
v0000022d8cb08c70_0 .net *"_ivl_32", 0 0, L_0000022d8cb534e0;  1 drivers
L_0000022d8cb0ada0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac7ff0_0 .net/2u *"_ivl_34", 4 0, L_0000022d8cb0ada0;  1 drivers
v0000022d8cac8bd0_0 .net *"_ivl_37", 4 0, L_0000022d8cacb5a0;  1 drivers
v0000022d8cac7870_0 .net *"_ivl_40", 0 0, L_0000022d8cb53b00;  1 drivers
L_0000022d8cb0ade8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac8090_0 .net/2u *"_ivl_42", 15 0, L_0000022d8cb0ade8;  1 drivers
v0000022d8cac8630_0 .net *"_ivl_45", 15 0, L_0000022d8cacbfa0;  1 drivers
v0000022d8cac7550_0 .net *"_ivl_48", 0 0, L_0000022d8cb532b0;  1 drivers
v0000022d8cac8b30_0 .net *"_ivl_5", 5 0, L_0000022d8cacc4a0;  1 drivers
L_0000022d8cb0ae30 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac7910_0 .net/2u *"_ivl_50", 36 0, L_0000022d8cb0ae30;  1 drivers
L_0000022d8cb0ae78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac74b0_0 .net/2u *"_ivl_52", 31 0, L_0000022d8cb0ae78;  1 drivers
v0000022d8cac8f90_0 .net *"_ivl_55", 4 0, L_0000022d8cacb000;  1 drivers
v0000022d8cac8e50_0 .net *"_ivl_56", 36 0, L_0000022d8cacc900;  1 drivers
v0000022d8cac75f0_0 .net *"_ivl_58", 36 0, L_0000022d8cacca40;  1 drivers
v0000022d8cac7f50_0 .net *"_ivl_62", 0 0, L_0000022d8cb53b70;  1 drivers
L_0000022d8cb0aec0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac8ef0_0 .net/2u *"_ivl_64", 5 0, L_0000022d8cb0aec0;  1 drivers
v0000022d8cac8d10_0 .net *"_ivl_67", 5 0, L_0000022d8cacbbe0;  1 drivers
v0000022d8cac8950_0 .net *"_ivl_70", 0 0, L_0000022d8cb53240;  1 drivers
L_0000022d8cb0af08 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac7730_0 .net/2u *"_ivl_72", 57 0, L_0000022d8cb0af08;  1 drivers
L_0000022d8cb0af50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac89f0_0 .net/2u *"_ivl_74", 31 0, L_0000022d8cb0af50;  1 drivers
v0000022d8cac7410_0 .net *"_ivl_77", 25 0, L_0000022d8cacac40;  1 drivers
v0000022d8cac7d70_0 .net *"_ivl_78", 57 0, L_0000022d8cacb0a0;  1 drivers
v0000022d8cac9030_0 .net *"_ivl_8", 0 0, L_0000022d8cb531d0;  1 drivers
v0000022d8cac9210_0 .net *"_ivl_80", 57 0, L_0000022d8cacc2c0;  1 drivers
L_0000022d8cb0af98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022d8cac8a90_0 .net/2u *"_ivl_84", 31 0, L_0000022d8cb0af98;  1 drivers
L_0000022d8cb0afe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022d8cac8270_0 .net/2u *"_ivl_88", 5 0, L_0000022d8cb0afe0;  1 drivers
v0000022d8cac8310_0 .net *"_ivl_90", 0 0, L_0000022d8cacb280;  1 drivers
L_0000022d8cb0b028 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022d8cac8c70_0 .net/2u *"_ivl_92", 5 0, L_0000022d8cb0b028;  1 drivers
v0000022d8cac7b90_0 .net *"_ivl_94", 0 0, L_0000022d8cacb460;  1 drivers
v0000022d8cac7690_0 .net *"_ivl_97", 0 0, L_0000022d8cb53080;  1 drivers
v0000022d8cac8590_0 .net *"_ivl_98", 47 0, L_0000022d8cacace0;  1 drivers
v0000022d8cac86d0_0 .net "adderResult", 31 0, L_0000022d8cacbe60;  1 drivers
v0000022d8cac81d0_0 .net "address", 31 0, L_0000022d8cacb1e0;  1 drivers
v0000022d8cac7af0_0 .net "clk", 0 0, L_0000022d8cb52f30;  alias, 1 drivers
v0000022d8cac8130_0 .var "cycles_consumed", 31 0;
o0000022d8cad1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000022d8cac8db0_0 .net "excep_flag", 0 0, o0000022d8cad1048;  0 drivers
v0000022d8cac8770_0 .net "extImm", 31 0, L_0000022d8cb68300;  1 drivers
v0000022d8cac77d0_0 .net "funct", 5 0, L_0000022d8caccae0;  1 drivers
v0000022d8cac8450_0 .net "hlt", 0 0, v0000022d8ca945a0_0;  1 drivers
v0000022d8cac8810_0 .net "imm", 15 0, L_0000022d8cacc720;  1 drivers
v0000022d8cac83b0_0 .net "immediate", 31 0, L_0000022d8cb69980;  1 drivers
v0000022d8cac90d0_0 .net "input_clk", 0 0, v0000022d8cacc220_0;  1 drivers
v0000022d8cac9170_0 .net "instruction", 31 0, L_0000022d8cb68260;  1 drivers
v0000022d8cac92b0_0 .net "memoryReadData", 31 0, v0000022d8cac3c10_0;  1 drivers
v0000022d8cac7e10_0 .net "nextPC", 31 0, L_0000022d8cb689e0;  1 drivers
v0000022d8cac88b0_0 .net "opcode", 5 0, L_0000022d8cacb140;  1 drivers
v0000022d8cac79b0_0 .net "rd", 4 0, L_0000022d8cacc9a0;  1 drivers
v0000022d8cac7c30_0 .net "readData1", 31 0, L_0000022d8cb53320;  1 drivers
v0000022d8cac7a50_0 .net "readData1_w", 31 0, L_0000022d8cb681c0;  1 drivers
v0000022d8cac84f0_0 .net "readData2", 31 0, L_0000022d8cb52d70;  1 drivers
v0000022d8cac7cd0_0 .net "rs", 4 0, L_0000022d8cacad80;  1 drivers
v0000022d8cac7eb0_0 .net "rst", 0 0, v0000022d8cacc680_0;  1 drivers
v0000022d8cacbf00_0 .net "rt", 4 0, L_0000022d8cacaf60;  1 drivers
v0000022d8cacc860_0 .net "shamt", 31 0, L_0000022d8cacba00;  1 drivers
v0000022d8cacc0e0_0 .net "wire_instruction", 31 0, L_0000022d8cb52d00;  1 drivers
v0000022d8cacae20_0 .net "writeData", 31 0, L_0000022d8cb68120;  1 drivers
v0000022d8cacb960_0 .net "zero", 0 0, L_0000022d8cb68e40;  1 drivers
L_0000022d8cacc4a0 .part L_0000022d8cb68260, 26, 6;
L_0000022d8cacb140 .functor MUXZ 6, L_0000022d8cacc4a0, L_0000022d8cb0ac38, L_0000022d8ca75b70, C4<>;
L_0000022d8cacb780 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0acc8;
L_0000022d8cacaec0 .part L_0000022d8cb68260, 11, 5;
L_0000022d8cacb820 .functor MUXZ 5, L_0000022d8cacaec0, L_0000022d8cb0ad10, L_0000022d8cacb780, C4<>;
L_0000022d8cacc9a0 .functor MUXZ 5, L_0000022d8cacb820, L_0000022d8cb0ac80, L_0000022d8cb531d0, C4<>;
L_0000022d8cacbc80 .part L_0000022d8cb68260, 21, 5;
L_0000022d8cacad80 .functor MUXZ 5, L_0000022d8cacbc80, L_0000022d8cb0ad58, L_0000022d8cb52e50, C4<>;
L_0000022d8cacb5a0 .part L_0000022d8cb68260, 16, 5;
L_0000022d8cacaf60 .functor MUXZ 5, L_0000022d8cacb5a0, L_0000022d8cb0ada0, L_0000022d8cb534e0, C4<>;
L_0000022d8cacbfa0 .part L_0000022d8cb68260, 0, 16;
L_0000022d8cacc720 .functor MUXZ 16, L_0000022d8cacbfa0, L_0000022d8cb0ade8, L_0000022d8cb53b00, C4<>;
L_0000022d8cacb000 .part L_0000022d8cb68260, 6, 5;
L_0000022d8cacc900 .concat [ 5 32 0 0], L_0000022d8cacb000, L_0000022d8cb0ae78;
L_0000022d8cacca40 .functor MUXZ 37, L_0000022d8cacc900, L_0000022d8cb0ae30, L_0000022d8cb532b0, C4<>;
L_0000022d8cacba00 .part L_0000022d8cacca40, 0, 32;
L_0000022d8cacbbe0 .part L_0000022d8cb68260, 0, 6;
L_0000022d8caccae0 .functor MUXZ 6, L_0000022d8cacbbe0, L_0000022d8cb0aec0, L_0000022d8cb53b70, C4<>;
L_0000022d8cacac40 .part L_0000022d8cb68260, 0, 26;
L_0000022d8cacb0a0 .concat [ 26 32 0 0], L_0000022d8cacac40, L_0000022d8cb0af50;
L_0000022d8cacc2c0 .functor MUXZ 58, L_0000022d8cacb0a0, L_0000022d8cb0af08, L_0000022d8cb53240, C4<>;
L_0000022d8cacb1e0 .part L_0000022d8cacc2c0, 0, 32;
L_0000022d8cacbaa0 .arith/sum 32, v0000022d8cac5860_0, L_0000022d8cb0af98;
L_0000022d8cacb280 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0afe0;
L_0000022d8cacb460 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b028;
L_0000022d8cacace0 .concat [ 32 16 0 0], L_0000022d8cacb1e0, L_0000022d8cb0b070;
L_0000022d8cacc360 .concat [ 6 26 0 0], L_0000022d8cacb140, L_0000022d8cb0b0b8;
L_0000022d8cacb320 .cmp/eq 32, L_0000022d8cacc360, L_0000022d8cb0b100;
L_0000022d8cacb3c0 .cmp/eq 6, L_0000022d8caccae0, L_0000022d8cb0b148;
L_0000022d8cacbb40 .concat [ 32 16 0 0], L_0000022d8cb53320, L_0000022d8cb0b190;
L_0000022d8cacb500 .concat [ 32 16 0 0], v0000022d8cac5860_0, L_0000022d8cb0b1d8;
L_0000022d8cacb640 .part L_0000022d8cacc720, 15, 1;
LS_0000022d8cacb6e0_0_0 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_4 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_8 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_12 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_16 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_20 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_24 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_0_28 .concat [ 1 1 1 1], L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640, L_0000022d8cacb640;
LS_0000022d8cacb6e0_1_0 .concat [ 4 4 4 4], LS_0000022d8cacb6e0_0_0, LS_0000022d8cacb6e0_0_4, LS_0000022d8cacb6e0_0_8, LS_0000022d8cacb6e0_0_12;
LS_0000022d8cacb6e0_1_4 .concat [ 4 4 4 4], LS_0000022d8cacb6e0_0_16, LS_0000022d8cacb6e0_0_20, LS_0000022d8cacb6e0_0_24, LS_0000022d8cacb6e0_0_28;
L_0000022d8cacb6e0 .concat [ 16 16 0 0], LS_0000022d8cacb6e0_1_0, LS_0000022d8cacb6e0_1_4;
L_0000022d8cacbdc0 .concat [ 16 32 0 0], L_0000022d8cacc720, L_0000022d8cacb6e0;
L_0000022d8cacb8c0 .arith/sum 48, L_0000022d8cacb500, L_0000022d8cacbdc0;
L_0000022d8cacc540 .functor MUXZ 48, L_0000022d8cacb8c0, L_0000022d8cacbb40, L_0000022d8cb539b0, C4<>;
L_0000022d8cacbd20 .functor MUXZ 48, L_0000022d8cacc540, L_0000022d8cacace0, L_0000022d8cb53080, C4<>;
L_0000022d8cacbe60 .part L_0000022d8cacbd20, 0, 32;
L_0000022d8cacc040 .cmp/eq 2, v0000022d8cac4cf0_0, L_0000022d8cb0b220;
L_0000022d8cacc180 .cmp/eq 2, v0000022d8cac4cf0_0, L_0000022d8cb0b268;
L_0000022d8cb693e0 .cmp/eq 2, v0000022d8cac4cf0_0, L_0000022d8cb0b2b0;
L_0000022d8cb68a80 .functor MUXZ 32, L_0000022d8cb0b340, L_0000022d8cb0b2f8, L_0000022d8cb693e0, C4<>;
L_0000022d8cb68760 .functor MUXZ 32, L_0000022d8cb68a80, L_0000022d8cacbe60, L_0000022d8cacc180, C4<>;
L_0000022d8cb689e0 .functor MUXZ 32, L_0000022d8cb68760, L_0000022d8cacbaa0, L_0000022d8cacc040, C4<>;
L_0000022d8cb68260 .functor MUXZ 32, L_0000022d8cb52d00, L_0000022d8cb0b3d0, L_0000022d8cb53160, C4<>;
L_0000022d8cb69b60 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b4a8;
L_0000022d8cb69660 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b4f0;
L_0000022d8cb68620 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b538;
L_0000022d8cb68800 .concat [ 16 16 0 0], L_0000022d8cacc720, L_0000022d8cb0b580;
L_0000022d8cb69520 .part L_0000022d8cacc720, 15, 1;
LS_0000022d8cb695c0_0_0 .concat [ 1 1 1 1], L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520;
LS_0000022d8cb695c0_0_4 .concat [ 1 1 1 1], L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520;
LS_0000022d8cb695c0_0_8 .concat [ 1 1 1 1], L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520;
LS_0000022d8cb695c0_0_12 .concat [ 1 1 1 1], L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520, L_0000022d8cb69520;
L_0000022d8cb695c0 .concat [ 4 4 4 4], LS_0000022d8cb695c0_0_0, LS_0000022d8cb695c0_0_4, LS_0000022d8cb695c0_0_8, LS_0000022d8cb695c0_0_12;
L_0000022d8cb67d60 .concat [ 16 16 0 0], L_0000022d8cacc720, L_0000022d8cb695c0;
L_0000022d8cb68300 .functor MUXZ 32, L_0000022d8cb67d60, L_0000022d8cb68800, L_0000022d8cb53390, C4<>;
L_0000022d8cb686c0 .concat [ 6 26 0 0], L_0000022d8cacb140, L_0000022d8cb0b5c8;
L_0000022d8cb67e00 .cmp/eq 32, L_0000022d8cb686c0, L_0000022d8cb0b610;
L_0000022d8cb69700 .cmp/eq 6, L_0000022d8caccae0, L_0000022d8cb0b658;
L_0000022d8cb697a0 .cmp/eq 6, L_0000022d8caccae0, L_0000022d8cb0b6a0;
L_0000022d8cb68c60 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b6e8;
L_0000022d8cb67cc0 .functor MUXZ 32, L_0000022d8cb68300, L_0000022d8cb0b730, L_0000022d8cb68c60, C4<>;
L_0000022d8cb69980 .functor MUXZ 32, L_0000022d8cb67cc0, L_0000022d8cacba00, L_0000022d8cb530f0, C4<>;
L_0000022d8cb68da0 .concat [ 6 26 0 0], L_0000022d8cacb140, L_0000022d8cb0b778;
L_0000022d8cb67f40 .cmp/eq 32, L_0000022d8cb68da0, L_0000022d8cb0b7c0;
L_0000022d8cb67fe0 .cmp/eq 6, L_0000022d8caccae0, L_0000022d8cb0b808;
L_0000022d8cb68080 .cmp/eq 6, L_0000022d8caccae0, L_0000022d8cb0b850;
L_0000022d8cb683a0 .cmp/eq 6, L_0000022d8cacb140, L_0000022d8cb0b898;
L_0000022d8cb688a0 .functor MUXZ 32, L_0000022d8cb53320, v0000022d8cac5860_0, L_0000022d8cb683a0, C4<>;
L_0000022d8cb681c0 .functor MUXZ 32, L_0000022d8cb688a0, L_0000022d8cb52d70, L_0000022d8cb538d0, C4<>;
S_0000022d8ca90310 .scope module, "ALUMux" "mux2x1" 3 86, 5 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022d8ca8bde0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022d8cb53a90 .functor NOT 1, v0000022d8ca94140_0, C4<0>, C4<0>, C4<0>;
v0000022d8ca92b60_0 .net *"_ivl_0", 0 0, L_0000022d8cb53a90;  1 drivers
v0000022d8ca937e0_0 .net "in1", 31 0, L_0000022d8cb52d70;  alias, 1 drivers
v0000022d8ca92fc0_0 .net "in2", 31 0, L_0000022d8cb69980;  alias, 1 drivers
v0000022d8ca93920_0 .net "out", 31 0, L_0000022d8cb69a20;  alias, 1 drivers
v0000022d8ca939c0_0 .net "s", 0 0, v0000022d8ca94140_0;  alias, 1 drivers
L_0000022d8cb69a20 .functor MUXZ 32, L_0000022d8cb69980, L_0000022d8cb52d70, L_0000022d8cb53a90, C4<>;
S_0000022d8ca320e0 .scope module, "CU" "controlUnit" 3 71, 6 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022d8cb00090 .param/l "RType" 0 4 2, C4<000000>;
P_0000022d8cb000c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022d8cb00100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022d8cb00138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022d8cb00170 .param/l "and_" 0 4 5, C4<100100>;
P_0000022d8cb001a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022d8cb001e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022d8cb00218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022d8cb00250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022d8cb00288 .param/l "j" 0 4 12, C4<000010>;
P_0000022d8cb002c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022d8cb002f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022d8cb00330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022d8cb00368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022d8cb003a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022d8cb003d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022d8cb00410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022d8cb00448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022d8cb00480 .param/l "slt" 0 4 5, C4<101010>;
P_0000022d8cb004b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022d8cb004f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022d8cb00528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022d8cb00560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022d8cb00598 .param/l "sw" 0 4 8, C4<101011>;
P_0000022d8cb005d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022d8cb00608 .param/l "xori" 0 4 8, C4<001110>;
v0000022d8ca93a60_0 .var "ALUOp", 3 0;
v0000022d8ca94140_0 .var "ALUSrc", 0 0;
v0000022d8ca92de0_0 .var "MemReadEn", 0 0;
v0000022d8ca93ba0_0 .var "MemWriteEn", 0 0;
v0000022d8ca941e0_0 .var "MemtoReg", 0 0;
v0000022d8ca94820_0 .var "RegDst", 0 0;
v0000022d8ca92ca0_0 .var "RegWriteEn", 0 0;
v0000022d8ca93c40_0 .net "funct", 5 0, L_0000022d8caccae0;  alias, 1 drivers
v0000022d8ca945a0_0 .var "hlt", 0 0;
v0000022d8ca948c0_0 .net "opcode", 5 0, L_0000022d8cacb140;  alias, 1 drivers
v0000022d8ca94280_0 .net "rst", 0 0, v0000022d8cacc680_0;  alias, 1 drivers
E_0000022d8ca8c5e0 .event anyedge, v0000022d8ca94280_0, v0000022d8ca948c0_0, v0000022d8ca93c40_0;
S_0000022d8ca32330 .scope module, "InstMem" "IM" 3 67, 7 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022d8ca8c760 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022d8cb52d00 .functor BUFZ 32, L_0000022d8cb68f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d8ca943c0_0 .net "Data_Out", 31 0, L_0000022d8cb52d00;  alias, 1 drivers
v0000022d8ca94460 .array "InstMem", 0 1023, 31 0;
v0000022d8ca94960_0 .net *"_ivl_0", 31 0, L_0000022d8cb68f80;  1 drivers
v0000022d8ca92d40_0 .net *"_ivl_3", 9 0, L_0000022d8cb69480;  1 drivers
v0000022d8ca92c00_0 .net *"_ivl_4", 11 0, L_0000022d8cb68440;  1 drivers
L_0000022d8cb0b388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d8ca73720_0 .net *"_ivl_7", 1 0, L_0000022d8cb0b388;  1 drivers
v0000022d8ca737c0_0 .net "addr", 31 0, v0000022d8cac5860_0;  alias, 1 drivers
v0000022d8cac4bb0_0 .var/i "i", 31 0;
L_0000022d8cb68f80 .array/port v0000022d8ca94460, L_0000022d8cb68440;
L_0000022d8cb69480 .part v0000022d8cac5860_0, 0, 10;
L_0000022d8cb68440 .concat [ 10 2 0 0], L_0000022d8cb69480, L_0000022d8cb0b388;
S_0000022d8c9e29c0 .scope module, "RF" "registerFile" 3 77, 8 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022d8cb53320 .functor BUFZ 32, L_0000022d8cb67ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022d8cb52d70 .functor BUFZ 32, L_0000022d8cb69ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022d8cac3df0_0 .net *"_ivl_0", 31 0, L_0000022d8cb67ea0;  1 drivers
v0000022d8cac38f0_0 .net *"_ivl_10", 6 0, L_0000022d8cb698e0;  1 drivers
L_0000022d8cb0b460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d8cac3990_0 .net *"_ivl_13", 1 0, L_0000022d8cb0b460;  1 drivers
v0000022d8cac41b0_0 .net *"_ivl_2", 6 0, L_0000022d8cb69340;  1 drivers
L_0000022d8cb0b418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022d8cac4e30_0 .net *"_ivl_5", 1 0, L_0000022d8cb0b418;  1 drivers
v0000022d8cac3f30_0 .net *"_ivl_8", 31 0, L_0000022d8cb69ac0;  1 drivers
v0000022d8cac4ed0_0 .net "clk", 0 0, L_0000022d8cb52f30;  alias, 1 drivers
v0000022d8cac4110_0 .var/i "i", 31 0;
v0000022d8cac51f0_0 .net "readData1", 31 0, L_0000022d8cb53320;  alias, 1 drivers
v0000022d8cac4070_0 .net "readData2", 31 0, L_0000022d8cb52d70;  alias, 1 drivers
v0000022d8cac4250_0 .net "readRegister1", 4 0, L_0000022d8cacad80;  alias, 1 drivers
v0000022d8cac4570_0 .net "readRegister2", 4 0, L_0000022d8cacaf60;  alias, 1 drivers
v0000022d8cac4f70 .array "registers", 31 0, 31 0;
v0000022d8cac4750_0 .net "rst", 0 0, v0000022d8cacc680_0;  alias, 1 drivers
v0000022d8cac49d0_0 .net "we", 0 0, v0000022d8ca92ca0_0;  alias, 1 drivers
v0000022d8cac3490_0 .net "writeData", 31 0, L_0000022d8cb68120;  alias, 1 drivers
v0000022d8cac42f0_0 .net "writeRegister", 4 0, L_0000022d8cb69840;  alias, 1 drivers
E_0000022d8ca8be20/0 .event negedge, v0000022d8ca94280_0;
E_0000022d8ca8be20/1 .event posedge, v0000022d8cac4ed0_0;
E_0000022d8ca8be20 .event/or E_0000022d8ca8be20/0, E_0000022d8ca8be20/1;
L_0000022d8cb67ea0 .array/port v0000022d8cac4f70, L_0000022d8cb69340;
L_0000022d8cb69340 .concat [ 5 2 0 0], L_0000022d8cacad80, L_0000022d8cb0b418;
L_0000022d8cb69ac0 .array/port v0000022d8cac4f70, L_0000022d8cb698e0;
L_0000022d8cb698e0 .concat [ 5 2 0 0], L_0000022d8cacaf60, L_0000022d8cb0b460;
S_0000022d8c9e2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022d8c9e29c0;
 .timescale 0 0;
v0000022d8cac3d50_0 .var/i "i", 31 0;
S_0000022d8ca49bf0 .scope module, "RFMux" "mux2x1" 3 75, 5 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022d8ca8b8a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022d8cb535c0 .functor NOT 1, v0000022d8ca94820_0, C4<0>, C4<0>, C4<0>;
v0000022d8cac35d0_0 .net *"_ivl_0", 0 0, L_0000022d8cb535c0;  1 drivers
v0000022d8cac5290_0 .net "in1", 4 0, L_0000022d8cacaf60;  alias, 1 drivers
v0000022d8cac3e90_0 .net "in2", 4 0, L_0000022d8cacc9a0;  alias, 1 drivers
v0000022d8cac4a70_0 .net "out", 4 0, L_0000022d8cb69840;  alias, 1 drivers
v0000022d8cac4b10_0 .net "s", 0 0, v0000022d8ca94820_0;  alias, 1 drivers
L_0000022d8cb69840 .functor MUXZ 5, L_0000022d8cacc9a0, L_0000022d8cacaf60, L_0000022d8cb535c0, C4<>;
S_0000022d8ca49d80 .scope module, "WBMux" "mux2x1" 3 97, 5 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022d8ca8bea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022d8cb52de0 .functor NOT 1, v0000022d8ca941e0_0, C4<0>, C4<0>, C4<0>;
v0000022d8cac4430_0 .net *"_ivl_0", 0 0, L_0000022d8cb52de0;  1 drivers
v0000022d8cac44d0_0 .net "in1", 31 0, v0000022d8cac5010_0;  alias, 1 drivers
v0000022d8cac4390_0 .net "in2", 31 0, v0000022d8cac3c10_0;  alias, 1 drivers
v0000022d8cac47f0_0 .net "out", 31 0, L_0000022d8cb68120;  alias, 1 drivers
v0000022d8cac4610_0 .net "s", 0 0, v0000022d8ca941e0_0;  alias, 1 drivers
L_0000022d8cb68120 .functor MUXZ 32, v0000022d8cac3c10_0, v0000022d8cac5010_0, L_0000022d8cb52de0, C4<>;
S_0000022d8ca317a0 .scope module, "alu" "ALU" 3 91, 9 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022d8ca31930 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022d8ca31968 .param/l "AND" 0 9 12, C4<0010>;
P_0000022d8ca319a0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022d8ca319d8 .param/l "OR" 0 9 12, C4<0011>;
P_0000022d8ca31a10 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022d8ca31a48 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022d8ca31a80 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022d8ca31ab8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022d8ca31af0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022d8ca31b28 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022d8ca31b60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022d8ca31b98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000022d8cb0b8e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022d8cac46b0_0 .net/2u *"_ivl_0", 31 0, L_0000022d8cb0b8e0;  1 drivers
v0000022d8cac4c50_0 .net "opSel", 3 0, v0000022d8ca93a60_0;  alias, 1 drivers
v0000022d8cac4890_0 .net "operand1", 31 0, L_0000022d8cb681c0;  alias, 1 drivers
v0000022d8cac3530_0 .net "operand2", 31 0, L_0000022d8cb69a20;  alias, 1 drivers
v0000022d8cac5010_0 .var "result", 31 0;
v0000022d8cac4930_0 .net "zero", 0 0, L_0000022d8cb68e40;  alias, 1 drivers
E_0000022d8ca8bfa0 .event anyedge, v0000022d8ca93a60_0, v0000022d8cac4890_0, v0000022d8ca93920_0;
L_0000022d8cb68e40 .cmp/eq 32, v0000022d8cac5010_0, L_0000022d8cb0b8e0;
S_0000022d8ca1b7e0 .scope module, "branchcontroller" "BranchController" 3 47, 10 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000022d8cb00650 .param/l "RType" 0 4 2, C4<000000>;
P_0000022d8cb00688 .param/l "add" 0 4 5, C4<100000>;
P_0000022d8cb006c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022d8cb006f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000022d8cb00730 .param/l "and_" 0 4 5, C4<100100>;
P_0000022d8cb00768 .param/l "andi" 0 4 8, C4<001100>;
P_0000022d8cb007a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022d8cb007d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022d8cb00810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022d8cb00848 .param/l "j" 0 4 12, C4<000010>;
P_0000022d8cb00880 .param/l "jal" 0 4 12, C4<000011>;
P_0000022d8cb008b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022d8cb008f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000022d8cb00928 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022d8cb00960 .param/l "or_" 0 4 5, C4<100101>;
P_0000022d8cb00998 .param/l "ori" 0 4 8, C4<001101>;
P_0000022d8cb009d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022d8cb00a08 .param/l "sll" 0 4 6, C4<000000>;
P_0000022d8cb00a40 .param/l "slt" 0 4 5, C4<101010>;
P_0000022d8cb00a78 .param/l "slti" 0 4 8, C4<101010>;
P_0000022d8cb00ab0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022d8cb00ae8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022d8cb00b20 .param/l "subu" 0 4 5, C4<100011>;
P_0000022d8cb00b58 .param/l "sw" 0 4 8, C4<101011>;
P_0000022d8cb00b90 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022d8cb00bc8 .param/l "xori" 0 4 8, C4<001110>;
v0000022d8cac4cf0_0 .var "PCsrc", 1 0;
v0000022d8cac4d90_0 .net "excep_flag", 0 0, o0000022d8cad1048;  alias, 0 drivers
v0000022d8cac50b0_0 .net "funct", 5 0, L_0000022d8caccae0;  alias, 1 drivers
v0000022d8cac5150_0 .net "opcode", 5 0, L_0000022d8cacb140;  alias, 1 drivers
v0000022d8cac33f0_0 .net "operand1", 31 0, L_0000022d8cb53320;  alias, 1 drivers
v0000022d8cac3670_0 .net "operand2", 31 0, L_0000022d8cb69a20;  alias, 1 drivers
v0000022d8cac3710_0 .net "rst", 0 0, v0000022d8cacc680_0;  alias, 1 drivers
E_0000022d8ca8d420/0 .event anyedge, v0000022d8ca94280_0, v0000022d8cac4d90_0, v0000022d8ca948c0_0, v0000022d8cac51f0_0;
E_0000022d8ca8d420/1 .event anyedge, v0000022d8ca93920_0, v0000022d8ca93c40_0;
E_0000022d8ca8d420 .event/or E_0000022d8ca8d420/0, E_0000022d8ca8d420/1;
S_0000022d8ca1b970 .scope module, "dataMem" "DM" 3 95, 11 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022d8cac37b0 .array "DataMem", 0 1023, 31 0;
v0000022d8cac3850_0 .net "address", 31 0, v0000022d8cac5010_0;  alias, 1 drivers
v0000022d8cac3a30_0 .net "clock", 0 0, L_0000022d8cb53400;  1 drivers
v0000022d8cac3ad0_0 .net "data", 31 0, L_0000022d8cb52d70;  alias, 1 drivers
v0000022d8cac3b70_0 .var/i "i", 31 0;
v0000022d8cac3c10_0 .var "q", 31 0;
v0000022d8cac3cb0_0 .net "rden", 0 0, v0000022d8ca92de0_0;  alias, 1 drivers
v0000022d8cac6d00_0 .net "wren", 0 0, v0000022d8ca93ba0_0;  alias, 1 drivers
E_0000022d8ca8cea0 .event posedge, v0000022d8cac3a30_0;
S_0000022d8ca5ede0 .scope module, "pc" "programCounter" 3 64, 12 1 0, S_0000022d8ca90180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022d8ca8d1e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022d8cac5900_0 .net "PCin", 31 0, L_0000022d8cb689e0;  alias, 1 drivers
v0000022d8cac5860_0 .var "PCout", 31 0;
v0000022d8cac6800_0 .net "clk", 0 0, L_0000022d8cb52f30;  alias, 1 drivers
v0000022d8cac5fe0_0 .net "rst", 0 0, v0000022d8cacc680_0;  alias, 1 drivers
    .scope S_0000022d8ca1b7e0;
T_0 ;
    %wait E_0000022d8ca8d420;
    %load/vec4 v0000022d8cac3710_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d8cac4cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022d8cac4d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000022d8cac4cf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000022d8cac5150_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000022d8cac33f0_0;
    %load/vec4 v0000022d8cac3670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000022d8cac5150_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000022d8cac33f0_0;
    %load/vec4 v0000022d8cac3670_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000022d8cac5150_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000022d8cac5150_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000022d8cac5150_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000022d8cac50b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000022d8cac4cf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000022d8cac4cf0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022d8ca5ede0;
T_1 ;
    %wait E_0000022d8ca8be20;
    %load/vec4 v0000022d8cac5fe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022d8cac5860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022d8cac5900_0;
    %assign/vec4 v0000022d8cac5860_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022d8ca32330;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d8cac4bb0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022d8cac4bb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022d8cac4bb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %load/vec4 v0000022d8cac4bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d8cac4bb0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8ca94460, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022d8ca320e0;
T_3 ;
    %wait E_0000022d8ca8c5e0;
    %load/vec4 v0000022d8ca94280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca945a0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca93ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca941e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022d8ca92de0_0, 0;
    %assign/vec4 v0000022d8ca94820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022d8ca945a0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022d8ca93a60_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022d8ca94140_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022d8ca92ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022d8ca93ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022d8ca941e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022d8ca92de0_0, 0, 1;
    %store/vec4 v0000022d8ca94820_0, 0, 1;
    %load/vec4 v0000022d8ca948c0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca945a0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %load/vec4 v0000022d8ca93c40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022d8ca94820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca92ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca941e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca93ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022d8ca94140_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022d8ca93a60_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022d8c9e29c0;
T_4 ;
    %wait E_0000022d8ca8be20;
    %fork t_1, S_0000022d8c9e2b50;
    %jmp t_0;
    .scope S_0000022d8c9e2b50;
t_1 ;
    %load/vec4 v0000022d8cac4750_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d8cac3d50_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022d8cac3d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022d8cac3d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8cac4f70, 0, 4;
    %load/vec4 v0000022d8cac3d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d8cac3d50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022d8cac49d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022d8cac3490_0;
    %load/vec4 v0000022d8cac42f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8cac4f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8cac4f70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022d8c9e29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022d8c9e29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d8cac4110_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022d8cac4110_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022d8cac4110_0;
    %ix/getv/s 4, v0000022d8cac4110_0;
    %load/vec4a v0000022d8cac4f70, 4;
    %ix/getv/s 4, v0000022d8cac4110_0;
    %load/vec4a v0000022d8cac4f70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022d8cac4110_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d8cac4110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022d8ca317a0;
T_6 ;
    %wait E_0000022d8ca8bfa0;
    %load/vec4 v0000022d8cac4c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %add;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %sub;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %and;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %or;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %xor;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %or;
    %inv;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022d8cac4890_0;
    %load/vec4 v0000022d8cac3530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022d8cac3530_0;
    %load/vec4 v0000022d8cac4890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022d8cac4890_0;
    %ix/getv 4, v0000022d8cac3530_0;
    %shiftl 4;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022d8cac4890_0;
    %ix/getv 4, v0000022d8cac3530_0;
    %shiftr 4;
    %assign/vec4 v0000022d8cac5010_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022d8ca1b970;
T_7 ;
    %wait E_0000022d8ca8cea0;
    %load/vec4 v0000022d8cac3cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022d8cac3850_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022d8cac37b0, 4;
    %assign/vec4 v0000022d8cac3c10_0, 0;
T_7.0 ;
    %load/vec4 v0000022d8cac6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022d8cac3ad0_0;
    %ix/getv 3, v0000022d8cac3850_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022d8cac37b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022d8ca1b970;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000022d8ca1b970;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022d8cac3b70_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022d8cac3b70_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022d8cac3b70_0;
    %load/vec4a v0000022d8cac37b0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000022d8cac3b70_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022d8cac3b70_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022d8cac3b70_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022d8ca90180;
T_10 ;
    %wait E_0000022d8ca8be20;
    %load/vec4 v0000022d8cac7eb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022d8cac8130_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022d8cac8130_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022d8cac8130_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022d8ca8fe60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d8cacc220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d8cacc680_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022d8ca8fe60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022d8cacc220_0;
    %inv;
    %assign/vec4 v0000022d8cacc220_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022d8ca8fe60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022d8cacc680_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022d8cacc680_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000022d8cacc7c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
