onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -radix unsigned /tb_fetch_block/UFETCH_BLOCK/PC_BUS
add wave -noupdate -radix unsigned /tb_fetch_block/UFETCH_BLOCK/PC/Q
add wave -noupdate /tb_fetch_block/UFETCH_BLOCK/PC/Q
add wave -noupdate -radix hexadecimal /tb_fetch_block/UFEETCH_REGS/IR_i
add wave -noupdate /tb_fetch_block/UFETCH_BLOCK/take_prediction_i
add wave -noupdate -radix hexadecimal /tb_fetch_block/UFEETCH_REGS/IR_o
add wave -noupdate -radix unsigned /tb_fetch_block/UCU/ALU_OPCODE
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/A_o
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/B_o
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/IMM_o
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/rA_o
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/rB_o
add wave -noupdate -radix unsigned /tb_fetch_block/UDECODE_REGS/rC_o
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_REGS/X_o
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_REGS/S_o
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/DOUT
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/IN1
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/IN2
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/DOUT
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/MULT/DOUT
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/MULT/stall_o
add wave -noupdate -radix unsigned -childformat {{/tb_fetch_block/RF/REGISTERS(0) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(1) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(2) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(3) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(4) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(5) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(6) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(7) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(8) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(9) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(10) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(11) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(12) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(13) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(14) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(15) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(16) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(17) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(18) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(19) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(20) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(21) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(22) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(23) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(24) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(25) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(26) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(27) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(28) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(29) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(30) -radix unsigned} {/tb_fetch_block/RF/REGISTERS(31) -radix unsigned}} -expand -subitemconfig {/tb_fetch_block/RF/REGISTERS(0) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(1) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(2) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(3) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(4) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(5) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(6) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(7) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(8) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(9) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(10) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(11) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(12) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(13) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(14) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(15) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(16) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(17) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(18) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(19) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(20) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(21) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(22) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(23) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(24) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(25) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(26) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(27) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(28) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(29) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(30) {-height 16 -radix unsigned} /tb_fetch_block/RF/REGISTERS(31) {-height 16 -radix unsigned}} /tb_fetch_block/RF/REGISTERS
add wave -noupdate -divider {New Divider}
add wave -noupdate /tb_fetch_block/UCU/STALL_L/OPCODE_i
add wave -noupdate -radix unsigned /tb_fetch_block/UCU/STALL_L/rA_i
add wave -noupdate -radix unsigned /tb_fetch_block/UCU/STALL_L/rB_i
add wave -noupdate -radix unsigned /tb_fetch_block/UCU/STALL_L/D1_i
add wave -noupdate -radix unsigned /tb_fetch_block/UCU/STALL_L/D2_i
add wave -noupdate /tb_fetch_block/UCU/STALL_L/S_mem_LOAD_i
add wave -noupdate /tb_fetch_block/UCU/STALL_L/S_exe_LOAD_i
add wave -noupdate /tb_fetch_block/UCU/STALL_L/S_exe_WRITE_i
add wave -noupdate /tb_fetch_block/UCU/STALL_L/stall_exe_o
add wave -noupdate /tb_fetch_block/UCU/STALL_L/stall_dec_o
add wave -noupdate /tb_fetch_block/UCU/STALL_L/stall_fetch_o
add wave -noupdate /tb_fetch_block/UCU/STALL_L/stall_btb_o
add wave -noupdate /tb_fetch_block/UCU/STALL_L/bubble_o
add wave -noupdate /tb_fetch_block/UCU/STALL_L/IS_JMP_BRANCH
add wave -noupdate /tb_fetch_block/UCU/STALL_L/IS_NO_STALL
add wave -noupdate /tb_fetch_block/UCU/STALL_L/IS_JMP
add wave -noupdate /tb_fetch_block/UCU/STALL_L/STALL_JMP_BRANCH_DECODE
add wave -noupdate /tb_fetch_block/UCU/STALL_L/STALL_JMP_BRANCH_LOAD
add wave -noupdate /tb_fetch_block/UCU/STALL_L/STALL_LOAD_RTYPE
add wave -noupdate /tb_fetch_block/UCU/STALL_L/STALL_LOAD_ITYPE
add wave -noupdate -divider {New Divider}
add wave -noupdate /tb_fetch_block/UCU/cw_d
add wave -noupdate /tb_fetch_block/UCU/cw_e
add wave -noupdate /tb_fetch_block/UCU/cw_m
add wave -noupdate /tb_fetch_block/UCU/cw_w
add wave -noupdate -divider {New Divider}
add wave -noupdate /tb_fetch_block/UFW_LOGIC/S_FWAdec
add wave -noupdate /tb_fetch_block/UFW_LOGIC/S_FWA
add wave -noupdate /tb_fetch_block/UFW_LOGIC/S_FWB
add wave -noupdate -radix unsigned /tb_fetch_block/UFW_LOGIC/rAdec_i
add wave -noupdate -radix unsigned /tb_fetch_block/UFW_LOGIC/D2_i
add wave -noupdate -radix unsigned /tb_fetch_block/UFW_LOGIC/D3_i
add wave -noupdate /tb_fetch_block/UFW_LOGIC/S_mem_LOAD
add wave -noupdate /tb_fetch_block/UFW_LOGIC/S_mem_W
add wave -noupdate /tb_fetch_block/UEXECUTE_BLOCK/ALU/MULT/count
add wave -noupdate /tb_fetch_block/UEXECUTE_BLOCK/ALU/MULT/enable
add wave -noupdate -radix hexadecimal -childformat {{/tb_fetch_block/UDMEM/DRAM_mem(0) -radix unsigned} {/tb_fetch_block/UDMEM/DRAM_mem(1) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(2) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(3) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(4) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(5) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(6) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(7) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(8) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(9) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(10) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(11) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(12) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(13) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(14) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(15) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(16) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(17) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(18) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(19) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(20) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(21) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(22) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(23) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(24) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(25) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(26) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(27) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(28) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(29) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(30) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(31) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(32) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(33) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(34) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(35) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(36) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(37) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(38) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(39) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(40) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(41) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(42) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(43) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(44) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(45) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(46) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(47) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(48) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(49) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(50) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(51) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(52) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(53) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(54) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(55) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(56) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(57) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(58) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(59) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(60) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(61) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(62) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(63) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(64) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(65) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(66) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(67) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(68) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(69) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(70) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(71) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(72) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(73) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(74) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(75) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(76) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(77) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(78) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(79) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(80) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(81) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(82) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(83) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(84) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(85) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(86) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(87) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(88) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(89) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(90) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(91) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(92) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(93) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(94) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(95) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(96) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(97) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(98) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(99) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(100) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(101) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(102) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(103) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(104) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(105) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(106) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(107) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(108) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(109) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(110) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(111) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(112) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(113) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(114) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(115) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(116) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(117) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(118) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(119) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(120) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(121) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(122) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(123) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(124) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(125) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(126) -radix hexadecimal} {/tb_fetch_block/UDMEM/DRAM_mem(127) -radix hexadecimal}} -subitemconfig {/tb_fetch_block/UDMEM/DRAM_mem(0) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/DRAM_mem(1) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(2) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(3) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(4) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(5) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(6) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(7) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(8) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(9) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(10) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(11) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(12) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(13) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(14) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(15) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(16) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(17) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(18) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(19) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(20) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(21) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(22) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(23) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(24) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(25) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(26) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(27) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(28) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(29) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(30) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(31) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(32) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(33) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(34) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(35) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(36) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(37) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(38) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(39) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(40) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(41) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(42) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(43) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(44) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(45) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(46) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(47) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(48) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(49) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(50) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(51) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(52) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(53) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(54) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(55) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(56) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(57) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(58) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(59) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(60) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(61) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(62) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(63) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(64) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(65) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(66) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(67) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(68) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(69) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(70) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(71) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(72) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(73) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(74) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(75) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(76) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(77) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(78) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(79) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(80) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(81) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(82) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(83) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(84) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(85) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(86) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(87) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(88) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(89) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(90) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(91) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(92) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(93) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(94) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(95) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(96) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(97) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(98) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(99) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(100) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(101) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(102) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(103) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(104) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(105) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(106) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(107) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(108) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(109) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(110) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(111) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(112) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(113) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(114) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(115) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(116) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(117) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(118) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(119) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(120) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(121) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(122) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(123) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(124) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(125) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(126) {-height 16 -radix hexadecimal} /tb_fetch_block/UDMEM/DRAM_mem(127) {-height 16 -radix hexadecimal}} /tb_fetch_block/UDMEM/DRAM_mem
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/DOUT
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/IN1
add wave -noupdate -radix unsigned /tb_fetch_block/UEXECUTE_BLOCK/ALU/IN2
add wave -noupdate -radix unsigned -childformat {{/tb_fetch_block/UDMEM/Dout(31) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(30) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(29) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(28) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(27) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(26) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(25) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(24) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(23) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(22) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(21) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(20) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(19) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(18) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(17) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(16) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(15) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(14) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(13) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(12) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(11) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(10) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(9) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(8) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(7) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(6) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(5) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(4) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(3) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(2) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(1) -radix unsigned} {/tb_fetch_block/UDMEM/Dout(0) -radix unsigned}} -subitemconfig {/tb_fetch_block/UDMEM/Dout(31) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(30) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(29) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(28) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(27) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(26) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(25) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(24) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(23) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(22) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(21) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(20) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(19) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(18) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(17) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(16) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(15) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(14) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(13) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(12) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(11) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(10) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(9) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(8) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(7) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(6) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(5) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(4) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(3) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(2) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(1) {-height 16 -radix unsigned} /tb_fetch_block/UDMEM/Dout(0) {-height 16 -radix unsigned}} /tb_fetch_block/UDMEM/Dout
add wave -noupdate -radix unsigned /tb_fetch_block/UDMEM/Addr
add wave -noupdate -divider {New Divider}
add wave -noupdate /tb_fetch_block/UBTB/clock
add wave -noupdate /tb_fetch_block/UBTB/reset
add wave -noupdate /tb_fetch_block/UBTB/TAG_i
add wave -noupdate /tb_fetch_block/UBTB/stall_i
add wave -noupdate /tb_fetch_block/UBTB/was_taken_i
add wave -noupdate /tb_fetch_block/UBTB/was_branch_i
add wave -noupdate -radix unsigned -childformat {{/tb_fetch_block/UBTB/predicted_next_PC_o(31) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(30) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(29) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(28) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(27) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(26) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(25) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(24) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(23) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(22) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(21) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(20) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(19) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(18) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(17) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(16) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(15) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(14) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(13) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(12) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(11) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(10) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(9) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(8) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(7) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(6) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(5) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(4) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(3) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(2) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(1) -radix unsigned} {/tb_fetch_block/UBTB/predicted_next_PC_o(0) -radix unsigned}} -subitemconfig {/tb_fetch_block/UBTB/predicted_next_PC_o(31) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(30) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(29) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(28) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(27) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(26) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(25) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(24) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(23) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(22) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(21) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(20) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(19) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(18) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(17) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(16) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(15) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(14) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(13) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(12) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(11) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(10) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(9) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(8) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(7) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(6) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(5) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(4) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(3) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(2) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(1) {-height 16 -radix unsigned} /tb_fetch_block/UBTB/predicted_next_PC_o(0) {-height 16 -radix unsigned}} /tb_fetch_block/UBTB/predicted_next_PC_o
add wave -noupdate /tb_fetch_block/UBTB/taken_o
add wave -noupdate /tb_fetch_block/UBTB/mispredict_o
add wave -noupdate /tb_fetch_block/UBTB/predict_PC
add wave -noupdate /tb_fetch_block/UBTB/valid
add wave -noupdate /tb_fetch_block/UBTB/taken
add wave -noupdate /tb_fetch_block/UBTB/last_TAG
add wave -noupdate /tb_fetch_block/UBTB/last_TAG_next
add wave -noupdate /tb_fetch_block/UBTB/last_taken_next
add wave -noupdate /tb_fetch_block/UBTB/last_taken
add wave -noupdate -divider {New Divider}
add wave -noupdate -radix unsigned /tb_fetch_block/UFETCH_BLOCK/branch_target_i
add wave -noupdate -radix unsigned /tb_fetch_block/UFETCH_BLOCK/sum_addr_i
add wave -noupdate -radix unsigned /tb_fetch_block/UFETCH_BLOCK/A_i
add wave -noupdate /tb_fetch_block/UFETCH_BLOCK/S_MUX_PC_BUS_i
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {5889 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 430
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {17377 ps} {30665 ps}
