Amarasinghe, S.2007. StreamIt---benchmarks. http://cag.csail.mit.edu/streamit/shtml/benchmarks.shtml.
Apple, Inc.2007. Apple CHUD tools. http://www.apple.com.
ARC International. 2007a. ARC 700 core family brochure. http://www.arc.com.
ARC International. 2007b. ARC VTOC tool. http://www.arc.com/software/simulation/vtoc.html.
Austin, T. M.2007. Pointer-intensive benchmark suite. http://www.cs.wisc.edu/~austin/ptr-dist.html.
Austin, T. M., Breach, S. E., and Sohi, G. S.1993. Efficient detection of all pointer and array access errors. Tech. rep., University of Wisconsin.
Jwahar R. Bammi , Wido Kruijtzer , Luciano Lavagno , Edwin Harcourt , Mihai T. Lazarescu, Software performance estimation strategies in a system-level design tool, Proceedings of the eighth international workshop on Hardware/software codesign, p.82-86, May 2000, San Diego, California, USA[doi>10.1145/334012.334028]
G. Bontempi , W. Kruijtzer, A Data Analysis Method for Software Performance Prediction, Proceedings of the conference on Design, automation and test in Europe, p.971, March 04-08, 2002
Bruno De Bus , Bjorn De Sutter , Ludo Van Put , Dominique Chanet , Koen De Bosschere, Link-time optimization of ARM binaries, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997194]
Pedro C. Diniz, A compiler approach to performance prediction using empirical-based modeling, Proceedings of the 2003 international conference on Computational science: PartIII, June 02-04, 2003, Melbourne, Australia
Christophe Dubach , John Cavazos , Björn Franke , Grigori Fursin , Michael F.P. O'Boyle , Olivier Temam, Fast compiler optimisation evaluation using code-feature based performance prediction, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy[doi>10.1145/1242531.1242553]
Lieven Eeckhout , Koenraad De Bosschere, Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.25, September 08-12, 2001
Lieven Eeckhout , Sebastien Nussbaum , James E. Smith , Koen De Bosschere, Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox, IEEE Micro, v.23 n.5, p.26-38, September 2003[doi>10.1109/MM.2003.1240210]
EEMBC. 2008. EEMBC benchmarks. http://www.eembc.org.
Björn Franke, Fast cycle-approximate instruction set simulation, Proceedings of the 11th international workshop on Software & compilers for embedded systems, March 13-14, 2008, Munich, Germany
Freescale Semiconductor, Inc.2007a. MPC 7410 RISC microprocessor hardware specification. http://www.freescale.com.
Freescale Semiconductor, Inc.2007b. SimG4 timing model. http://www.freescale.com.
Hamerly, G., Perelman, E., Lau, J., and Calder, B.2005. SimPoint 3.0: Faster and more flexible program analysis.J. Instr.-Level Paral. 7, 1--28.
Andreas Hoffmann , Heinrich Meyr , Rainer Leupers, Architecture Exploration for Embedded Processors with Lisa, Kluwer Academic Publishers, Norwell, MA, 2002
Kenneth Hoste , Aashish Phansalkar , Lieven Eeckhout , Andy Georges , Lizy K. John , Koen De Bosschere, Performance prediction based on inherent program similarity, Proceedings of the 15th international conference on Parallel architectures and compilation techniques, September 16-20, 2006, Seattle, Washington, USA[doi>10.1145/1152154.1152174]
Hsu, C.-H. and Kremer, U.1998. Iperf: A framework for automatic construction of performance prediction models. InProceedings of the Workshop on Profile and Feedback-Directed Compilation (PFDC’98).
Intel Corporation. 2000. Intel StrongARM SA-1110 microprocessor---Developers manual. http://www.intel.com.
Joseph, P., Vaswani, K., and Thazhuthaveetil, M. J.2006. Construction and use of linear regression models for processor performance analysis. InProceedings of the 12th International Symposium on High-Performance Computer Architecture (HPCA’06). IEEE, 99--108.
Torsten Kempf , Kingshuk Karuri , Stefan Wallentowitz , Gerd Ascheid , Rainer Leupers , Heinrich Meyr, A SW performance estimation framework for early system-level-design using fine-grained instrumentation, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Benjamin C. Lee , David M. Brooks, Accurate and efficient regression modeling for microarchitectural performance and power prediction, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168881]
Lee, C.2007. MediaBench. http://euler.slu.edu/~fritts/mediabench/mb1/.
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Lee, C. G.1998. UTDSP benchmark suite. http://www.eecg.toronto.edu/~corinna/DSP/infrastructure/UTDSP.html.
Achim Nohl , Gunnar Braun , Oliver Schliebusch , Rainer Leupers , Heinrich Meyr , Andreas Hoffmann, A universal technique for fast and flexible instruction-set architecture simulation, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.513927]
Márcio Seiji Oyamada , Felipe Zschornack , Flávio Rech Wagner, Accurate software performance estimation using domain classification and neural networks, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil[doi>10.1145/1016568.1016617]
Hanchuan Peng , Fuhui Long , Chris Ding, Feature Selection Based on Mutual Information: Criteria of Max-Dependency, Max-Relevance, and Min-Redundancy, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.27 n.8, p.1226-1238, August 2005[doi>10.1109/TPAMI.2005.159]
Daniel Christopher Powell , Björn Franke, Using continuous statistical machine learning to enable high-speed performance prediction in hybrid instruction-/cycle-accurate instruction set simulators, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629478]
Qin, W.2007. SimIt-ARM. http://simit-arm.sourceforge.net.
Mehrdad Reshadi , Nikhil Bansal , Prabhat Mishra , Nikil Dutt, An efficient retargetable framework for instruction-set simulation, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA[doi>10.1145/944645.944649]
Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776026]
Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Hybrid-compiled simulation: An efficient technique for instruction-set architecture simulation, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.3, p.1-27, April 2009[doi>10.1145/1509288.1509292]
Schwaighofer, A. and Tresp, V.2003. Transductive and inductive methods for approximate Gaussian Process regression. InAdvances in Neural Information Processing Systemsvol. 15, S. T. S. Becker and K. Obermayer Eds., MIT Press, Cambridge, MA, 953--960.
Snyder, W., Wasson, P., and Galbi, D.2007. Verilator. http://www.veripool.com/verilator.html.
Tan, L.2006. The worst case execution time tool challenge 2006: The external test. Tech. rep., University of Duisburg-Essen, Los Alamitos, CA.
Topham, N. and Jones, D.2007. High speed CPU simulation using JIT binary translation. InProceedings of the Workshop on Modeling, Benchmarking and Simulation (MoBS).
Wand, M. and Jones, M.1995. Monographs on Statistics and Applied Probability, vol. 60, Chapman and Hall, London.
Scott J. Weber , Matthew W. Moskewicz , Matthias Gries , Christian Sauer , Kurt Keutzer, Fast Cycle-Accurate Simulation and Instruction Set Generation for Constraint-Based Descriptions of Programmable Architectures, Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004, p.18-23, September 08-10, 2004[doi>10.1109/CODES+ISSS.2004.29]
Williams, C. and Rasmussen, C.1996.Advances in Neural Information Processing Systems. Vol. 8. MIT Press, Cambridge, MA, 514--520.
Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859629]
z̆ivojnović, V., Velarde, J. M., Schläger, C., and Meyr, H.1994. DSPSTONE: A DSP-oriented benchmarking methodology. InProceedings of the International Conference on Signal Processing and Technology (ICSPAT’94).
