# ğŸ“ TÃ i liá»‡u: CLINT vs PLIC trong RISC-V

## 1. Giá»›i thiá»‡u
Trong há»‡ thá»‘ng RISC-V, **ngáº¯t (interrupt)** Ä‘Æ°á»£c chia thÃ nh hai nhÃ³m lá»›n:  
- **Core-local interrupts**: chá»‰ áº£nh hÆ°á»Ÿng Ä‘áº¿n tá»«ng CPU core (hart).  
- **External interrupts**: Ä‘áº¿n tá»« thiáº¿t bá»‹ ngoáº¡i vi (UART, disk, network, v.v.).  

Hai thÃ nh pháº§n quáº£n lÃ½ tÆ°Æ¡ng á»©ng lÃ :  
- **CLINT (Core Local Interruptor)**  
- **PLIC (Platform-Level Interrupt Controller)**  

---

## 2. CLINT
### 2.1 Chá»©c nÄƒng
- Quáº£n lÃ½ ngáº¯t **timer** vÃ  **software** cho tá»«ng hart.  
- ThÆ°á»ng dÃ¹ng Ä‘á»ƒ láº­p lá»‹ch (scheduler), táº¡o â€œtickâ€ ngáº¯t Ä‘á»‹nh ká»³.  

### 2.2 Thanh ghi chÃ­nh
- `mtime` (64-bit, global): bá»™ Ä‘áº¿m thá»i gian toÃ n há»‡ thá»‘ng.  
- `mtimecmp[h]` (64-bit, per-hart): khi `mtime >= mtimecmp[h]` â†’ sinh ngáº¯t timer cho hart Ä‘Ã³.  

### 2.3 Äá»‹a chá»‰ (trÃªn QEMU `virt`)
- `0x0200_0000` â†’ `mtime`  
- `0x0200_4000` â†’ `mtimecmp[0]` (hart 0)  

---

## 3. PLIC
### 3.1 Chá»©c nÄƒng
- Gom cÃ¡c ngáº¯t **ngoáº¡i vi** tá»« thiáº¿t bá»‹.  
- XÃ¡c Ä‘á»‹nh má»©c Æ°u tiÃªn, phÃ¢n phá»‘i ngáº¯t Ä‘áº¿n CPU.  

### 3.2 Äá»‹a chá»‰ (QEMU `virt`)
- Base: `0x0c00_0000`  
- Claim/complete register: Ä‘á»ƒ CPU Ä‘á»c IRQ ID vÃ  bÃ¡o Ä‘Ã£ xá»­ lÃ½.  

### 3.3 VÃ­ dá»¥ thiáº¿t bá»‹ trong QEMU
- **UART (ns16550a)** â†’ IRQ 10  
- VirtIO block/net â†’ IRQ 1xâ€“2x  

---

## 4. So sÃ¡nh CLINT vs PLIC

| Äáº·c Ä‘iá»ƒm        | **CLINT** | **PLIC** |
|-----------------|-----------|----------|
| Loáº¡i ngáº¯t       | Timer, Software (per-hart) | External (thiáº¿t bá»‹ ngoáº¡i vi) |
| Äá»‹a chá»‰ QEMU    | `0x0200_0000`              | `0x0c00_0000` |
| Má»¥c Ä‘Ã­ch        | Tick há»‡ thá»‘ng, scheduling  | Driver cho I/O device |
| Báº¯t buá»™c?       | CÃ³ (dÃ¹ng cho timer)        | KhÃ´ng (chá»‰ khi cáº§n device) |

---

## 5. Táº¡i sao ban Ä‘áº§u dÃ¹ng CLINT thay vÃ¬ PLIC?
- **Timer interrupt** lÃ  ngáº¯t â€œlocalâ€ â†’ Ä‘i trá»±c tiáº¿p tá»« CLINT vÃ o CPU.  
- Náº¿u chá»‰ báº­t PLIC mÃ  khÃ´ng gáº¯n thÃªm device â†’ sáº½ khÃ´ng cÃ³ interrupt nÃ o Ä‘áº¿n â†’ há»‡ thá»‘ng â€œtreoâ€ á»Ÿ chá»— chá» ngáº¯t.  

ğŸ‘‰ VÃ¬ tháº¿: dÃ¹ng CLINT Ä‘á»ƒ test timer lÃ  bÆ°á»›c khá»Ÿi Ä‘áº§u Ä‘Ãºng Ä‘áº¯n.  

---

## 6. Má»Ÿ rá»™ng sang PLIC
- HoÃ n toÃ n **cÃ³ thá»ƒ** má»Ÿ rá»™ng sang PLIC khi muá»‘n lÃ m viá»‡c vá»›i thiáº¿t bá»‹ ngoáº¡i vi.  
- VÃ­ dá»¥ phá»• biáº¿n:  
  - **UART (IRQ 10)** â†’ nháº­n input tá»« console qua interrupt (khÃ´ng polling).  
  - **VirtIO block/net** â†’ nháº­n ngáº¯t khi I/O hoÃ n thÃ nh.  

### HÆ°á»›ng Ä‘i tiáº¿p
1. Giá»¯ CLINT Ä‘á»ƒ cung cáº¥p timer tick (cho scheduler).  
2. Báº­t PLIC vÃ  viáº¿t driver cho UART:  
   - Map IRQ 10.  
   - Enable trong PLIC.  
   - Viáº¿t hÃ m xá»­ lÃ½ khi cÃ³ kÃ½ tá»± má»›i Ä‘áº¿n tá»« UART.  

---

## 7. SÆ¡ Ä‘á»“ tá»•ng quan

```mermaid
flowchart TD
    subgraph CPU ["CPU (Hart 0)"]
        MSTATUS["MSTATUS CSR"]
        MIE["MIE CSR"]
        MTVEC["MTVEC CSR"]
    end

    CLINT["CLINT<br>(Timer + Software IRQ)"]
    PLIC["PLIC<br>(External IRQs)"]
    UART["UART (IRQ 10)"]
    Timer["MTIME/MTIMECMP"]

    Timer --> CLINT
    CLINT --> CPU
    UART --> PLIC
    PLIC --> CPU
```
