{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614395890484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614395890508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 21:18:10 2021 " "Processing started: Fri Feb 26 21:18:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614395890508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395890508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395890508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614395892093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614395892093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-rtl " "Found design unit 1: Top-rtl" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910118 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395910118 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "FreqDiv FreqDiv.vhd " "Entity \"FreqDiv\" obtained from \"FreqDiv.vhd\" instead of from Quartus Prime megafunction library" {  } { { "FreqDiv.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/FreqDiv.vhd" 25 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1614395910122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FreqDiv-rtl " "Found design unit 1: FreqDiv-rtl" {  } { { "FreqDiv.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/FreqDiv.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910122 ""} { "Info" "ISGN_ENTITY_NAME" "1 FreqDiv " "Found entity 1: FreqDiv" {  } { { "FreqDiv.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/FreqDiv.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395910122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-rtl " "Found design unit 1: UC-rtl" {  } { { "UC.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/UC.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910125 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/UC.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614395910125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395910125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614395910198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDiv FreqDiv:U1 " "Elaborating entity \"FreqDiv\" for hierarchy \"FreqDiv:U1\"" {  } { { "Top.vhd" "U1" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614395910200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:U2 " "Elaborating entity \"UC\" for hierarchy \"UC:U2\"" {  } { { "Top.vhd" "U2" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614395910202 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OFF\[0\] GND " "Pin \"OFF\[0\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614395910900 "|Top|OFF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OFF\[1\] GND " "Pin \"OFF\[1\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614395910900 "|Top|OFF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OFF\[2\] GND " "Pin \"OFF\[2\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614395910900 "|Top|OFF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OFF\[3\] GND " "Pin \"OFF\[3\]\" is stuck at GND" {  } { { "Top.vhd" "" { Text "D:/workspace/ProyectosQuartus/Tareas/EvidenciaDos/Top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1614395910900 "|Top|OFF[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1614395910900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614395911019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614395911625 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614395911625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614395911680 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614395911680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60 " "Implemented 60 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614395911680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614395911680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614395911699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 21:18:31 2021 " "Processing ended: Fri Feb 26 21:18:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614395911699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614395911699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614395911699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614395911699 ""}
