{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 96,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import argparse\n",
    "\n",
    "MemSize = 1000  # Memory size, though still 32-bit addressable\n",
    "\n",
    "class InsMem(object):\n",
    "    def __init__(self, name, ioDir):\n",
    "        self.id = name\n",
    "        with open(ioDir + \"/Sample_Testcases_SS/input/testcase1/imem.txt\") as im:\n",
    "            # Read the instruction memory file and store it as 8-bit binary strings\n",
    "            self.IMem = [data.strip() for data in im.readlines()]\n",
    "\n",
    "    def readInstr(self, ReadAddress):\n",
    "        # Convert the byte address to an index for 32-bit instruction (4 bytes per instruction)\n",
    "        index = ReadAddress // 4 * 4  # Ensure the address is aligned to 4 bytes\n",
    "\n",
    "        # Check if the address is within bounds\n",
    "        if index + 3 < len(self.IMem):\n",
    "            # Concatenate four 8-bit lines to create a 32-bit instruction\n",
    "            instruction = self.IMem[index] + self.IMem[index + 1] + self.IMem[index + 2] + self.IMem[index + 3]\n",
    "      \n",
    "            # Convert the 32-bit binary string to a hexadecimal value\n",
    "            return hex(int(instruction, 2))\n",
    "        else:\n",
    "            return None  # Return None if the address is out of range"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 97,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x83\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "'0x302423'"
      ]
     },
     "execution_count": 97,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ioDir = \"/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related\"  # Replace with the actual path to the folder containing 'input/imem.txt'\n",
    "instruction_memory = InsMem(\"IMem_Instance\", ioDir)\n",
    "\n",
    "# Address is a multiple of 4 (e.g., 0, 4, 8, etc.)\n",
    "print(instruction_memory.readInstr(0) )\n",
    "instruction_memory.readInstr(16) "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 98,
   "metadata": {},
   "outputs": [],
   "source": [
    "class DataMem(object):\n",
    "    def __init__(self, name, ioDir):\n",
    "        self.id = name\n",
    "        self.ioDir = ioDir\n",
    "        with open(ioDir + \"/Sample_Testcases_SS/input/testcase1/dmem.txt\") as dm:\n",
    "            self.DMem = [data.strip() for data in dm.readlines()]\n",
    "\n",
    "    def ensure_memory_size(self, min_size):\n",
    "        # Extend the memory with zeros if the required index exceeds current size\n",
    "        if min_size > len(self.DMem):\n",
    "            self.DMem.extend(['00000000'] * (min_size - len(self.DMem)))\n",
    "\n",
    "    def readInstr(self, ReadAddress):\n",
    "        index = ReadAddress // 4 * 4  \n",
    "        self.ensure_memory_size(index + 4)  \n",
    "        data_word = self.DMem[index] + self.DMem[index + 1] + self.DMem[index + 2] + self.DMem[index + 3]\n",
    "        return hex(int(data_word, 2))\n",
    "\n",
    "    def writeDataMem(self, Address, WriteData):\n",
    "        index = Address // 4 * 4  \n",
    "        self.ensure_memory_size(index + 4)  # Ensure memory is large enough\n",
    "        data_word = format(WriteData, '032b')\n",
    "        self.DMem[index] = data_word[0:8]\n",
    "        self.DMem[index + 1] = data_word[8:16]\n",
    "        self.DMem[index + 2] = data_word[16:24]\n",
    "        self.DMem[index + 3] = data_word[24:32]\n",
    "\n",
    "    def outputDataMem(self):\n",
    "        resPath = self.ioDir + \"/\" + self.id + \"_DMEMResult.txt\"\n",
    "        with open(resPath, \"w\") as rp:\n",
    "            rp.writelines([str(data) + \"\\n\" for data in self.DMem])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 99,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Word at address 0: 0x5\n",
      "Word at address 4: 0x3\n",
      "Updated word at address 0: 0x12345678\n"
     ]
    }
   ],
   "source": [
    "ioDir = \"/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related\"  # Replace with the actual path to the folder containing 'input/imem.txt' # Your project directory\n",
    "dmem = DataMem(\"Data\", ioDir)\n",
    "\n",
    "\n",
    "# Read first word (4 bytes starting at address 0)\n",
    "word0 = dmem.readInstr(0)\n",
    "print(f\"Word at address 0: {word0}\")  # Output: 0x1020304\n",
    "\n",
    "# Read second word (4 bytes starting at address 4)\n",
    "word1 = dmem.readInstr(4)\n",
    "print(f\"Word at address 4: {word1}\")  # Output: 0xaaf0ff\n",
    "\n",
    "# Example 2: Writing data\n",
    "# Write value 0x12345678 to address 0\n",
    "dmem.writeDataMem(0, 0x12345678)\n",
    "\n",
    "# Read back the written value\n",
    "updated_word = dmem.readInstr(0)\n",
    "print(f\"Updated word at address 0: {updated_word}\")  # Output: 0x12345678\n",
    "\n",
    "# Example 3: Output memory contents to file\n",
    "dmem.outputDataMem()  # Creates Data_DMEMResult.txt with the current memory contents\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 100,
   "metadata": {},
   "outputs": [],
   "source": [
    "class RegisterFile(object):\n",
    "    def __init__(self, ioDir):\n",
    "        self.outputFile = ioDir + \"/RFResult.txt\"\n",
    "        self.Registers = [0x0 for i in range(32)]  # Initialize 32 registers to 0\n",
    "    \n",
    "    def readRF(self, Reg_addr):\n",
    "        # Read the value of the register at Reg_addr\n",
    "        if 0 <= Reg_addr < 32:\n",
    "            return self.Registers[Reg_addr]\n",
    "        else:\n",
    "            raise IndexError(\"Register address out of bounds\")\n",
    "\n",
    "    def writeRF(self, Reg_addr, Wrt_reg_data):\n",
    "        # Write data to the register at Reg_addr if it's not x0\n",
    "        if 1 <= Reg_addr < 32:  # Register x0 must always remain 0\n",
    "            self.Registers[Reg_addr] = Wrt_reg_data\n",
    "    \n",
    "    def outputRF(self, cycle):\n",
    "        # Prepare the output format for the register file\n",
    "        op = [\"-\" * 70 + \"\\n\", \"State of RF after executing cycle:\" + str(cycle) + \"\\n\"]\n",
    "        op.extend([f\"{val & 0xFFFFFFFF:032b}\\n\" for val in self.Registers])  # Mask and format each register value as a 32-bit binary string\n",
    "        # Open the file and write (or append) based on the cycle count\n",
    "        perm = \"w\" if cycle == 0 else \"a\"\n",
    "        with open(self.outputFile, perm) as file:\n",
    "            file.writelines(op)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 101,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "x1 value: 0x12345678\n",
      "x2 value: 0xabcdef00\n",
      "x0 value: 0x0\n"
     ]
    }
   ],
   "source": [
    "# Create a RegisterFile instance\n",
    "ioDir = \"/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related\"\n",
    "rf = RegisterFile(ioDir)\n",
    "\n",
    "# Example 1: Write some values to registers\n",
    "rf.writeRF(1, 0x12345678)  # Write to x1\n",
    "rf.writeRF(2, 0xABCDEF00)  # Write to x2\n",
    "rf.writeRF(0, 0xFFFFFFFF)  # Try to write to x0 (should be ignored)\n",
    "\n",
    "# Example 2: Read values from registers\n",
    "x1_value = rf.readRF(1)\n",
    "x2_value = rf.readRF(2)\n",
    "x0_value = rf.readRF(0)\n",
    "\n",
    "print(f\"x1 value: {hex(x1_value)}\")  # Should print: 0x12345678\n",
    "print(f\"x2 value: {hex(x2_value)}\")  # Should print: 0xabcdef00\n",
    "print(f\"x0 value: {hex(x0_value)}\")  # Should print: 0x0 (always zero)\n",
    "\n",
    "# Example 3: Output the register file state to RFResult.txt\n",
    "rf.outputRF(0)  # Output state after cycle 0\n",
    "\n",
    "# Make another change and output again\n",
    "rf.writeRF(3, 0x99999999)\n",
    "rf.outputRF(1)  # Output state after cycle 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "metadata": {},
   "outputs": [],
   "source": [
    "class State(object):\n",
    "    def __init__(self):\n",
    "        self.IF = {\"nop\": False, \"PC\": 0}\n",
    "        self.ID = {\"nop\": False, \"Instr\": 0}\n",
    "        self.EX = {\"nop\": False, \"Read_data1\": 0, \"Read_data2\": 0, \"Imm\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"is_I_type\": False, \"rd_mem\": 0, \n",
    "                   \"wrt_mem\": 0, \"alu_op\": 0, \"wrt_enable\": 0, \"branch\": False}\n",
    "        self.MEM = {\"nop\": False, \"ALUresult\": 0, \"Store_data\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"rd_mem\": 0, \n",
    "                   \"wrt_mem\": 0, \"wrt_enable\": 0}\n",
    "        self.WB = {\"nop\": False, \"Wrt_data\": 0, \"Rs\": 0, \"Rt\": 0, \"Wrt_reg_addr\": 0, \"wrt_enable\": 0}\n",
    "\n",
    "class Core(object):\n",
    "    def __init__(self, ioDir, imem, dmem):\n",
    "        self.myRF = RegisterFile(ioDir)\n",
    "        self.cycle = 0\n",
    "        self.halted = False\n",
    "        self.ioDir = ioDir\n",
    "        self.state = State()\n",
    "        self.nextState = State()\n",
    "        self.ext_imem = imem\n",
    "        self.ext_dmem = dmem\n",
    "        self.instructionCount = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SingleStageCore(Core):\n",
    "    def __init__(self, ioDir, imem, dmem):\n",
    "        super(SingleStageCore, self).__init__(ioDir, imem, dmem)\n",
    "        self.opFilePath = os.path.join(ioDir,  \"StateResult_SS.txt\")\n",
    "\n",
    "    def IF(self):\n",
    "        self.state.ID[\"Instr\"] = self.ext_imem.readInstr(self.state.IF[\"PC\"])\n",
    "        if self.state.ID[\"Instr\"] is not None:\n",
    "            opcode = self.state.ID[\"Instr\"][-7:]  \n",
    "            \n",
    "            if opcode == \"1111111\":  # nop instruction\n",
    "                self.nextState.IF[\"PC\"] = self.state.IF[\"PC\"]\n",
    "                self.nextState.IF[\"nop\"] = True\n",
    "\n",
    "            else:\n",
    "                self.nextState.IF[\"nop\"] = False\n",
    "                self.nextState.IF[\"PC\"] = self.state.IF[\"PC\"] + 4;\n",
    "                self.state.ID[\"nop\"] = False  \n",
    "                self.instructionCount += 1 \n",
    "\n",
    "        else:\n",
    "            self.state.IF[\"nop\"] = True  # No valid instruction, set nop to true\n",
    "\n",
    "            \n",
    "    def ID(self):\n",
    "        # Decode the instruction from the ID stage\n",
    "        instruction = self.state.ID[\"Instr\"]\n",
    "        # print(instruction)\n",
    "        if instruction is None:\n",
    "            self.halted = True\n",
    "            return\n",
    "        \n",
    "        instruction = int(instruction, 16) if isinstance(instruction, str) else instruction\n",
    "        # print(instruction)\n",
    "        \n",
    "        # Extract fields from the instruction\n",
    "        opcode = instruction & 0x7F\n",
    "        self.state.ID[\"Instr\"] = instruction  # Store the instruction in the state\n",
    "\n",
    "        # rs --> rs1, rt --> rs2\n",
    "        if opcode == 0x33:  # R-type instructions (e.g., ADD)\n",
    "            funct3 = (instruction >> 12) & 0x7\n",
    "            print(funct3)\n",
    "            funct7 = (instruction >> 25) & 0x7F\n",
    "            rd = (instruction >> 7) & 0x1F\n",
    "            rs1 = (instruction >> 15) & 0x1F\n",
    "            rs2 = (instruction >> 20) & 0x1F\n",
    "            self.state.EX[\"Read_data1\"] = self.myRF.readRF(rs1)  # Read data from register file\n",
    "            self.state.EX[\"Read_data2\"] = self.myRF.readRF(rs2)  # Read data from register file\n",
    "            self.state.EX[\"Imm\"] = 0  # No immediate for R-type\n",
    "            self.state.EX[\"Rs\"] = rs1\n",
    "            self.state.EX[\"Rt\"] = rs2\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = rd  # Destination register\n",
    "            self.state.EX[\"rd_mem\"] = False\n",
    "            self.state.EX[\"wrt_mem\"] = False\n",
    "            self.state.EX[\"is_I_type\"] = False  # R-type instruction\n",
    "\n",
    "            ALUmapping = {\n",
    "                0: \"0010\",  # ADD (also used for SUB, but SUB is distinguished by funct7)\n",
    "                4: \"0011\",  # XOR\n",
    "                6: \"0001\",  # OR\n",
    "                7: \"0000\",  # AND\n",
    "            }\n",
    "\n",
    "            # Handle funct7 for distinguishing ADD and SUB\n",
    "            if funct3 == 0:  # Check if funct3 is 0 (binary 000)\n",
    "                if funct7 == 0x00:\n",
    "                    self.state.EX[\"alu_op\"] = \"0010\"  # ADD\n",
    "                elif funct7 == 0x20:\n",
    "                    self.state.EX[\"alu_op\"] = \"0110\"  # SUB\n",
    "            else:\n",
    "                self.state.EX[\"alu_op\"] = ALUmapping[funct3]  # Use funct3 as an integer index\n",
    "\n",
    "            self.state.EX[\"wrt_enable\"] = True\n",
    "       \n",
    "            \n",
    "        \n",
    "        elif opcode == 0x13:  # I-type instructions (e.g., ADDI, XORI, ORI, ANDI)\n",
    "            funct3 = (instruction >> 12) & 0x7\n",
    "            rd = (instruction >> 7) & 0x1F\n",
    "            rs1 = (instruction >> 15) & 0x1F\n",
    "            imm = (instruction >> 20) & 0xFFF  # Immediate value (bits 20-31)\n",
    "\n",
    "            # Sign-extend the immediate value\n",
    "            if imm & 0x800:  # Check if the sign bit (bit 11) is set\n",
    "                imm |= 0xFFFFF000  # Extend to 32 bits (for 12-bit immediate)\n",
    "\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = rd\n",
    "            self.state.EX[\"Rs\"] = rs1\n",
    "            self.state.EX[\"Read_data1\"] = self.myRF.readRF(rs1)  # Read data from register file\n",
    "            self.state.EX[\"Read_data2\"] = 0\n",
    "            self.state.EX[\"Rt\"] = 0\n",
    "            self.state.EX[\"Imm\"] = imm  # Store the sign-extended immediate value\n",
    "            self.state.EX[\"rd_mem\"] = False\n",
    "            self.state.EX[\"wrt_mem\"] = False\n",
    "            self.state.EX[\"is_I_type\"] = True  # Mark as I-type instruction\n",
    "            self.state.EX[\"wrt_enable\"] = True\n",
    "\n",
    "            # Mapping funct3 to ALU operations\n",
    "            ALUmapping = {\n",
    "                0x0: \"0010\",  # ADDI\n",
    "                0x4: \"0011\",  # XORI\n",
    "                0x6: \"0001\",  # ORI\n",
    "                0x7: \"0000\",  # ANDI\n",
    "            }\n",
    "\n",
    "            self.state.EX[\"alu_op\"] = ALUmapping[funct3]  # Set ALU operation based on funct3\n",
    "\n",
    "      \n",
    "\n",
    "        elif opcode == 0x03:  # LOAD instructions (I-type)\n",
    "            funct3 = (instruction >> 12) & 0x7  # Extract funct3 (bits 12-14)\n",
    "            rd = (instruction >> 7) & 0x1F  # Destination register\n",
    "            rs1 = (instruction >> 15) & 0x1F  # Source register 1\n",
    "            imm = (instruction >> 20) & 0xFFF  # Immediate value (bits 20-31)\n",
    "\n",
    "            # Sign-extend the immediate value\n",
    "            if imm & 0x800:  # Check if the sign bit (bit 11) is set\n",
    "                imm |= 0xFFFFF000  # Extend to 32 bits (for 12-bit immediate)\n",
    "\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = rd\n",
    "            self.state.EX[\"Rs\"] = rs1\n",
    "            self.state.EX[\"Read_data1\"] = self.myRF.readRF(rs1)  # Read data from register file\n",
    "            self.state.EX[\"Read_data2\"] = 0\n",
    "            self.state.EX[\"Rt\"] = 0\n",
    "            self.state.EX[\"Imm\"] = imm  # Store the sign-extended immediate value\n",
    "            self.state.EX[\"rd_mem\"] = True  # Indicate that this is a read memory operation\n",
    "            self.state.EX[\"wrt_mem\"] = False\n",
    "            self.state.EX[\"is_I_type\"] = True  # Mark as I-type instruction\n",
    "            \n",
    "            # to support addi, andi, subi, ori, xori\n",
    "            ALUmapping = {\n",
    "                \"0000\": \"0010\",  # ADD\n",
    "                \"0001\": \"0110\",  # SUB\n",
    "                \"1110\": \"0000\",  # AND\n",
    "                \"1100\": \"0001\",  # OR\n",
    "                \"1000\": \"0011\",  # XOR\n",
    "            }\n",
    "            \n",
    "            self.state.EX[\"wrt_enable\"] = True\n",
    "            self.state.EX[\"alu_op\"] = ALUmapping[format(funct3, '04b')]  # Convert funct3 to 4-bit binary string\n",
    "        \n",
    "        elif opcode == 0x6F:  # JAL instruction\n",
    "            rd = (instruction >> 7) & 0x1F\n",
    "            # Extract immediate using the specified bit positions and sign extension\n",
    "            imm = ((instruction & 0x80000000) >> 11) | \\\n",
    "                ((instruction & 0x7E000000) >> 20) | \\\n",
    "                ((instruction & 0x100000) >> 9) | \\\n",
    "                ((instruction & 0xFF000))\n",
    "            # Sign-extend the immediate value\n",
    "            if imm & 0x80000:  # Check if the sign bit (20th bit) is set\n",
    "                imm |= 0xFFF00000  # Sign-extend to 32 bits           \n",
    "         \n",
    "            self.instructionCount += 1\n",
    "            self.state.EX[\"funct3\"] = \"111\"\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = rd\n",
    "            self.state.EX[\"Read_data1\"] = 0\n",
    "            self.state.EX[\"Read_data2\"] = 0\n",
    "            self.state.EX[\"Imm\"] = imm\n",
    "            self.state.EX[\"rd_mem\"] = False\n",
    "            self.state.EX[\"wrt_mem\"] = False\n",
    "            self.state.EX[\"is_I_type\"] = False\n",
    "            self.state.EX[\"wrt_enable\"] = True\n",
    "            self.state.EX[\"branch\"] = True\n",
    "            self.state.EX[\"alu_op\"] = \"0010\"  \n",
    "        \n",
    "\n",
    "        elif opcode == 0x63:  # B-type instructions\n",
    "            funct3 = (instruction >> 12) & 0x7\n",
    "            rs1 = (instruction >> 15) & 0x1F\n",
    "            rs2 = (instruction >> 20) & 0x1F\n",
    "            # Extract immediate using the specified bit positions and sign extension\n",
    "            imm = ((instruction & 0x80000000) >> 19) | \\\n",
    "                ((instruction & 0x80) << 4) | \\\n",
    "                ((instruction & 0x7E000000) >> 20) | \\\n",
    "                ((instruction & 0xF00) >> 7)\n",
    "            # Sign-extend the immediate value\n",
    "            if imm & 0x1000:  # Check if the sign bit (12th bit) is set\n",
    "                imm |= 0xFFFFE000  # Sign-extend to 32 bits\n",
    "\n",
    "            read_data1 = self.myRF.readRF(rs1)\n",
    "            read_data2 = self.myRF.readRF(rs2)\n",
    "\n",
    "            self.state.EX[\"funct3\"] = funct3\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = 0\n",
    "            self.state.EX[\"Rs\"] = rs1\n",
    "            self.state.EX[\"Read_data1\"] = read_data1\n",
    "            self.state.EX[\"Rt\"] = rs2\n",
    "            self.state.EX[\"Read_data2\"] = read_data2\n",
    "            self.state.EX[\"Imm\"] = imm\n",
    "            self.state.EX[\"rd_mem\"] = False\n",
    "            self.state.EX[\"wrt_mem\"] = False\n",
    "            self.state.EX[\"is_I_type\"] = False\n",
    "            self.state.EX[\"wrt_enable\"] = False\n",
    "            self.state.EX[\"branch\"] = True\n",
    "            self.state.EX[\"alu_op\"] = \"0110\"  \n",
    "\n",
    "        elif opcode == 0x23:  # S-type instructions (e.g., SW)\n",
    "            funct3 = (instruction >> 12) & 0x7\n",
    "            rs1 = (instruction >> 15) & 0x1F\n",
    "            rs2 = (instruction >> 20) & 0x1F\n",
    "            # Extract immediate using the specified bit positions and sign extension\n",
    "            imm = ((instruction & 0xFE000000) >> 20) | \\\n",
    "                ((instruction & 0xF80) >> 7)\n",
    "            # Sign-extend the immediate value\n",
    "            if imm & 0x800:  # Check if the sign bit (11th bit) is set\n",
    "                imm |= 0xFFFFF000  # Sign-extend to 32 bits\n",
    "\n",
    "            read_data1 = self.myRF.readRF(rs1)\n",
    "            read_data2 = self.myRF.readRF(rs2)\n",
    "\n",
    "            self.state.EX[\"funct3\"] = funct3\n",
    "            self.state.EX[\"Wrt_reg_addr\"] = 0\n",
    "            self.state.EX[\"Rs\"] = rs1\n",
    "            self.state.EX[\"Read_data1\"] = read_data1\n",
    "            self.state.EX[\"Rt\"] = rs2\n",
    "            self.state.EX[\"Read_data2\"] = read_data2\n",
    "            self.state.EX[\"Imm\"] = imm\n",
    "            self.state.EX[\"rd_mem\"] = False\n",
    "            self.state.EX[\"wrt_mem\"] = True\n",
    "            self.state.EX[\"is_I_type\"] = True\n",
    "            self.state.EX[\"wrt_enable\"] = False\n",
    "            self.state.EX[\"alu_op\"] = \"0010\" \n",
    "\n",
    "        print(\"instruction is: \", bin(self.state.ID[\"Instr\"]), \"state.EX is: \", self.state.EX)\n",
    "\n",
    "\n",
    "    def EX(self):\n",
    "        if not self.state.EX[\"nop\"]:\n",
    "            # Determine the second ALU input\n",
    "            if self.state.EX[\"is_I_type\"]:\n",
    "                # For I-type instructions, the second ALU input is the immediate value\n",
    "                # convert unsigned to signed\n",
    "                ALU2 = self.state.EX[\"Imm\"] if self.state.EX[\"Imm\"] < 0x8000 else self.state.EX[\"Imm\"] - 0x10000\n",
    "            else:\n",
    "                # For R-type instructions, the second ALU input is the second register value\n",
    "                ALU2 = self.state.EX[\"Read_data2\"]\n",
    "            \n",
    "            if self.state.EX[\"alu_op\"] == \"0010\":  # ADD or ADDI\n",
    "                self.state.MEM[\"ALUresult\"] = self.state.EX[\"Read_data1\"] + ALU2\n",
    "            elif self.state.EX[\"alu_op\"] == \"0110\":  # SUB\n",
    "                self.state.MEM[\"ALUresult\"] = self.state.EX[\"Read_data1\"] - ALU2\n",
    "            elif self.state.EX[\"alu_op\"] == \"0000\":  # AND or ANDI\n",
    "                self.state.MEM[\"ALUresult\"] = self.state.EX[\"Read_data1\"] & ALU2\n",
    "            elif self.state.EX[\"alu_op\"] == \"0001\":  # OR or ORI\n",
    "                self.state.MEM[\"ALUresult\"] = self.state.EX[\"Read_data1\"] | ALU2\n",
    "            elif self.state.EX[\"alu_op\"] == \"0011\":  # XOR or XORI\n",
    "                self.state.MEM[\"ALUresult\"] = self.state.EX[\"Read_data1\"] ^ ALU2\n",
    "\n",
    "            if self.state.EX[\"branch\"]:\n",
    "                if self.state.EX[\"funct3\"] == 0x0 and self.state.MEM[\"ALUresult\"] == 0:  # beq\n",
    "                    self.nextState.IF[\"PC\"] = self.state.IF[\"PC\"] + self.state.EX[\"Imm\"]\n",
    "                    self.nextState.IF[\"nop\"] = False\n",
    "                    self.state.MEM[\"nop\"] = True\n",
    "                elif self.state.EX[\"funct3\"] == 0x1 and self.state.MEM[\"ALUresult\"] != 0:  # bne\n",
    "                    self.nextState.IF[\"PC\"] = self.state.IF[\"PC\"] + self.state.EX[\"Imm\"]\n",
    "                    self.nextState.IF[\"nop\"] = False\n",
    "                    self.state.MEM[\"nop\"] = True\n",
    "                elif self.state.EX[\"funct3\"] == 0x7: \n",
    "                    self.nextState.IF[\"nop\"] = False\n",
    "                    self.state.MEM[\"ALUresult\"] = self.state.IF[\"PC\"] + 4\n",
    "                    self.nextState.IF[\"PC\"] = self.state.IF[\"PC\"] + self.state.EX[\"Imm\"]\n",
    "\n",
    "\n",
    "            self.state.MEM[\"rd_mem\"] = self.state.EX[\"rd_mem\"]\n",
    "            self.state.MEM[\"wrt_mem\"] = self.state.EX[\"wrt_mem\"]\n",
    "\n",
    "        print(\"ALUResult is: \", self.state.MEM[\"ALUresult\"])\n",
    "    \n",
    "    def MEM(self):\n",
    "        self.state.WB[\"nop\"] = self.state.MEM[\"nop\"]\n",
    "        if not self.state.MEM[\"nop\"]:\n",
    "            # Handle memory read operation if required\n",
    "            if self.state.MEM[\"rd_mem\"]:\n",
    "                self.state.MEM[\"Store_data\"] = self.ext_dmem.readInstr(self.state.MEM[\"ALUresult\"])\n",
    "            \n",
    "            # Handle memory write operation if required\n",
    "            if self.state.MEM[\"wrt_mem\"]:\n",
    "                self.ext_dmem.writeDataMem(self.state.MEM[\"ALUresult\"], self.state.EX[\"Read_data2\"])\n",
    "\n",
    "            # Pass the ALU result to the write-back stage\n",
    "            self.state.WB[\"ALUresult\"] = self.state.MEM[\"ALUresult\"]  # Ensure ALU result is passed to WB stage\n",
    "\n",
    "            # Update write-back control signals\n",
    "            self.state.MEM[\"Wrt_reg_addr\"] = self.state.EX[\"Wrt_reg_addr\"]\n",
    "            self.state.WB[\"Wrt_reg_addr\"] = self.state.MEM[\"Wrt_reg_addr\"]\n",
    "            self.state.WB[\"wrt_enable\"] = self.state.EX[\"wrt_enable\"]\n",
    "        else:\n",
    "            self.state.WB[\"nop\"] = True\n",
    "\n",
    "\n",
    "\n",
    "        print(\"instruction is: \", bin(self.state.ID[\"Instr\"]), \"state.MEM is: \", self.state.MEM)\n",
    "\n",
    "\n",
    "    def WB(self):\n",
    "        if not self.state.WB[\"nop\"] and self.state.WB[\"wrt_enable\"]:\n",
    "            print(\"Wrt_reg_addr and Store_data are\",(self.state.WB[\"Wrt_reg_addr\"], self.state.MEM[\"Store_data\"]))  # Debug print\n",
    "            if self.state.EX[\"rd_mem\"]:\n",
    "               \n",
    "                store_data_value = int(self.state.MEM[\"Store_data\"], 16)\n",
    "                self.myRF.writeRF(self.state.WB[\"Wrt_reg_addr\"], store_data_value)\n",
    "            else:\n",
    "                self.myRF.writeRF(self.state.WB[\"Wrt_reg_addr\"], self.state.MEM[\"ALUresult\"])\n",
    "\n",
    "\n",
    "    def step(self):\n",
    "        self.IF()\n",
    "        self.ID()\n",
    "        self.EX()\n",
    "        self.MEM()\n",
    "        self.WB()\n",
    "\n",
    "\n",
    "        if self.state.IF[\"nop\"]:\n",
    "            self.halted = True\n",
    "    \n",
    "        # Dump RF and print state\n",
    "        self.myRF.outputRF(self.cycle)  # Dump Register File\n",
    "        self.printState(self.nextState, self.cycle)  # Print states after executing the cycle\n",
    "        \n",
    "        # Prepare for the next cycle\n",
    "        self.state = self.nextState  # Update the current state\n",
    "        self.cycle += 1\n",
    "\n",
    "    def printState(self, state, cycle):\n",
    "        printstate = [\"-\"*70 + \"\\n\", \"State after executing cycle: \" + str(cycle) + \"\\n\"]\n",
    "        printstate.append(\"IF.PC: \" + str(state.IF[\"PC\"]) + \"\\n\")\n",
    "        printstate.append(\"IF.nop: \" + str(state.IF[\"nop\"]) + \"\\n\")\n",
    "        \n",
    "        perm = \"w\" if cycle == 0 else \"a\"\n",
    "        with open(self.opFilePath, perm) as wf:\n",
    "            wf.writelines(printstate)\n",
    "\n",
    "        \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 104,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "IO Directory: /Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related\n",
      "instruction is:  0b10000011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 0, 'Imm': 0, 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 1, 'is_I_type': True, 'rd_mem': True, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False}\n",
      "ALUResult is:  0\n",
      "instruction is:  0b10000011 state.MEM is:  {'nop': False, 'ALUresult': 0, 'Store_data': '0x5', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 1, 'rd_mem': True, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (1, '0x5')\n",
      "instruction is:  0b10000000000000100000011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 0, 'Imm': 4, 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'is_I_type': True, 'rd_mem': True, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False}\n",
      "ALUResult is:  4\n",
      "instruction is:  0b10000000000000100000011 state.MEM is:  {'nop': False, 'ALUresult': 4, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'rd_mem': True, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (2, '0x3')\n",
      "0\n",
      "instruction is:  0b1000001000000110110011 state.EX is:  {'nop': False, 'Read_data1': 5, 'Read_data2': 3, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 3, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False}\n",
      "ALUResult is:  8\n",
      "instruction is:  0b1000001000000110110011 state.MEM is:  {'nop': False, 'ALUresult': 8, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 3, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (3, '0x3')\n",
      "0\n",
      "instruction is:  0b1000000001000001000001000110011 state.EX is:  {'nop': False, 'Read_data1': 5, 'Read_data2': 3, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 4, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0110', 'wrt_enable': True, 'branch': False}\n",
      "ALUResult is:  2\n",
      "instruction is:  0b1000000001000001000001000110011 state.MEM is:  {'nop': False, 'ALUresult': 2, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 4, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (4, '0x3')\n",
      "instruction is:  0b1100000010010000100011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 8, 'Imm': 8, 'Rs': 0, 'Rt': 3, 'Wrt_reg_addr': 0, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': True, 'alu_op': '0010', 'wrt_enable': False, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  8\n",
      "instruction is:  0b1100000010010000100011 state.MEM is:  {'nop': False, 'ALUresult': 8, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 0, 'rd_mem': False, 'wrt_mem': True, 'wrt_enable': 0}\n",
      "instruction is:  0b10000000010011000100011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 2, 'Imm': 12, 'Rs': 0, 'Rt': 4, 'Wrt_reg_addr': 0, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': True, 'alu_op': '0010', 'wrt_enable': False, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  12\n",
      "instruction is:  0b10000000010011000100011 state.MEM is:  {'nop': False, 'ALUresult': 12, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 0, 'rd_mem': False, 'wrt_mem': True, 'wrt_enable': 0}\n",
      "7\n",
      "instruction is:  0b100010111001010110011 state.EX is:  {'nop': False, 'Read_data1': 3, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 5, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  1\n",
      "instruction is:  0b100010111001010110011 state.MEM is:  {'nop': False, 'ALUresult': 1, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 5, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (5, '0x3')\n",
      "6\n",
      "instruction is:  0b100010110001100110011 state.EX is:  {'nop': False, 'Read_data1': 3, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 6, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  7\n",
      "instruction is:  0b100010110001100110011 state.MEM is:  {'nop': False, 'ALUresult': 7, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 6, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (6, '0x3')\n",
      "4\n",
      "instruction is:  0b100010100001110110011 state.EX is:  {'nop': False, 'Read_data1': 3, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 7, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  6\n",
      "instruction is:  0b100010100001110110011 state.MEM is:  {'nop': False, 'ALUresult': 6, 'Store_data': '0x3', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 7, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (7, '0x3')\n",
      "instruction is:  0b1000000000000000100000011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 0, 'Imm': 16, 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'is_I_type': True, 'rd_mem': True, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  16\n",
      "instruction is:  0b1000000000000000100000011 state.MEM is:  {'nop': False, 'ALUresult': 16, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'rd_mem': True, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (2, '0xfffffffd')\n",
      "0\n",
      "instruction is:  0b1000001000010000110011 state.EX is:  {'nop': False, 'Read_data1': 5, 'Read_data2': 4294967293, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 8, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967298\n",
      "instruction is:  0b1000001000010000110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967298, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 8, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (8, '0xfffffffd')\n",
      "0\n",
      "instruction is:  0b1000000001000001000010010110011 state.EX is:  {'nop': False, 'Read_data1': 5, 'Read_data2': 4294967293, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 9, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0110', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  -4294967288\n",
      "instruction is:  0b1000000001000001000010010110011 state.MEM is:  {'nop': False, 'ALUresult': -4294967288, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 9, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (9, '0xfffffffd')\n",
      "7\n",
      "instruction is:  0b100010111010100110011 state.EX is:  {'nop': False, 'Read_data1': 4294967293, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 10, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  5\n",
      "instruction is:  0b100010111010100110011 state.MEM is:  {'nop': False, 'ALUresult': 5, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 10, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (10, '0xfffffffd')\n",
      "6\n",
      "instruction is:  0b100010110010110110011 state.EX is:  {'nop': False, 'Read_data1': 4294967293, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 11, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967293\n",
      "instruction is:  0b100010110010110110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967293, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 11, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (11, '0xfffffffd')\n",
      "4\n",
      "instruction is:  0b100010100011000110011 state.EX is:  {'nop': False, 'Read_data1': 4294967293, 'Read_data2': 5, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 12, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967288\n",
      "instruction is:  0b100010100011000110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967288, 'Store_data': '0xfffffffd', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 12, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (12, '0xfffffffd')\n",
      "instruction is:  0b1010000000000000010000011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 0, 'Imm': 20, 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 1, 'is_I_type': True, 'rd_mem': True, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  20\n",
      "instruction is:  0b1010000000000000010000011 state.MEM is:  {'nop': False, 'ALUresult': 20, 'Store_data': '0xfffffffb', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 1, 'rd_mem': True, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (1, '0xfffffffb')\n",
      "instruction is:  0b1100000000000000100000011 state.EX is:  {'nop': False, 'Read_data1': 0, 'Read_data2': 0, 'Imm': 24, 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'is_I_type': True, 'rd_mem': True, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  24\n",
      "instruction is:  0b1100000000000000100000011 state.MEM is:  {'nop': False, 'ALUresult': 24, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 2, 'rd_mem': True, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (2, '0x2')\n",
      "0\n",
      "instruction is:  0b1000001000011010110011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 2, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 13, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967293\n",
      "instruction is:  0b1000001000011010110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967293, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 13, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (13, '0x2')\n",
      "0\n",
      "instruction is:  0b1000000001000001000011100110011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 2, 'Imm': 0, 'Rs': 1, 'Rt': 2, 'Wrt_reg_addr': 14, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0110', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967289\n",
      "instruction is:  0b1000000001000001000011100110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967289, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 14, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (14, '0x2')\n",
      "7\n",
      "instruction is:  0b100010111011110110011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 4294967291, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 15, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2\n",
      "instruction is:  0b100010111011110110011 state.MEM is:  {'nop': False, 'ALUresult': 2, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 15, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (15, '0x2')\n",
      "6\n",
      "instruction is:  0b100010110100000110011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 4294967291, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 16, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967291\n",
      "instruction is:  0b100010110100000110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967291, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 16, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (16, '0x2')\n",
      "4\n",
      "instruction is:  0b100010100100010110011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 4294967291, 'Imm': 0, 'Rs': 2, 'Rt': 1, 'Wrt_reg_addr': 17, 'is_I_type': False, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967289\n",
      "instruction is:  0b100010100100010110011 state.MEM is:  {'nop': False, 'ALUresult': 4294967289, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 17, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (17, '0x2')\n",
      "instruction is:  0b1111111111100010000100100010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 2047, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 18, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2049\n",
      "instruction is:  0b1111111111100010000100100010011 state.MEM is:  {'nop': False, 'ALUresult': 2049, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 18, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (18, '0x2')\n",
      "instruction is:  0b1111111111100010111100110010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 2047, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 19, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2\n",
      "instruction is:  0b1111111111100010111100110010011 state.MEM is:  {'nop': False, 'ALUresult': 2, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 19, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (19, '0x2')\n",
      "instruction is:  0b1111111111100010110101000010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 2047, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 20, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2047\n",
      "instruction is:  0b1111111111100010110101000010011 state.MEM is:  {'nop': False, 'ALUresult': 2047, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 20, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (20, '0x2')\n",
      "instruction is:  0b1111111111100010100101010010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 2047, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 21, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2045\n",
      "instruction is:  0b1111111111100010100101010010011 state.MEM is:  {'nop': False, 'ALUresult': 2045, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 21, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (21, '0x2')\n",
      "instruction is:  0b1111111111100001000101100010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 2047, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 22, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294969338\n",
      "instruction is:  0b1111111111100001000101100010011 state.MEM is:  {'nop': False, 'ALUresult': 4294969338, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 22, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (22, '0x2')\n",
      "instruction is:  0b1111111111100001111101110010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 2047, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 23, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2043\n",
      "instruction is:  0b1111111111100001111101110010011 state.MEM is:  {'nop': False, 'ALUresult': 2043, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 23, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (23, '0x2')\n",
      "instruction is:  0b1111111111100001110110000010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 2047, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 24, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967295\n",
      "instruction is:  0b1111111111100001110110000010011 state.MEM is:  {'nop': False, 'ALUresult': 4294967295, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 24, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (24, '0x2')\n",
      "instruction is:  0b1111111111100001100110010010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 2047, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 25, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294965252\n",
      "instruction is:  0b1111111111100001100110010010011 state.MEM is:  {'nop': False, 'ALUresult': 4294965252, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 25, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (25, '0x2')\n",
      "instruction is:  0b11111111111100010000110100010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 26, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294901761\n",
      "instruction is:  0b11111111111100010000110100010011 state.MEM is:  {'nop': False, 'ALUresult': 4294901761, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 26, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (26, '0x2')\n",
      "instruction is:  0b11111111111100010111110110010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 27, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  2\n",
      "instruction is:  0b11111111111100010111110110010011 state.MEM is:  {'nop': False, 'ALUresult': 2, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 27, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (27, '0x2')\n",
      "instruction is:  0b11111111111100010110111000010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 28, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294901759\n",
      "instruction is:  0b11111111111100010110111000010011 state.MEM is:  {'nop': False, 'ALUresult': 4294901759, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 28, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (28, '0x2')\n",
      "instruction is:  0b11111111111100010100111010010011 state.EX is:  {'nop': False, 'Read_data1': 2, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 2, 'Rt': 0, 'Wrt_reg_addr': 29, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294901757\n",
      "instruction is:  0b11111111111100010100111010010011 state.MEM is:  {'nop': False, 'ALUresult': 4294901757, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 29, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (29, '0x2')\n",
      "instruction is:  0b11111111111100001000111100010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 30, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0010', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  8589869050\n",
      "instruction is:  0b11111111111100001000111100010011 state.MEM is:  {'nop': False, 'ALUresult': 8589869050, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 30, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (30, '0x2')\n",
      "instruction is:  0b11111111111100001111111110010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 31, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0000', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294901755\n",
      "instruction is:  0b11111111111100001111111110010011 state.MEM is:  {'nop': False, 'ALUresult': 4294901755, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 31, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (31, '0x2')\n",
      "instruction is:  0b11111111111100001110111110010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 31, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0001', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  4294967295\n",
      "instruction is:  0b11111111111100001110111110010011 state.MEM is:  {'nop': False, 'ALUresult': 4294967295, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 31, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (31, '0x2')\n",
      "instruction is:  0b11111111111100001100000000010011 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 0, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  65540\n",
      "instruction is:  0b11111111111100001100000000010011 state.MEM is:  {'nop': False, 'ALUresult': 65540, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 0, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (0, '0x2')\n",
      "instruction is:  0b11111111111111111111111111111111 state.EX is:  {'nop': False, 'Read_data1': 4294967291, 'Read_data2': 0, 'Imm': 4294967295, 'Rs': 1, 'Rt': 0, 'Wrt_reg_addr': 0, 'is_I_type': True, 'rd_mem': False, 'wrt_mem': False, 'alu_op': '0011', 'wrt_enable': True, 'branch': False, 'funct3': 2}\n",
      "ALUResult is:  65540\n",
      "instruction is:  0b11111111111111111111111111111111 state.MEM is:  {'nop': False, 'ALUresult': 65540, 'Store_data': '0x2', 'Rs': 0, 'Rt': 0, 'Wrt_reg_addr': 0, 'rd_mem': False, 'wrt_mem': False, 'wrt_enable': 0}\n",
      "Wrt_reg_addr and Store_data are (0, '0x2')\n",
      "ALUResult is:  65540\n"
     ]
    },
    {
     "ename": "TypeError",
     "evalue": "'NoneType' object cannot be interpreted as an integer",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
      "\u001b[1;32m/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb Cell 9\u001b[0m line \u001b[0;36m1\n\u001b[1;32m     <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=9'>10</a>\u001b[0m \u001b[39mwhile\u001b[39;00m(\u001b[39mTrue\u001b[39;00m):\n\u001b[1;32m     <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=10'>11</a>\u001b[0m     \u001b[39mif\u001b[39;00m \u001b[39mnot\u001b[39;00m ssCore\u001b[39m.\u001b[39mhalted:\n\u001b[0;32m---> <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=11'>12</a>\u001b[0m         ssCore\u001b[39m.\u001b[39;49mstep()\n\u001b[1;32m     <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=13'>14</a>\u001b[0m     \u001b[39mif\u001b[39;00m ssCore\u001b[39m.\u001b[39mhalted:\n\u001b[1;32m     <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=14'>15</a>\u001b[0m         \u001b[39mbreak\u001b[39;00m\n",
      "\u001b[1;32m/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb Cell 9\u001b[0m line \u001b[0;36m3\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=308'>309</a>\u001b[0m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mID()\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=309'>310</a>\u001b[0m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mEX()\n\u001b[0;32m--> <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=310'>311</a>\u001b[0m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mMEM()\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=311'>312</a>\u001b[0m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mWB()\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=314'>315</a>\u001b[0m \u001b[39mif\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mstate\u001b[39m.\u001b[39mIF[\u001b[39m\"\u001b[39m\u001b[39mnop\u001b[39m\u001b[39m\"\u001b[39m]:\n",
      "\u001b[1;32m/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb Cell 9\u001b[0m line \u001b[0;36m2\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=287'>288</a>\u001b[0m \u001b[39melse\u001b[39;00m:\n\u001b[1;32m    <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=288'>289</a>\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mstate\u001b[39m.\u001b[39mWB[\u001b[39m\"\u001b[39m\u001b[39mnop\u001b[39m\u001b[39m\"\u001b[39m] \u001b[39m=\u001b[39m \u001b[39mTrue\u001b[39;00m\n\u001b[0;32m--> <a href='vscode-notebook-cell:/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related/rv32.ipynb#X12sZmlsZQ%3D%3D?line=292'>293</a>\u001b[0m \u001b[39mprint\u001b[39m(\u001b[39m\"\u001b[39m\u001b[39minstruction is: \u001b[39m\u001b[39m\"\u001b[39m, \u001b[39mbin\u001b[39;49m(\u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mstate\u001b[39m.\u001b[39;49mID[\u001b[39m\"\u001b[39;49m\u001b[39mInstr\u001b[39;49m\u001b[39m\"\u001b[39;49m]), \u001b[39m\"\u001b[39m\u001b[39mstate.MEM is: \u001b[39m\u001b[39m\"\u001b[39m, \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mstate\u001b[39m.\u001b[39mMEM)\n",
      "\u001b[0;31mTypeError\u001b[0m: 'NoneType' object cannot be interpreted as an integer"
     ]
    }
   ],
   "source": [
    "ioDir = \"/Users/jianxiongshen/Downloads/ECE6913ComputerArchitecture/project_related\"\n",
    "print(\"IO Directory:\", ioDir)\n",
    "\n",
    "imem = InsMem(\"Imem\", ioDir)\n",
    "dmem_ss = DataMem(\"SS\", ioDir)\n",
    "\n",
    "ssCore = SingleStageCore(ioDir, imem, dmem_ss)\n",
    "\n",
    "\n",
    "while(True):\n",
    "    if not ssCore.halted:\n",
    "        ssCore.step()\n",
    "\n",
    "    if ssCore.halted:\n",
    "        break\n",
    "\n",
    "\n",
    "# dump SS and FS data mem.\n",
    "dmem_ss.outputDataMem()\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class PipelineState(object):\n",
    "    def __init__(self):\n",
    "        # Initialize pipeline registers (PR) between stages\n",
    "        self.IF_ID = None\n",
    "        self.ID_EX = None\n",
    "        self.EX_MEM = None\n",
    "        self.MEM_WB = None\n",
    "\n",
    "class PipelinedCore(Core):\n",
    "    def __init__(self, ioDir, imem, dmem):\n",
    "        super(PipelinedCore, self).__init__(ioDir, imem, dmem)\n",
    "        self.pipelineState = PipelineState()\n",
    "        self.stalls = 0\n",
    "        self.branches_taken = 0\n",
    "\n",
    "    def IF(self):\n",
    "        # Fetch instruction and update IF/ID pipeline register\n",
    "        # Handle PC and branching\n",
    "        pass\n",
    "\n",
    "    def ID(self):\n",
    "        # Decode instruction and update ID/EX pipeline register\n",
    "        # Handle hazard detection and potential stalls\n",
    "        pass\n",
    "\n",
    "    def EX(self):\n",
    "        # Execute instruction, calculate ALU ops, and update EX/MEM pipeline register\n",
    "        # Implement forwarding paths here\n",
    "        pass\n",
    "\n",
    "    def MEM(self):\n",
    "        # Access memory if needed and update MEM/WB pipeline register\n",
    "        pass\n",
    "\n",
    "    def WB(self):\n",
    "        # Write back to registers\n",
    "        pass\n",
    "\n",
    "    def step(self):\n",
    "        # Simulate one cycle of the pipeline\n",
    "        self.WB()\n",
    "        self.MEM()\n",
    "        self.EX()\n",
    "        self.ID()\n",
    "        self.IF()\n",
    "        # Update cycle count, handle pipeline state transitions\n",
    "        self.cycle += 1\n",
    "\n",
    "# Usage\n",
    "ssCore = PipelinedCore(ioDir, imem, dmem_ss)\n",
    "while not ssCore.halted:\n",
    "    ssCore.step()"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
