#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562e584038e0 .scope module, "Reg_memory_tb" "Reg_memory_tb" 2 4;
 .timescale -9 -12;
v0x562e5841e7d0_0 .net "Read_data1", 63 0, v0x562e5841da80_0;  1 drivers
v0x562e5841e8b0_0 .net "Read_data2", 63 0, v0x562e5841db40_0;  1 drivers
v0x562e5841e950_0 .var "RegWrite", 0 0;
v0x562e5841e9f0_0 .var "clk", 0 0;
v0x562e5841ea90_0 .var "instruction", 31 0;
v0x562e5841eb30_0 .var "rst", 0 0;
v0x562e5841ec00_0 .var "write_data", 63 0;
S_0x562e58403a70 .scope module, "uut" "Reg_memory" 2 15, 3 3 0, S_0x562e584038e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 64 "write_data";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 64 "Read_data1";
    .port_info 6 /OUTPUT 64 "Read_data2";
v0x562e58403d00_0 .net "Read_Register1", 4 0, L_0x562e5841ecd0;  1 drivers
v0x562e5841d9a0_0 .net "Read_Register2", 4 0, L_0x562e5841edf0;  1 drivers
v0x562e5841da80_0 .var "Read_data1", 63 0;
v0x562e5841db40_0 .var "Read_data2", 63 0;
v0x562e5841dc20_0 .net "RegWrite", 0 0, v0x562e5841e950_0;  1 drivers
v0x562e5841dd30_0 .net "Write_Register", 4 0, L_0x562e5841ee90;  1 drivers
v0x562e5841de10_0 .net "clk", 0 0, v0x562e5841e9f0_0;  1 drivers
v0x562e5841ded0_0 .var/i "i", 31 0;
v0x562e5841dfb0_0 .net "instruction", 31 0, v0x562e5841ea90_0;  1 drivers
v0x562e5841e090 .array "memory", 31 0, 63 0;
v0x562e5841e550_0 .net "rst", 0 0, v0x562e5841eb30_0;  1 drivers
v0x562e5841e610_0 .net "write_data", 63 0, v0x562e5841ec00_0;  1 drivers
E_0x562e583ffa40 .event posedge, v0x562e5841e550_0, v0x562e5841de10_0;
v0x562e5841e090_0 .array/port v0x562e5841e090, 0;
v0x562e5841e090_1 .array/port v0x562e5841e090, 1;
v0x562e5841e090_2 .array/port v0x562e5841e090, 2;
E_0x562e583e99b0/0 .event edge, v0x562e58403d00_0, v0x562e5841e090_0, v0x562e5841e090_1, v0x562e5841e090_2;
v0x562e5841e090_3 .array/port v0x562e5841e090, 3;
v0x562e5841e090_4 .array/port v0x562e5841e090, 4;
v0x562e5841e090_5 .array/port v0x562e5841e090, 5;
v0x562e5841e090_6 .array/port v0x562e5841e090, 6;
E_0x562e583e99b0/1 .event edge, v0x562e5841e090_3, v0x562e5841e090_4, v0x562e5841e090_5, v0x562e5841e090_6;
v0x562e5841e090_7 .array/port v0x562e5841e090, 7;
v0x562e5841e090_8 .array/port v0x562e5841e090, 8;
v0x562e5841e090_9 .array/port v0x562e5841e090, 9;
v0x562e5841e090_10 .array/port v0x562e5841e090, 10;
E_0x562e583e99b0/2 .event edge, v0x562e5841e090_7, v0x562e5841e090_8, v0x562e5841e090_9, v0x562e5841e090_10;
v0x562e5841e090_11 .array/port v0x562e5841e090, 11;
v0x562e5841e090_12 .array/port v0x562e5841e090, 12;
v0x562e5841e090_13 .array/port v0x562e5841e090, 13;
v0x562e5841e090_14 .array/port v0x562e5841e090, 14;
E_0x562e583e99b0/3 .event edge, v0x562e5841e090_11, v0x562e5841e090_12, v0x562e5841e090_13, v0x562e5841e090_14;
v0x562e5841e090_15 .array/port v0x562e5841e090, 15;
v0x562e5841e090_16 .array/port v0x562e5841e090, 16;
v0x562e5841e090_17 .array/port v0x562e5841e090, 17;
v0x562e5841e090_18 .array/port v0x562e5841e090, 18;
E_0x562e583e99b0/4 .event edge, v0x562e5841e090_15, v0x562e5841e090_16, v0x562e5841e090_17, v0x562e5841e090_18;
v0x562e5841e090_19 .array/port v0x562e5841e090, 19;
v0x562e5841e090_20 .array/port v0x562e5841e090, 20;
v0x562e5841e090_21 .array/port v0x562e5841e090, 21;
v0x562e5841e090_22 .array/port v0x562e5841e090, 22;
E_0x562e583e99b0/5 .event edge, v0x562e5841e090_19, v0x562e5841e090_20, v0x562e5841e090_21, v0x562e5841e090_22;
v0x562e5841e090_23 .array/port v0x562e5841e090, 23;
v0x562e5841e090_24 .array/port v0x562e5841e090, 24;
v0x562e5841e090_25 .array/port v0x562e5841e090, 25;
v0x562e5841e090_26 .array/port v0x562e5841e090, 26;
E_0x562e583e99b0/6 .event edge, v0x562e5841e090_23, v0x562e5841e090_24, v0x562e5841e090_25, v0x562e5841e090_26;
v0x562e5841e090_27 .array/port v0x562e5841e090, 27;
v0x562e5841e090_28 .array/port v0x562e5841e090, 28;
v0x562e5841e090_29 .array/port v0x562e5841e090, 29;
v0x562e5841e090_30 .array/port v0x562e5841e090, 30;
E_0x562e583e99b0/7 .event edge, v0x562e5841e090_27, v0x562e5841e090_28, v0x562e5841e090_29, v0x562e5841e090_30;
v0x562e5841e090_31 .array/port v0x562e5841e090, 31;
E_0x562e583e99b0/8 .event edge, v0x562e5841e090_31, v0x562e5841d9a0_0;
E_0x562e583e99b0 .event/or E_0x562e583e99b0/0, E_0x562e583e99b0/1, E_0x562e583e99b0/2, E_0x562e583e99b0/3, E_0x562e583e99b0/4, E_0x562e583e99b0/5, E_0x562e583e99b0/6, E_0x562e583e99b0/7, E_0x562e583e99b0/8;
L_0x562e5841ecd0 .part v0x562e5841ea90_0, 15, 5;
L_0x562e5841edf0 .part v0x562e5841ea90_0, 20, 5;
L_0x562e5841ee90 .part v0x562e5841ea90_0, 7, 5;
    .scope S_0x562e58403a70;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562e5841ded0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x562e5841ded0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x562e5841ded0_0;
    %pad/s 64;
    %ix/getv/s 4, v0x562e5841ded0_0;
    %store/vec4a v0x562e5841e090, 4, 0;
    %load/vec4 v0x562e5841ded0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x562e5841ded0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x562e58403a70;
T_1 ;
    %wait E_0x562e583e99b0;
    %load/vec4 v0x562e58403d00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562e5841e090, 4;
    %store/vec4 v0x562e5841da80_0, 0, 64;
    %load/vec4 v0x562e5841d9a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562e5841e090, 4;
    %store/vec4 v0x562e5841db40_0, 0, 64;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x562e58403a70;
T_2 ;
    %wait E_0x562e583ffa40;
    %load/vec4 v0x562e5841dc20_0;
    %load/vec4 v0x562e5841dd30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x562e5841e610_0;
    %load/vec4 v0x562e5841dd30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562e5841e090, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x562e584038e0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x562e5841e9f0_0;
    %inv;
    %store/vec4 v0x562e5841e9f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x562e584038e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e5841e9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562e5841eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e5841e950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562e5841ea90_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x562e5841ec00_0, 0, 64;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562e5841eb30_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1114112, 0, 32;
    %store/vec4 v0x562e5841ea90_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 41 "$display", "Reg1: %h, Reg2: %h", v0x562e5841e7d0_0, v0x562e5841e8b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 3276800, 0, 32;
    %store/vec4 v0x562e5841ea90_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 45 "$display", "Reg3: %h, Reg4: %h", v0x562e5841e7d0_0, v0x562e5841e8b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 5439488, 0, 32;
    %store/vec4 v0x562e5841ea90_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 49 "$display", "Reg5: %h, Reg6: %h", v0x562e5841e7d0_0, v0x562e5841e8b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 7602176, 0, 32;
    %store/vec4 v0x562e5841ea90_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Reg7: %h, Reg8: %h", v0x562e5841e7d0_0, v0x562e5841e8b0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registers_tb.v";
    "./registers.v";
