// Seed: 528198499
module module_0;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
  logic id_4;
  ;
  assign id_1 = id_0;
  assign  id_3  =  id_4  ==  -1 'b0 ?  1  :  -1  ?  -1  :  1  ?  -1  -  1  : "" ?  id_4  :  {  -1  {  -1  }  }  ?  -1  :  -1  ?  -1 'h0 !=  (  id_0  )  :  1  ;
  wire id_5;
  assign id_5 = id_0;
endmodule
module module_2 (
    input tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7
);
  assign id_1 = {id_4{1}};
  module_0 modCall_1 ();
endmodule
