$date
	Mon Sep 09 09:54:05 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ex2_tb $end
$var wire 1 ! SC $end
$var wire 1 " SB $end
$var wire 1 # SA $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & C $end
$scope module uut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 # SA $end
$var wire 1 " SB $end
$var wire 1 ! SC $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#20
1"
1%
#40
0"
0%
1#
1$
#60
1%
#80
1!
1&
0%
0#
0$
#100
0!
1"
1%
#120
0"
0%
1#
1$
#140
1%
#160
