Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 19 23:40:33 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            2 |
|      8 |            1 |
|     10 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+
|  Clock Signal |                    Enable Signal                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+
|  new_clk_BUFG | PixelAddrGen_inst/UpUnit_inst/VCounter_reg[4]_0[0] | PixelAddrGen_inst/VPIXEL_counter_inst/SR[0]    |                2 |              7 |
|  new_clk_BUFG | PixelAddrGen_inst/UpUnit_inst/E[0]                 | PixelAddrGen_inst/VPIXEL_counter_inst/SR[0]    |                2 |              7 |
|  new_clk_BUFG |                                                    | reset_IBUF                                     |                5 |              8 |
|  new_clk_BUFG | PixelClk_inst/E[0]                                 | HSyncFSM/CPIXEL_counter_inst/count[9]_i_1_n_0  |                4 |             10 |
|  new_clk_BUFG | VSyncFSM/E[0]                                      | reset_IBUF                                     |                3 |             12 |
|  new_clk_BUFG | PixelClk_inst/E[0]                                 | reset_IBUF                                     |                4 |             14 |
|  new_clk_BUFG | PixelClk_inst/E[0]                                 | VSyncFSM/CPIXEL_counter_inst/count[18]_i_1_n_0 |                6 |             19 |
+---------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+


