<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/z80/src/z180/z180_iomap.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_4653393bec5fe8b43bc9cd0f808ff4e7.html">z80</a></li><li class="navelem"><a class="el" href="dir_60c8752f69e24ff808b35c6ad8a1e350.html">src</a></li><li class="navelem"><a class="el" href="dir_946f85e1a522aeb55aa5a8fd4d45e694.html">z180</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">z180_iomap.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/z80/src/z180/z180_iomap.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2012 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#ifndef __ARCH_Z80_SRC_Z180_Z180_IOMAP_H</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_Z80_SRC_Z180_Z180_IOMAP_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &lt;arch/z180/chip.h&gt;</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/************************************************************************************</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> ************************************************************************************/</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* Configuration ********************************************************************/</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* These registers may be relocated to multiples of 0x40 by setting the IO Control</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * Register (ICR).  Relocatable to 0x40-0x7f, or 0x80-0xbf. The configuration setting,</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * CONFIG_Z180_SFROFFSET, indicates that offset (but is not fully supported yet!)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifdef CONFIG_Z180_SFROFFSET</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SFR_OFFSET CONFIG_Z180_SFROFFSET</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#else</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SFR_OFFSET 0</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* Z180 Register Bit addresses ******************************************************/</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* ASCI Registers */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define Z180_ASCI0_CNTLA     (SFR_OFFSET+0x00) </span><span class="comment">/* ASCI Control Register A Ch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI1_CNTLA     (SFR_OFFSET+0x01) </span><span class="comment">/* ASCI Control Register A Ch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI0_CNTLB     (SFR_OFFSET+0x02) </span><span class="comment">/* ASCI Control Register B Ch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI1_CNTLB     (SFR_OFFSET+0x03) </span><span class="comment">/* ASCI Control Register B Ch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI0_STAT      (SFR_OFFSET+0x04) </span><span class="comment">/* ASCI Status Register Ch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI1_STAT      (SFR_OFFSET+0x05) </span><span class="comment">/* ASCI Status Register Ch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI0_TDR       (SFR_OFFSET+0x06) </span><span class="comment">/* ASCI Transmit Data Register Ch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI1_TDR       (SFR_OFFSET+0x07) </span><span class="comment">/* ASCI Transmit Data Register Ch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI0_RDR       (SFR_OFFSET+0x08) </span><span class="comment">/* ASCI Receive Data Register Ch 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ASCI1_RDR       (SFR_OFFSET+0x09) </span><span class="comment">/* ASCI Receive Data Register Ch 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI0_ASEXT   (SFR_OFFSET+0x12) </span><span class="comment">/* ASCI Extension Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI1_ASEXT   (SFR_OFFSET+0x13) </span><span class="comment">/* ASCI Extension Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI0_ASTCL   (SFR_OFFSET+0x1a) </span><span class="comment">/* ASCI Time Constant Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI0_ASTCH   (SFR_OFFSET+0x1b) </span><span class="comment">/* ASCI Time Constant High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI1_ASTCL   (SFR_OFFSET+0x1c) </span><span class="comment">/* ASCI Time Constant Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_ASCI1_ASTCH   (SFR_OFFSET+0x1d) </span><span class="comment">/* ASCI Time Constant High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* CSI/O Registers */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define Z180_CSIO_CNTR       (SFR_OFFSET+0x0a) </span><span class="comment">/* CSI/O Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_CSIO_TRD        (SFR_OFFSET+0x0b) </span><span class="comment">/* Transmit/Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">/* Programmable Reload Timer (PTR)  Registers */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define Z180_PRT0_DRL        (SFR_OFFSET+0x0c) </span><span class="comment">/* Timer Data Register Ch 0 L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT0_DRH        (SFR_OFFSET+0x0d) </span><span class="comment">/* Data Register Ch 0 H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT0_RLDRL      (SFR_OFFSET+0x0e) </span><span class="comment">/* Reload Register Ch 0 L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT0_RLDRH      (SFR_OFFSET+0x0f) </span><span class="comment">/* Reload Register Ch 0 H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT_TCR         (SFR_OFFSET+0x10) </span><span class="comment">/* Timer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define Z180_PRT1_DRL        (SFR_OFFSET+0x14) </span><span class="comment">/* Data Register Ch 1 L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT1_DRH        (SFR_OFFSET+0x15) </span><span class="comment">/* Data Register Ch 1 H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT1_RLDRL      (SFR_OFFSET+0x16) </span><span class="comment">/* Reload Register Ch 1 L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_PRT1_RLDRH      (SFR_OFFSET+0x17) </span><span class="comment">/* Reload Register Ch 1 H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define Z180_FRC             (SFR_OFFSET+0x18) </span><span class="comment">/* Free Running Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* DMA Registers */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define Z180_DMA0_SARL       (SFR_OFFSET+0x20) </span><span class="comment">/* DMA Source Address Register Ch 0L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_SARH       (SFR_OFFSET+0x21) </span><span class="comment">/* DMA Source Address Register Ch 0H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_SARB       (SFR_OFFSET+0x22) </span><span class="comment">/* DMA Source Address Register Ch 0B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_DARL       (SFR_OFFSET+0x23) </span><span class="comment">/* DMA Destination Address Register Ch 0L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_DARH       (SFR_OFFSET+0x24) </span><span class="comment">/* DMA Destination Address Register Ch 0H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_DARB       (SFR_OFFSET+0x25) </span><span class="comment">/* DMA Destination Address Register Ch 0B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_BCRL       (SFR_OFFSET+0x26) </span><span class="comment">/* DMA Byte Count Register Ch 0L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA0_BCRH       (SFR_OFFSET+0x27) </span><span class="comment">/* DMA Byte Count Register Ch 0H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define Z180_DMA1_MARL       (SFR_OFFSET+0x28) </span><span class="comment">/* DMA Memory Address Register Ch 1L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_MARH       (SFR_OFFSET+0x29) </span><span class="comment">/* DMA Memory Address Register Ch 1H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_MARB       (SFR_OFFSET+0x2a) </span><span class="comment">/* DMA Memory Address Register Ch 1B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_IARL       (SFR_OFFSET+0x2b) </span><span class="comment">/* DMA I/0 Address Register Ch 1L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_IARH       (SFR_OFFSET+0x2c) </span><span class="comment">/* DMA I/0 Address Register Ch 1H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_DMA1_IARB     (SFR_OFFSET+0x2d) </span><span class="comment">/* DMA I/O Address Register Ch 1B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_BCRL       (SFR_OFFSET+0x2e) </span><span class="comment">/* DMA Byte Count Register Ch 1L */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA1_BCRH       (SFR_OFFSET+0x2f) </span><span class="comment">/* DMA Byte Count Register Ch 1H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define Z180_DMA_DSTAT       (SFR_OFFSET+0x30) </span><span class="comment">/* DMA Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA_DMODE       (SFR_OFFSET+0x31) </span><span class="comment">/* DMA Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_DMA_DCNTL       (SFR_OFFSET+0x32) </span><span class="comment">/* DMA/WAIT Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* System Control Registers */</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_CMR           (SFR_OFFSET+0x1e) </span><span class="comment">/* Clock Multiplier Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#if defined(HAVE_Z8S180) || defined(HAVE_Z8X182)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z180_CCR           (SFR_OFFSET+0x1f) </span><span class="comment">/* CPU Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define Z180_INT_IL          (SFR_OFFSET+0x33) </span><span class="comment">/* IL Register (Interrupt Vector Low Register) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_INT_ITC         (SFR_OFFSET+0x34) </span><span class="comment">/* INT/TRAP Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define Z180_RCR             (SFR_OFFSET+0x36) </span><span class="comment">/* Refresh Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define Z180_MMU_CBR         (SFR_OFFSET+0x38) </span><span class="comment">/* MMU Common Base Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_MMU_BBR         (SFR_OFFSET+0x39) </span><span class="comment">/* MMU Bank Base Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_MMU_CBAR        (SFR_OFFSET+0x3a) </span><span class="comment">/* MMU Common/Bank Area Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define Z180_OMCR            (SFR_OFFSET+0x3e) </span><span class="comment">/* Operation Mode Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z180_ICR             (SFR_OFFSET+0x3f) </span><span class="comment">/* I/O Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* The following registers are not relocatable */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Registers unique to Z8x181 class CPUs */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8X181</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/* PIA Registers */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#  define Z181_PIA1_DDR      0xe0 </span><span class="comment">/* PIA1 Data Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_PIA1_DP       0xe1 </span><span class="comment">/* PIA1 Data Port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_PIA2_DDR      0xe2 </span><span class="comment">/* PIA2 Data Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_PIA1_DP       0xe3 </span><span class="comment">/* PIA2 Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* CTC Registers */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#  define Z181_CTC0          0xe4 </span><span class="comment">/* CTC Channel 0 Control/Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_CTC1          0xe5 </span><span class="comment">/* CTC Channel 1 Control/Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_CTC2          0xe6 </span><span class="comment">/* CTC Channel 2 Control/Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_CTC3          0xe7 </span><span class="comment">/* CTC Channel 3 Control/Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* SCC Registers */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#  define Z181_SCC_CR        0xe8 </span><span class="comment">/* SCC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_SCC_DR        0xe9 </span><span class="comment">/* SCC Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/* System Control Registers */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#  define Z181_RAM_UBR       0xea </span><span class="comment">/* RAM Upper Boundary Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_RAM_LBR       0xeb </span><span class="comment">/* RAM Lower Boundary Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_ROM_BR        0xec </span><span class="comment">/* ROM Address Boundary Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z181_SCR           0xed </span><span class="comment">/* System Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* Registers unique to Z8x182 class CPUs */</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8X182</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_WSGCS         0xd8 </span><span class="comment">/* WSG Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_ENH182        0xd9 </span><span class="comment">/* Z80182 Enhancements Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_INTEDGE       0xdf </span><span class="comment">/* Interrupt Edge/Pin MUX Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/* PIA Registers */</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#  define Z182_PA_DDR        0xed </span><span class="comment">/* PA Data Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_PA_DR         0xee </span><span class="comment">/* PA Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_PB_DDR        0xe4 </span><span class="comment">/* PB Data Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_PB_DR         0xe5 </span><span class="comment">/* PB Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_PC_DDR        0xdd </span><span class="comment">/* PC Data Direction Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_PC_DR         0xde </span><span class="comment">/* PC Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* ESCC Registers */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#  define Z182_ESCCA_CR      0xe0 </span><span class="comment">/* ESCC Chan A Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_ESCCA_DR      0xe1 </span><span class="comment">/* ESCC Chan A Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_ESCCB_CR      0xe2 </span><span class="comment">/* ESCC Chan B Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_ESCCB_DR      0xe3 </span><span class="comment">/* ESCC Chan B Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/* System Control Registers */</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#  define Z182_RAM_UBR       0xe6 </span><span class="comment">/* RAMUBR RAM Upper Boundary Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_RAM_LBR       0xe7 </span><span class="comment">/* RAMLBR RAM Lower Boundary Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_ROM_BR        0xe8 </span><span class="comment">/* ROM Address Boundary Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_SCR           0xef </span><span class="comment">/* System Configuration Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/* 16550 MIMIC Registers */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#  define Z182_MIMIC_FCR     0xe9 </span><span class="comment">/* FIFO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MM      0xe9 </span><span class="comment">/* MM register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_RTTC    0xea </span><span class="comment">/* Receive Timeout Time Constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_TTTC    0xeb </span><span class="comment">/* Transmit Timeout Time Constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_FSCR    0xec </span><span class="comment">/* FIFO Status and Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_RBR     0xf0 </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_THR     0xf0 </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_IER     0xf1 </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_LCR     0xf3 </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MCR     0xf4 </span><span class="comment">/* Modem Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_LSR     0xf5 </span><span class="comment">/* Line Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MSR     0xf6 </span><span class="comment">/* Modem Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_SCR     0xf7 </span><span class="comment">/* Scratch Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_DLL     0xf8 </span><span class="comment">/* Divisor Latch (LSByte) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_DLM     0xf9 </span><span class="comment">/* Divisor Latch (MSByte) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_TTCR    0xfa </span><span class="comment">/* Transmit Time Constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_RTCR    0xfb </span><span class="comment">/* Receive Time Constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_IVEC    0xfc </span><span class="comment">/* Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_IE      0xfd </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#  define Z182_MIMIC_IUSIP   0xfe </span><span class="comment">/* Interrupt Under-Service/Interrupt Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MMC     0xff </span><span class="comment">/* MIMIC Master Control Register  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* Some of the MIMIC registers are accessible to memory-mapped addresses */</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#  define Z182_MIMIC_RBR_ADDR 0x0000 </span><span class="comment">/* Receive Buffer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_DLL_ADDR 0x0000 </span><span class="comment">/* Divisor Latch (LSByte) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_THR_ADDR 0x0000 </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_DLM_ADDR 0x0001 </span><span class="comment">/* Divisor Latch (MSByte) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_IER_ADDR 0x0001 </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_IIR_ADDR 0x0002 </span><span class="comment">/* Interrupt Identification */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_FCR_ADDR 0x0002 </span><span class="comment">/* FIFO Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_LCR_ADDR 0x0003 </span><span class="comment">/* Line Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MCR_ADDR 0x0004 </span><span class="comment">/* Modem Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_LSR_ADDR 0x0005 </span><span class="comment">/* Line Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_MSR_ADDR 0x0006 </span><span class="comment">/* Modem Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define Z182_MIMIC_SCR_ADDR 0x0007 </span><span class="comment">/* Scratch Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* [E]SCC Internal Register Definitions */</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">/* Read Registers.  The SCC contains eight read registers. To read the contents</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * of a register (rather than RR0), the program must first initialize a pointer</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * to WR0 in exactly the same manner as a write operation. The next I/O read</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * cycle will place the contents of the selected read registers onto the data bus</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define Z18X_SCC_RR0         0x00 </span><span class="comment">/* Transmit and Receive buffer status and external status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR1         0x01 </span><span class="comment">/* Special Receive Condition status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR2         0x02 </span><span class="comment">/* Interrupt vector (modified if VIS Bit in WR9 is set) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR3         0x03 </span><span class="comment">/* Interrupt pending bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR6         0x06 </span><span class="comment">/* SDLC FIFO byte counter lower byte (only when enabled) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR7         0x07 </span><span class="comment">/* SDLC FIFO byte count and status (only when enabled) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR8         0x08 </span><span class="comment">/* Receive buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR10        0x0a </span><span class="comment">/* Miscellaneous status bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR12        0x0c </span><span class="comment">/* Lower byte of baud rate generator time constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR13        0x0d </span><span class="comment">/* Upper byte of baud rate generator time constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_RR15        0x0f </span><span class="comment">/* External Status interrupt information */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">/* Write Registers. The SCC contains fifteen write registers that are programmed</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * to configure the operating modes of the channel. With the exception of WR0, programming</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * the write registers is a two step operation. The first operation is a pointer written to</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * WR0 that points to the selected register. The second operation is the actual contro</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> * word that is written into the register to configure the SCC channel</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define Z18X_SCC_WR0         0x00 </span><span class="comment">/* Register Pointers, various initialization commands */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR1         0x01 </span><span class="comment">/* Transmit and Receive interrupt enables, WAIT/DMA commands */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR2         0x02 </span><span class="comment">/* Interrupt Vector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR3         0x03 </span><span class="comment">/* Receive parameters and control modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR4         0x04 </span><span class="comment">/* Transmit and Receive modes and parameters */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR5         0x05 </span><span class="comment">/* Transmit parameters and control modes */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR6         0x06 </span><span class="comment">/* Sync Character or SDLC address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR7         0x07 </span><span class="comment">/* Sync Character or SDLC flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR8         0x08 </span><span class="comment">/* Transmit buffer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR9         0x09 </span><span class="comment">/* Master Interrupt control and reset commands */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR10        0x0a </span><span class="comment">/* Miscellaneous transmit and receive control bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR11        0x0b </span><span class="comment">/* Clock mode controls for receive and transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR12        0x0c </span><span class="comment">/* Lower byte of baud rate generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR13        0x0d </span><span class="comment">/* Upper byte of baud rate generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR14        0x0e </span><span class="comment">/* Miscellaneous control bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define Z18X_SCC_WR15        0x0f </span><span class="comment">/* External status interrupt enable control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* Z180 Register Bit definitions ****************************************************/</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/* ASCI Registers *******************************************************************/</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* ASCI Control Register A 0 (CNTLA0: 0x00) */</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/* ASCI Control Register A 1 (CNTLA1: 0x01) */</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define ASCI_CNTRLA_MPE      (0x80) </span><span class="comment">/* Bit 7: Multi-Processor Mode Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_RE       (0x40) </span><span class="comment">/* Bit 6: Receiver Enab */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_TE       (0x20) </span><span class="comment">/* Bit 5: Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_RTS0     (0x10) </span><span class="comment">/* Bit 4: Request to Send Channel 0 (ASCI0 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_CKA1D    (0x10) </span><span class="comment">/* Bit 4: CKA1 Clock Disable (ASCI1 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_MPBR     (0x08) </span><span class="comment">/* Bit 3: Multiprocessor Bit Receive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_EFR      (0x08) </span><span class="comment">/* Bit 3: Error Flag Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_MOD2     (0x04) </span><span class="comment">/* Bit 2: 8 bit data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_MOD1     (0x02) </span><span class="comment">/* Bit 1: Parity enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLA_MOD0     (0x01) </span><span class="comment">/* Bit 0: Parity enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/* ASCI Control Register B 0 (CNTLB0: 0x02) */</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* ASCI Control Register B 1 (CNTLB1: 0x03) */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define ASCI_CNTRLB_MPBT     (0x80) </span><span class="comment">/* Bit 7: Multiprocessor Bit Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_MP       (0x40) </span><span class="comment">/* Bit 6: Multiprocessor Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_CTS      (0x20) </span><span class="comment">/* Bit 5: Clear to Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_PS       (0x20) </span><span class="comment">/* Bit 5: Prescale */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_PEO      (0x10) </span><span class="comment">/* Bit 4: Parity Even Odd */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_DR       (0x08) </span><span class="comment">/* Bit 3: Divide Ratio */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define ASCI_CNTRLB_SS_SHIFT   (0) </span><span class="comment">/* Bits 0-2: Source/Speed Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_CNTRLB_SS_MASK    (7 &lt;&lt; ASCI_CNTRLB_SS_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV1  (0 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV2  (1 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV4  (2 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV8  (3 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV16 (4 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV32 (5 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_DIV64 (6 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_CNTRLB_SS_EXT   (7 &lt;&lt; ASCI_CNTRLB_SS_SHIFT) </span><span class="comment">/* External clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/* ASCI Status Register 0 (STAT0: 0x04) */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* ASCI Status Register 1 (STAT1: 0x05) */</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define ASCI_STAT_RFRF       (0x80) </span><span class="comment">/* Bit 7: Receive Data Register Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_OVRN       (0x40) </span><span class="comment">/* Bit 6: Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_PE         (0x20) </span><span class="comment">/* Bit 5: Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_FE         (0x10) </span><span class="comment">/* Bit 4: Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_RIE        (0x08) </span><span class="comment">/* Bit 3: Receive Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_DCD0       (0x04) </span><span class="comment">/* Bit 2: Data Carrier Detect (ASCI0 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_CTS1E      (0x04) </span><span class="comment">/* Bit 2: Channel 1 CTS Enable (ASCI1 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_TDRE       (0x02) </span><span class="comment">/* Bit 1: Transmit Data Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ASCI_STAT_TIE        (0x01) </span><span class="comment">/* Bit 0: Transmit Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/* ASCI Transmit Data Register Ch. 0 (TDR0: 0x06) - 8-bit data */</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* ASCI Transmit Data Register Ch. 1 (TDR1: 0x07) - 8-bit data */</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/* ASCI Receive Data Register Ch. 0 (RDR0: 0x08) - 8-bit data */</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* ASCI Receive Data Register Ch. 1 (RDR0: 0x09) - 8-bit data */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* ASCI0 Extension Control Register (I/O Address: 0x12) (Z8S180/L180-Class Processors Only) */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* ASCI1 Extension Control Register (I/O Address: 0x13) (Z8S180/L180-Class Processors Only) */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_RDRF    (0x80) </span><span class="comment">/* Bit 7: RDRF Interrupt Inhibit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI0_ASEXT_DCD0   (0x80) </span><span class="comment">/* Bit 6: DCD0 advisory to SW (ASCI0 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI0_ASEXT_CTS0   (0x80) </span><span class="comment">/* Bit 5: CTS0 advisory to SW (ASCI0 only) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_X1BC    (0x80) </span><span class="comment">/* Bit 4: CKA0 is bit clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_BRG     (0x80) </span><span class="comment">/* Bit 3: Enable 16-bit BRG counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_BRKEN   (0x80) </span><span class="comment">/* Bit 2: Break Feature Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_BRKDET  (0x80) </span><span class="comment">/* Bit 1: Break Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ASCI_ASEXT_SNDBRK  (0x80) </span><span class="comment">/* Bit 0: Send Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">/* ASCI0 Time Constant Low Register (I/O Address: 0x1a) (Z8S180/L180-Class Processors Only) -- 8-bit data */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* ASCI0 Time Constant High Register (I/O Address: 0x1b) (Z8S180/L180-Class Processors Only) -- 8-bit data */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* ASCI1 Time Constant Low Register (I/O Address: 0x1c) (Z8S180/L180-Class Processors Only) -- 8-bit data */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* ASCI1 Time Constant High Register (I/O Address: 0x1d) (Z8S180/L180-Class Processors Only) -- 8-bit data */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/* CSI/O Registers ******************************************************************/</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* CSI/O Control/Status Register (CNTR: 0x0a) */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define CSIO_CNTR_EF         (0x80) </span><span class="comment">/* Bit 7: End Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSIO_CNTR_EIE        (0x40) </span><span class="comment">/* Bit 6: End Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSIO_CNTR_RE         (0x20) </span><span class="comment">/* Bit 5: Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSIO_CNTR_TE         (0x10) </span><span class="comment">/* Bit 4: Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSIO_CNTR_SS_SHIFT   (0)    </span><span class="comment">/* Bits 0-2: Speed Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CSIO_CNTR_SS_MASK    (7 &lt;&lt; CSIO_CNTR_SS_SHIFT)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV20    (0 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 20 Baud: 200000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV40    (1 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 40 Baud: 100000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV80    (2 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 80 Baud: 50000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV160   (3 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 160 Baud: 25000 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV320   (4 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 320 Baud: 12500 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV640   (5 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 640 Baud: 6250 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_DIV1280  (6 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* Divide Ratio: 1280 Baud: 3125 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CSIO_CNTR_EXT      (7 &lt;&lt; CSIO_CNTR_SS_SHIFT) </span><span class="comment">/* External Clock input (less than 20) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span>                                                       <span class="comment">/* Baud at Phi = 4 MHz */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">/* CSI/O Transmit/Receive Register (TRDR: 0x0b) -- 8-bit data */</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">/* Timer Registers ******************************************************************/</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">/* Timer Data Register 0L (TMDR0L: 0x0c) -- 8-bit data */</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Timer Data Register 0H (TMDR0H: 0x0d) -- 8-bit data */</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* Timer Reload Register Channel 0L (RLDR0L: 0x0e) -- 8-bit data */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* Timer Reload Register Channel 0H (RLDR0H: 0x0f) -- 8-bit data */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/* Programmable Reload Timer (PTR) Control Register (TCR: 0x10) */</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define PRT_TCR_TIF1         (0x80) </span><span class="comment">/* Bit 7: Timer 1 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TIF0         (0x40) </span><span class="comment">/* Bit 6: Timer 0 Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TIE1         (0x20) </span><span class="comment">/* Bit 5: Timer 1 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TIE0         (0x10) </span><span class="comment">/* Bit 4: Timer 0 Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TOC1         (0x08) </span><span class="comment">/* Bit 3: Timer 1 Output Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TOC0         (0x04) </span><span class="comment">/* Bit 2: Timer 0 Output Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TDE1         (0x02) </span><span class="comment">/* Bit 1: Timer 1 Down Count Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define PRT_TCR_TDE0         (0x01) </span><span class="comment">/* Bit 0: Timer 0 Down Count Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Timer Data Register 1L (TMDR1L: 0x14) -- 8-bit data */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Timer Data Register 1H (TMDR1H: 0x15) -- 8-bit data */</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">/* Timer Reload Register Channel 1L (RLDR1L: 0x16) -- 8-bit data */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* Timer Reload Register Channel 1H (RLDR1H: 0x17) -- 8-bit data */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/* Free Running counter (FRC: 0x18) -- 8-bit data */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* DMA Registers ********************************************************************/</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/* DMA Destination Address Register Channel 0 (DAR0 I/O Address 0x23 to 0x25) -- 8-bit data */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* DMA Byte Count Register Channel 0 (BCR0 I/O Address = 0x26 to 0x27) -- 8-bit data */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* DMA Memory Address Register Channel 1 (MAR1: I/O Address = 0x28 to 0x2a) -- 8-bit data */</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">/* DMA I/O Address Register Channel 1 (IAR1: I/O Address = 0x2b to 0x2c) -- 8-bit data */</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">/* DMA I/O Address Register Ch. 1 (IAR1B: 0x2d) (Z8S180/L180-Class Processor Only) */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IAR1B_ALTCH        (0x80) </span><span class="comment">/* Bit 7: Alternating Channels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IAR1B_CURRCH       (0x40) </span><span class="comment">/* Bit 6: Currently selected DMA channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IAR1B_TOUT         (0x08) </span><span class="comment">/* Bit 3: TOUT/DREQ is TOUT Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IAR1B_IO_SHIFT     (0)    </span><span class="comment">/* Bits 0-2: I/O selection*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define IAR1B_IO_MASK      (3 &lt;&lt; IAR1B_IO_SHIFT)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_TOUT    (0 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 ext TOUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_DREQ    (0 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 ext DREQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_ASCI0   (1 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 ASCI0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_ASCI1   (2 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 ASCI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_ESCC    (3 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 ESCC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define IAR1B_IO_PIA     (7 &lt;&lt; IAR1B_IO_SHIFT) </span><span class="comment">/* DMA1 PIA27-20 (P1284) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/* DMA Byte Count Register Channel 1 (BCR1: I/O Address = 0x2e to 0x2f) -- 8-bit data */</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* DMA Status Register (DSTAT: 0x30) */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define DSTAT_DE1            (0x80) </span><span class="comment">/* Bit 7: Enable Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DE0            (0x40) </span><span class="comment">/* Bit 6: Enable Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DWE1           (0x20) </span><span class="comment">/* Bit 5: Bit Write Enable 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DWE0           (0x10) </span><span class="comment">/* Bit 4: Bit Write Enable 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DIE1           (0x08) </span><span class="comment">/* Bit 3: DMA Interrupt Enable Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DIE0           (0x04) </span><span class="comment">/* Bit 2: DMA Interrupt Enable Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DSTAT_DME            (0x01) </span><span class="comment">/* Bit 0: DMA Main Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* DMA Mode Register (DMODE: 0x31) */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define DMODE_DM_SHIFT       (4)    </span><span class="comment">/* Bits 4-5: Destination Mode Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMODE_DM_MASK        (3 &lt;&lt; DMODE_DM_SHIFT)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_DM_MEMINCR   (0 &lt;&lt; DMODE_DM_SHIFT) </span><span class="comment">/* Memory with address increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_DM_MEMDECR   (1 &lt;&lt; DMODE_DM_SHIFT) </span><span class="comment">/* Memory with address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_DM_MEM       (2 &lt;&lt; DMODE_DM_SHIFT) </span><span class="comment">/* Memory with fixed address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_DM_IO        (3 &lt;&lt; DMODE_DM_SHIFT) </span><span class="comment">/* I/O */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMODE_SM_SHIFT       (2)    </span><span class="comment">/* Bits 2-3: Source Mode Channel */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMODE_SM_MASK        (3 &lt;&lt; DMODE_SM_SHIFT)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_SM_MEMINCR   (0 &lt;&lt; DMODE_SM_SHIFT) </span><span class="comment">/* Memory with address increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_SM_MEMDECR   (1 &lt;&lt; DMODE_SM_SHIFT) </span><span class="comment">/* Memory with address decrement */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_SM_MEM       (2 &lt;&lt; DMODE_SM_SHIFT) </span><span class="comment">/* Memory with fixed address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DMODE_SM_IO        (3 &lt;&lt; DMODE_SM_SHIFT) </span><span class="comment">/* I/O */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DMODE_MMODE          (0x01) </span><span class="comment">/* Bit 0: DMA Memory Mode Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* DMA/WAIT Control Register (DCNTL: 0x32) */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define DCNTL_MWI_SHIFT      (6)    </span><span class="comment">/* Bits 6-7: Memory Wait Insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_MWI_MASK       (3 &lt;&lt; DCNTL_MWI_SHIFT)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_IWI_SHIFT      (4)    </span><span class="comment">/* Bits 4-5: Wait Insertion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_IWI_MASK       (3 &lt;&lt; DCNTL_IWI_SHIFT)</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_DMS_SHIFT      (4)    </span><span class="comment">/* Bits 2-3: DMA Request Sense */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_DMS_MASK       (3 &lt;&lt; DCNTL_DMS_SHIFT)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DMS_DREQ0    (1 &lt;&lt; DCNTL_DMS_SHIFT)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DMS_DREQ1    (2 &lt;&lt; DCNTL_DMS_SHIFT)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_DIM_SHIFT      (0)    </span><span class="comment">/* Bits 0-1: DMA Channel 1 I/O and Memory Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DCNTL_DIM_MASK       (3 &lt;&lt; DCNTL_DIM_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DIM_M2IOI    (0 &lt;&lt; DCNTL_DIM_SHIFT) </span><span class="comment">/* Memory to I/O, increment MARI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DIM_M2IOD    (1 &lt;&lt; DCNTL_DIM_SHIFT) </span><span class="comment">/* Memory to I/O, decrement MARI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DIM_IO2MI    (2 &lt;&lt; DCNTL_DIM_SHIFT) </span><span class="comment">/* I/O to memory, increment MARI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define DCNTL_DIM_IO2MD    (3 &lt;&lt; DCNTL_DIM_SHIFT) </span><span class="comment">/* I/O to memory, decrement MARI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* System Control Registers *********************************************************/</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">/* Clock Multiplier Register (CMR: 0x1e) (Z8S180/L180-Class Processors Only) */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CMR_CMM            (0x80) </span><span class="comment">/* Bit 7: X2 Clock Multiplier Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* CPU Control Register (CCR: 0x1f) (Z8S180/L180-Class Processors Only) */</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8S180 </span><span class="comment">/* Z8S180/Z8L180 class processors */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_XTAL_DIV       (0x80) </span><span class="comment">/* Bit 7: Clock Divide */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_STBYIDLE       (0x48) </span><span class="comment">/* Bits 3 &amp; 6: STANDBY/IDLE mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CCR_NOSTDBY      (0x00) </span><span class="comment">/* No STANDBY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CCR_IDLE         (0x08) </span><span class="comment">/* IDLE after SLEEP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CCR_STBY         (0x40) </span><span class="comment">/* STANDBY after SLEEP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#    define CCR_STBY64       (0x48) </span><span class="comment">/* STANDBY after SLEEP 64 Cycle Exit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_BREXT          (0x20) </span><span class="comment">/* Bit 5: STANDBY/IDLE exit on BUSREQ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_LNPHI          (0x10) </span><span class="comment">/* Bit 4: 33% Drive on EXTPHI Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_LNIO           (0x04) </span><span class="comment">/* Bit 2: 33% Drive on certain external I/O */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CCR_LNCPUCTLR      (0x02) </span><span class="comment">/* Bit 1: 33% Drive on CPU control signals */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define LNADDATA           (0x01) </span><span class="comment">/* Bit 0: 33% drive on A10-A0, D7-D0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/* Interrupt Vector Low Register (IL: 0x33) */</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define IL_SHIFT             (5)   </span><span class="comment">/* Bits 5-7: 3-bits of vector interrupt table address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define IL_MASK              (7 &lt;&lt; IL_SHIFT)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/* INT/TRAP Control Register (ITC: 0x34) */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define ITC_TRAP             (0x80) </span><span class="comment">/* Bit 7: Undefined opcode fetch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITC_UFO              (0x40) </span><span class="comment">/* Bit 6: Undefined fetch object */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITC_ITE_SHIFT        (0)    </span><span class="comment">/* Bits 0-2: Interrupt enable bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ITC_ITE_MASK         (7 &lt;&lt; ITC_ITE_SHIFT)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITC_ITE0           (1 &lt;&lt; ITC_ITE_SHIFT)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITC_ITE1           (2 &lt;&lt; ITC_ITE_SHIFT)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ITC_ITE2           (4 &lt;&lt; ITC_ITE_SHIFT)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">/* Refresh Control Register (RCR: 0x36) */</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define RCR_REFE             (0x80) </span><span class="comment">/* Bit 7: Refresh Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCR_REFW             (0x40) </span><span class="comment">/* Bit 6: Refresh Wait */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCR_CYC_SHIFT        (0)    </span><span class="comment">/* Bits 0-1: Cycle Interval */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCR_CYC_MASK         (3 &lt;&lt; RCR_CYC_SHIFT)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCR_CYC0           (1 &lt;&lt; RCR_CYC_SHIFT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCR_CYC1           (2 &lt;&lt; RCR_CYC_SHIFT)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* MMU Common Base Register (CBR: 0x38) - 8-bit base address of Common Area 1 */</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">/* MMU Bank Base Register (BBR: 0x39) - 8-bit address of Bank area */</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/* MMU Common/Bank Area Register (CBAR: 0x3a) */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define CBAR_CA_SHIFT        (4)    </span><span class="comment">/* Bits 4-7: Low address for Common Area 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBAR_CA_MASK         (15 &lt;&lt; CBAR_CA_SHIFT)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBAR_BA_SHIFT        (0)    </span><span class="comment">/* Bits 0-3: Low address for Bank Area */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define CBAR_BA_MASK         (15 &lt;&lt; CBAR_BA_SHIFT)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Operation Mode Control Register (OMCR: 0x3e) */</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define OMCR_M1E             (0x80) </span><span class="comment">/* Bit 7: M1 Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OMCR_M1TE            (0x40) </span><span class="comment">/* Bit 6: M1 Temporary Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OMCR_IOC             (0x20) </span><span class="comment">/* Bit 5: Controls the timing of the IORQ and RD signals */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">/* I/O Control Register (ICR: 0x3f) */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define ICR_IOA_SHIFT        (6)    </span><span class="comment">/* Bits 6-7: Internal I/O address bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ICR_IOA_MASK         (3 &lt;&lt; ICR_IOA_SHIFT)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ICR_IOA6           (1 &lt;&lt; ICR_IOA_SHIFT)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define ICR_IOA7           (2 &lt;&lt; ICR_IOA_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define ICR_IOSTP            (0x20) </span><span class="comment">/* Bit 5: Enable I/O stop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* Registers unique to Z8x181 class CPUs ********************************************/</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8X181</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="comment">/* PIA Registers */</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* PIAn Data Direction and Data Registers */</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#  define PIA(n)             (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/* CTC Registers */</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">/* CTC Channel Control/Vector Registers */</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment">/* Control Bit Definitions */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#  define CTC_IE             (0x80) </span><span class="comment">/* Bit 7: Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_MODE           (0x40) </span><span class="comment">/* Bit 6: Mode bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_PF             (0x20) </span><span class="comment">/* Bit 5: Pre-scaler factor */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_CTES           (0x10) </span><span class="comment">/* Bit 4: Clock/Trigger Edge Selector */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_TT             (0x08) </span><span class="comment">/* Bit 3: Timer Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_TC             (0x04) </span><span class="comment">/* Bit 2: Time Constant */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_SR             (0x02) </span><span class="comment">/* Bit 1: Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* Vector Bit Definitions */</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#  define CTC_CHAN_SHIFT     (1)    </span><span class="comment">/* Bits 1-2: Channel Identifier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_CHAN_MASK      (3 &lt;&lt; CTC_CHAN_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_VECT_SHIFT     (3)    </span><span class="comment">/* Bits 3-7: Vector word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define CTC_VECT_MASK      (31 &lt;&lt; CTC_VECT_SHIFT)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#  define CTC_CNTRL          (0x01) </span><span class="comment">/* Bit 0: 0=Vector 1=Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">/* SCC Registers -- See interface description below */</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">/* System Control Registers */</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">/* RAM Upper Boundary Address Register -- 8-bit address (A12-A19) */</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/* RAM Lower Boundary Address Register -- 8-bit address (A12-A19) */</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">/* ROM Address Boundary Register -- 8-bit address (A12-A19) */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* System Configuration Register */</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SCR_DCCONFIG         (0x40) </span><span class="comment">/* Bit 6: Daisy Chain Configuration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCR_ROMCSDIS         (0x20) </span><span class="comment">/* Bit 5: Disable /ROMCS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCR_REME             (0x04) </span><span class="comment">/* Bit 2: ROM Emulator Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SCR_PIA1_CTIO        (0x01) </span><span class="comment">/* Bit 0: PIA1 Functions as I/O port or CTC&#39;s I/O Pins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">/* Registers unique to Z8x182 class CPUs ********************************************/</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8X182</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="comment">/* PIA Registers */</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* Pn Data Direction and Data Register */</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#  define PIA(n)             (1 &lt;&lt; (n))</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">/* ESCC Registers -- See interface description below */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* System Control Registers */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#  define SCR_PCSEL          (0x80) </span><span class="comment">/* Bit 7: Port C Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_PB57SEL        (0x40) </span><span class="comment">/* Bit 6: Port PB7-PB5 Selec */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_PB04SEL        (0x20) </span><span class="comment">/* Bit 5: Port PB4-PB0 Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_DOUT           (0x10) </span><span class="comment">/* Bit 4: Data Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_ROMDIS         (0x08) </span><span class="comment">/* Bit 3: Disable ROMs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_TRIMUX         (0x04) </span><span class="comment">/* Bit 2: Tri-Muxed Pins */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_MIMIC          (0x02) </span><span class="comment">/* Bit 1: ESCC/MIMIC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define SCR_DC             (0x01) </span><span class="comment">/* Bit 0: Daisy Chain */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">/* 16550 MIMIC Registers */</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">/* To be provided */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">/* [E]SCC Internal Register Definitions *********************************************/</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">/* Read Registers */</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">/* RR0: Transmit and Receive buffer status and external status */</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define RR0_BA               (0x80) </span><span class="comment">/* Bit 7: Break/abort */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_TXUEOM           (0x40) </span><span class="comment">/* Bit 6: Tx Underrun/EOM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_CTS              (0x20) </span><span class="comment">/* Bit 5: CTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_SH               (0x10) </span><span class="comment">/* Bit 4: Sync/Hunt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_DCD              (0x08) </span><span class="comment">/* Bit 3: DCD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_TXBE             (0x04) </span><span class="comment">/* Bit 2: Tx Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_ZC               (0x02) </span><span class="comment">/* Bit 1: Zero Count */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_RXA              (0x01) </span><span class="comment">/* Bit 0: Rx Character Available */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment">/* RR1: Special Receive Condition status */</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define RR0_EOF              (0x80) </span><span class="comment">/* Bit 7: End of Frame (SDLC)*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_CRCFE            (0x40) </span><span class="comment">/* Bit 6: CRC/Framing Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_RXOE             (0x20) </span><span class="comment">/* Bit 5: Rx Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_PE               (0x10) </span><span class="comment">/* Bit 4: Parity Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_RES0             (0x08) </span><span class="comment">/* Bit 3: Residue Code 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_RES1             (0x04) </span><span class="comment">/* Bit 2: Residue Code 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_RES2             (0x02) </span><span class="comment">/* Bit 1: Residue Code 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR0_ALL              (0x01) </span><span class="comment">/* Bit 0: All Sent */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">/* RR2: Interrupt vector (modified if VIS Bit in WR9 is set) -- 8-bit vector value */</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* RR3: Interrupt pending bits */</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define RR3_RX               (0x20) </span><span class="comment">/* Bit 5: Rx IP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR3_TX               (0x10) </span><span class="comment">/* Bit 4: Tx IP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR3_EXT              (0x08) </span><span class="comment">/* Bit 3: Ext/Status IP */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* RR6: SDLC FIFO byte counter lower byte (only when enabled) -- 8-bit counter value */</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">/* RR7: SDLC FIFO byte count and status (only when enabled) */</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define RR7_BC_SHIFT         (0)   </span><span class="comment">/* Bits 0-5 :  Upper 6-bits of counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR7_BC_MASK          (0x3f &lt;&lt; RR7_BC_SHIFT)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR7_FDA              (0x40) </span><span class="comment">/* Bit 6: FIFO Available Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR7_FOS              (0x80) </span><span class="comment">/* Bit 7: FIFO Overflow Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">/* RR8: Receive buffer */</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* RR10: Miscellaneous status bits */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define RR10_1MISS           (0x80) </span><span class="comment">/* Bit 7: One Clock Missing */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR10_2MISS           (0x40) </span><span class="comment">/* Bit 6: Two Clocks Mising */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR10_SEND            (0x10) </span><span class="comment">/* Bit 4: Loop Sending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR10_ON              (0x02) </span><span class="comment">/* Bit 1: On Loop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/* RR12: Lower byte of baud rate generator time constant --  8-bit time constant value */</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">/* RR13: Upper byte of baud rate generator time constant --  8-bit time constant value */</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">/* RR15: External Status interrupt information */</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define RR15_BAIE            (0x80) </span><span class="comment">/* Bit 7: Break/Abort IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR15_TXUEOMIE        (0x40) </span><span class="comment">/* Bit 6: Tx Underrun/EOM IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR15_CTSIE           (0x20) </span><span class="comment">/* Bit 5: CTS IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR15_SHIE            (0x10) </span><span class="comment">/* Bit 4: Sync/Hunt IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR15_DCDIE           (0x08) </span><span class="comment">/* Bit 3: DCD IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_Z8X182                  </span><span class="comment">/* ESCC only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RR15_SDLCIE        (0x04) </span><span class="comment">/* Bit 2:  SDLC Status FIFO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RR15_ZCIE            (0x02) </span><span class="comment">/* Bit 1: Zero Count IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">/* Write Registers */</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* WR0: Register Pointers, various initialization commands */</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define WR0_CMD1_SHIFT       (6)   </span><span class="comment">/* Bits 6-7: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR0_CMD1_MASK        (3 &lt;&lt; WR0_CMD1_SHIFT);</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD1_NULL      (0 &lt;&lt; WR0_CMD1_SHIFT); </span><span class="comment">/* Null Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD1_RXCRCRST  (1 &lt;&lt; WR0_CMD1_SHIFT); </span><span class="comment">/* Reset Rx CRC Checker */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD1_TXCRCRST  (2 &lt;&lt; WR0_CMD1_SHIFT); </span><span class="comment">/* Reset Tx CRC Generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD1_TXURRST   (3 &lt;&lt; WR0_CMD1_SHIFT); </span><span class="comment">/* Reset Tx Underrun/EOM Latch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR0_CMD2_SHIFT       (3)   </span><span class="comment">/* Bits 3-5: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR0_CMD2_MASK        (3 &lt;&lt; WR0_CMD2_SHIFT);</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_NULL      (0 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Null Code */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_HP        (1 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Point High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_EXTRST    (2 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Reset Ext/Status Interrupts */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_ABORT     (3 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Send Abort (SDLC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_ENRX      (4 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Enable Int on Next Rx Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_TXPRST    (5 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Reset Tx Int Pending */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_ERRRST    (6 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Error Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR0_CMD2_IUSRST    (7 &lt;&lt; WR0_CMD2_SHIFT); </span><span class="comment">/* Reset Highest IUS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR0_REG_SHIFT        (0)   </span><span class="comment">/* Bits 0-2 : Register address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR0_REG_MASK         (7 &lt;&lt; WR0_REG_SHIFT);</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* WR1: Transmit and Receive interrupt enables, WAIT/DMA commands */</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define WR1_WDMAEN           (0x80) </span><span class="comment">/* Bit 7: WAIT/DMA Request Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_WDMAFN           (0x40) </span><span class="comment">/* Bit : /WAIT/DMA Request Function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_WDMAXFR          (0x20) </span><span class="comment">/* Bit : WAIT/DMA Request On Receive//Transmit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_CMD_SHIFT        (3)    </span><span class="comment">/* Bits 3-4: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_CMD_MASK         (3 &lt;&lt; WR1_CMD_SHIFT)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR1_CMD_RXDIS      (0 &lt;&lt; WR1_CMD_SHIFT) </span><span class="comment">/* Rx Int Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR1_CMD_RXINT1ST   (1 &lt;&lt; WR1_CMD_SHIFT) </span><span class="comment">/* Rx Int On First Character or Special Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR1_CMD_RXINTALL   (2 &lt;&lt; WR1_CMD_SHIFT) </span><span class="comment">/* Int On All Rx Characters or Special Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR1_CMD_RXINTSPEC  (3 &lt;&lt; WR1_CMD_SHIFT) </span><span class="comment">/* Rx Int On Special Condition Only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_PSPEC            (0x04) </span><span class="comment">/* Bit 2: Parity is Special Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_TXIE             (0x02) </span><span class="comment">/* Bit 1: Tx Int Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR1_EXTIE            (0x01) </span><span class="comment">/* Bit 0: Ext Int Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* WR2: Interrupt Vector -- 8-bit interrupt vector */</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* WR3: Receive parameters and control modes */</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define WR3_BPC_SHIFT        (6) </span><span class="comment">/* Bit 6-7: Bits/character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_BPC_MASK         (3 &lt;&lt; WR3_BPC_SHIFT)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR3_BPC_5          (0 &lt;&lt; WR3_BPC_SHIFT) </span><span class="comment">/* Rx 5 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR3_BPC_7          (1 &lt;&lt; WR3_BPC_SHIFT) </span><span class="comment">/* Rx 7 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR3_BPC_6          (2 &lt;&lt; WR3_BPC_SHIFT) </span><span class="comment">/* Rx 6 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR3_BPC_8          (3 &lt;&lt; WR3_BPC_SHIFT) </span><span class="comment">/* Rx 8 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_AE               (0x20) </span><span class="comment">/* Bit 5: Auto Enables */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_EHM              (0x10) </span><span class="comment">/* Bit 4: Enter Hunt Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_RXCRCEN          (0x08) </span><span class="comment">/* Bit 3: Rx CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_ASM              (0x04) </span><span class="comment">/* Bit 2: Address Search Mode (SDLC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_SCLI             (0x02) </span><span class="comment">/* Bit 1: Sync Character Load Inhibit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR3_RXEN             (0x01) </span><span class="comment">/* Bit 0: Rx Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">/* WR4: Transmit and Receive modes and parameters */</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define WR4_CM_SHIFT         (6)   </span><span class="comment">/* Bits 6-7: X1 Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_CM_MASK          (3 &lt;&lt; WR4_CM_SHIFT)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_CM_X1          (0 &lt;&lt; WR4_CM_SHIFT) </span><span class="comment">/* X1 Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_CM_X16         (1 &lt;&lt; WR4_CM_SHIFT) </span><span class="comment">/* X16 Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_CM_X32         (2 &lt;&lt; WR4_CM_SHIFT) </span><span class="comment">/* X32 Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_CM_X64         (3 &lt;&lt; WR4_CM_SHIFT) </span><span class="comment">/* X64 Clock Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_SM_SHIFT         (4)   </span><span class="comment">/* Bits 4-5: Sync mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_SM_MASK          (3 &lt;&lt; WR4_SM_SHIFT)</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SM_8BIT        (0 &lt;&lt; WR4_SM_SHIFT) </span><span class="comment">/* 8-Bit Sync Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SM_16BIT       (1 &lt;&lt; WR4_SM_SHIFT) </span><span class="comment">/* 16-Bit Sync Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SM_SDLC        (2 &lt;&lt; WR4_SM_SHIFT) </span><span class="comment">/* SDLC Mode (01111110 Flag) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SM_EXT         (3 &lt;&lt; WR4_SM_SHIFT) </span><span class="comment">/* External Sync Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_SB_SHIFT         (2) </span><span class="comment">/* Bits 2-3: Sync mode enables */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_SB_MASK          (3 &lt;&lt; WR4_SB_SHIFT)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SB_SME         (0 &lt;&lt; WR4_SB_SHIFT) </span><span class="comment">/* Sync Modes Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SB_STOP1       (1 &lt;&lt; WR4_SB_SHIFT) </span><span class="comment">/* 1 Stop Bit/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SB_STOP1p5     (2 &lt;&lt; WR4_SB_SHIFT) </span><span class="comment">/* 1 1/2 Stop Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR4_SB_STOP2       (3 &lt;&lt; WR4_SB_SHIFT) </span><span class="comment">/* 2 Stop Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_PEO              (0x02) </span><span class="comment">/* Bit 1: Parity EVEN//ODD */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR4_PEN              (0x01) </span><span class="comment">/* Bit : Parity Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/* WR5: Transmit parameters and control modes */</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define WR5_DTR              (0x80) </span><span class="comment">/* Bit 7: DTR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_TXBITS_SHIFT     (5)    </span><span class="comment">/* Bits 5-6: Number of Tx bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_TXBITS_MASK      (3 &lt;&lt; WR5_TXBITS_SHIFT)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR5_TXBITS_5       (0 &lt;&lt; WR5_TXBITS_SHIFT) </span><span class="comment">/* Tx 5 Bits(Or Less)/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR5_TXBITS_7       (1 &lt;&lt; WR5_TXBITS_SHIFT) </span><span class="comment">/* Tx 7 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR5_TXBITS_6       (2 &lt;&lt; WR5_TXBITS_SHIFT) </span><span class="comment">/* Tx 6 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR5_TXBITS_8       (3 &lt;&lt; WR5_TXBITS_SHIFT) </span><span class="comment">/* Tx 8 Bits/Character */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_SENDBRK          (0x10) </span><span class="comment">/* Bit 4: Send Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_TXEN             (0x08) </span><span class="comment">/* Bit 3: Tx Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_CRC16            (0x04) </span><span class="comment">/* Bit 2: /SDLC/CRC-16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_RTS              (0x02) </span><span class="comment">/* Bit 1: RTS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR5_TXCRCEN          (0x01) </span><span class="comment">/* Bit 0: Tx CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/* WR6: Sync Character or SDLC address -- 8-bit Monosync, Bisync, or SDLC value */</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/* WR7: Sync Character or SDLC flag -- 8-bit Monosync, Bisync, or SDLC value */</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define WR7_SDLC_SYNC        (0x7e)</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#ifdef HAVE_Z8X182                  </span><span class="comment">/* ESCC only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_CRC32EN       (0x80) </span><span class="comment">/* Bit 7: 32-bit CRC Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_EXTRDEN       (0x40) </span><span class="comment">/* Bit 6: Extended Read Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_TXFLVL        (0x20) </span><span class="comment">/* Bit 5: Tx FIFO Int Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_TMODE         (0x10) </span><span class="comment">/* Bit 4: DTR/REQ Timing Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_RXFLVL        (0x08) </span><span class="comment">/* Bit 3: Rx FIFO Int Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_AUTORTS       (0x04) </span><span class="comment">/* Bit 2: Auto RTS Deactivation */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_AUTOEOM       (0x02) </span><span class="comment">/* Bit 1: Auto EOM Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR7P_AUTOTX        (0x01) </span><span class="comment">/* Bit 0: Auto Tx Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">/* WR8: Transmit buffer */</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">/* WR9: Master Interrupt control and reset commands */</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define WR9_RST_SHIFT        (6)    </span><span class="comment">/* Bits 6-7: Resets */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_RST_MASK         (3 &lt;&lt; WR9_RST_SHIFT)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR9_RST_NONE       (0 &lt;&lt; WR9_RST_SHIFT) </span><span class="comment">/* No Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR9_RST_CHAN       (2 &lt;&lt; WR9_RST_SHIFT) </span><span class="comment">/* Channel Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR9_RST_HWRST      (3 &lt;&lt; WR9_RST_SHIFT) </span><span class="comment">/* Force Hardware Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_Z8X182                  </span><span class="comment">/* ESCC only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR9_INTACKEN       (0x20) </span><span class="comment">/* Bit 5: Software INTACK Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_SHL              (0x10) </span><span class="comment">/* Bit 4: Status High//Status Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_MIE              (0x08) </span><span class="comment">/* Bit 3: MIE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_DLC              (0x04) </span><span class="comment">/* Bit 2: DLC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_NV               (0x02) </span><span class="comment">/* Bit 1: NV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR9_VIS              (0x01) </span><span class="comment">/* Bit 0: VIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">/* WR10: Miscellaneous transmit and receive control bits */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define WR10_CRCPRE          (0x80) </span><span class="comment">/* Bit 7: CRC Preset I/O */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_NRZFM_SHIFT     (5)    </span><span class="comment">/* Bits 5-6: NRZ/FM */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_NRZFM_MASK      (3 &lt;&lt; WR10_NRZFM_SHIFT)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR10_NRZ           (0 &lt;&lt; WR10_NRZFM_SHIFT) </span><span class="comment">/* NRZ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR10_NRZI          (1 &lt;&lt; WR10_NRZFM_SHIFT) </span><span class="comment">/* NRZI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR10_FM1           (2 &lt;&lt; WR10_NRZFM_SHIFT) </span><span class="comment">/* FM1 (Transition = 1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR10_FM0           (3 &lt;&lt; WR10_NRZFM_SHIFT) </span><span class="comment">/* FM0 (Transition = 0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_ACTPOLL         (0x10) </span><span class="comment">/* Bit 4: Go Active On Poll */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_IDLE            (0x08) </span><span class="comment">/* Bit 3: Mark/Flag Idle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_URABORT         (0x04) </span><span class="comment">/* Bit 2: Abort/Flag On Underrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_LOOP            (0x02) </span><span class="comment">/* Bit 1: Loop Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR10_68SYNC          (0x01) </span><span class="comment">/* Bit 0: 6-Bit//8-Bit Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* WR11: Clock mode controls for receive and transmit */</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define WR11_XTAL            (0x80) </span><span class="comment">/* Bit 7: /RTxC Xtal//No Xtal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_RCLK_SHIFT      (5)    </span><span class="comment">/* Bits 5-6: Receive Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_RCLK_MASK       (3 &lt;&lt; WR11_RCLK_SHIFT)</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_RCLK_RTXC     (0 &lt;&lt; WR11_RCLK_SHIFT) </span><span class="comment">/* Receive Clock = /RTxC Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_RCLK_TRXC     (1 &lt;&lt; WR11_RCLK_SHIFT) </span><span class="comment">/* Receive Clock = /TRxC Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_RCLK_BRG      (2 &lt;&lt; WR11_RCLK_SHIFT) </span><span class="comment">/* Receive Clock = BR Generator Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_RCLK_DPLL     (3 &lt;&lt; WR11_RCLK_SHIFT) </span><span class="comment">/* Receive Clock = DPLL Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_TCLK_SHIFT      (3) </span><span class="comment">/* Bits 3-4: Transmit Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_TCLK_MASK       (3 &lt;&lt; WR11_TCLK_SHIFT)</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TCLK_RTXC     (0 &lt;&lt; WR11_TCLK_SHIFT) </span><span class="comment">/* Transmit Clock = /RTxC Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TCLK_TRXC     (1 &lt;&lt; WR11_TCLK_SHIFT) </span><span class="comment">/* Transmit Clock = /TRxC Pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TCLK_BRG      (2 &lt;&lt; WR11_TCLK_SHIFT) </span><span class="comment">/* Transmit Clock = BR Generator Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TCLK_DPLL     (3 &lt;&lt; WR11_TCLK_SHIFT) </span><span class="comment">/* Transmit Clock = DPLL Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_TRXCIO          (0x04) </span><span class="comment">/* Bit 2: /TRxC O/I */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_TRXCO_SHIFT     (0)    </span><span class="comment">/* Bits 0-1 : /TRxC Out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR11_TRXO_MASK       (3 &lt;&lt; WR11_TRXCO_SHIFT)</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TRXO_XTAL     (0 &lt;&lt; WR11_TRXCO_SHIFT) </span><span class="comment">/* /TRxC Out = Xtal Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TRXO_TCLK     (1 &lt;&lt; WR11_TRXCO_SHIFT) </span><span class="comment">/* /TRxC Out = Transmit Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TRXO_BRG      (2 &lt;&lt; WR11_TRXCO_SHIFT) </span><span class="comment">/* /TRxC Out = BR Generator Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR11_TRXO_DPLL     (3 &lt;&lt; WR11_TRXCO_SHIFT) </span><span class="comment">/* /TRxC Out = DPLL Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">/* WR12: Lower byte of baud rate generator -- 8-bit time constant value */</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* WR13: Upper byte of baud rate generator -- 8-bit time constant value */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/* WR14: Miscellaneous control bits */</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define WR14_CMD_SHIFT       (5) </span><span class="comment">/* Bits 5-7: Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_CMD_MASK        (7 &lt;&lt; WR14_CMD_SHIFT)</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_NULL      (0 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Null Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_ESM       (1 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Enter Search Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_RMCLK     (2 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Reset Missing Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_DPLLDIS   (3 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Disable DPLL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_SRCBRG    (4 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Set Source = BR Generator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_SRCRTXC   (5 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Set Source = /RTxC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_FM        (6 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Set FM Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR14_CMD_NRZI      (7 &lt;&lt; WR14_CMD_SHIFT) </span><span class="comment">/* Set NRZI Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_LPBK            (0x10) </span><span class="comment">/* Bit 4: Local Loopback */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_AUTOECHO        (0x08) </span><span class="comment">/* Bit 3: Auto Echo */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_DTRREQ          (0x04) </span><span class="comment">/* Bit 2: /DTR/Request Function */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_BRGSRC          (0x02) </span><span class="comment">/* Bit 1: BR Generator Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR14_BRGEN           (0x01) </span><span class="comment">/* Bit 0: BR Generator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">/* WR15: External status interrupt enable control */</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define WR15_BAIE            (0x80) </span><span class="comment">/* Bit 7: Break/Abort IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_TXUEOMIE        (0x40) </span><span class="comment">/* Bit 6: Tx Underrun/EOM IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_CTSIS           (0x20) </span><span class="comment">/* Bit 5: CTS IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_SHIE            (0x10) </span><span class="comment">/* Bit 4: Sync/Hunt IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_DCDIE           (0x08) </span><span class="comment">/* Bit 3: DCD IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_FIFOEN          (0x04) </span><span class="comment">/* Bit 2: SDLC FIFO Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define WR15_ZCIE            (0x02) </span><span class="comment">/* Bit 1: Zero Count IE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef HAVE_Z8X182                  </span><span class="comment">/* ESCC only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define WR15_WR7PEN        (0x01) </span><span class="comment">/* Bit 0: WR7&#39; SDLC Feature Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __ARCH_Z80_SRC_Z180_Z180_IOMAP_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
