<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='No_svn_archive_link_available.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: optimsoc
    <br/>
    Created: Aug  4, 2010
    <br/>
    Updated: Aug 13, 2010
    <br/>
    SVN:
    <b>
     No files checked in
    </b>
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Planning
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The Open Tiled Multicore SoC is a scalable manycore platform based on compute, memory and I/O tiles. Such tiles are connected by a Network-on-Chip (NoC).
     <br/>
     Such platforms are based on standard open source components, such as the OpenRISC processor and FPGA-NoC.
    </p>
   </div>
   <div id="d_Planned Output">
    <h2>
     
     
     Planned Output
    </h2>
    <p id="p_Planned Output">
     The main element will be a python program, that creates diverse simulators and implementations (see below). The parameters are the NoC size and the instances and layout of compute tiles, memory tiles and i/o tiles.
    </p>
   </div>
   <div id="d_Implementation and Simulator Abstraction Levels">
    <h2>
     
     
     Implementation and Simulator Abstraction Levels
    </h2>
    <p id="p_Implementation and Simulator Abstraction Levels">
     - Implementation (HDL): NoC: Verilog, Compute Tile: Verilog
     <br/>
     - Register Transfer Level (RTL): NoC: Verilated, Compute Tile: Verilated
     <br/>
     - Cycle Accurate (CA):NoC: Verilated, Compute Tile: Verilated
     <br/>
     - Approximately-Timed (TLM-AT):NoC: Verilated, Wishbone TLM Adapter, Compute Tile: or1ksim, TLM Models
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 03 June 2015 by freerangefactory.org</p>
