[connectivity]
sp=camera_pipeline_glb_accel_1.op_hcompute_hw_input_global_wrapper_glb_stencil_read_pipe0:DDR[0]
sp=camera_pipeline_glb_accel_1.op_hcompute_hw_output_global_wrapper_stencil_1_write_pipe0:DDR[1]
sp=camera_pipeline_glb_accel_1.op_hcompute_hw_output_global_wrapper_stencil_2_write_pipe0:DDR[2]
sp=camera_pipeline_glb_accel_1.op_hcompute_hw_output_global_wrapper_stencil_write_pipe0:DDR[3]
