Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cfd00da097843308d61d3466e9698b2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Processor_behav xil_defaultlib.Processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port address [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:55]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port N [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/IDP.v:55]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 1 for port PWM_OUT [D:/AOA-Chip-main/Processor_Module.srcs/sources_1/new/Processor.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
