{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483655536559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483655536561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  5 22:32:16 2017 " "Processing started: Thu Jan  5 22:32:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483655536561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483655536561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_logic -c control_logic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483655536562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483655536836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-rtl " "Found design unit 1: control_logic-rtl" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483655537419 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483655537419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483655537419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_logic " "Elaborating entity \"control_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483655537497 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MA_LOAD_LO control_logic.vhd(24) " "VHDL Signal Declaration warning at control_logic.vhd(24): used implicit default value for signal \"MA_LOAD_LO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537502 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_OUT_SEL_0 control_logic.vhd(40) " "VHDL Signal Declaration warning at control_logic.vhd(40): used implicit default value for signal \"ALU_OUT_SEL_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537503 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_OUT_SEL_1 control_logic.vhd(41) " "VHDL Signal Declaration warning at control_logic.vhd(41): used implicit default value for signal \"ALU_OUT_SEL_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537503 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_OUT_SEL_2 control_logic.vhd(42) " "VHDL Signal Declaration warning at control_logic.vhd(42): used implicit default value for signal \"ALU_OUT_SEL_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537503 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_COMP control_logic.vhd(43) " "VHDL Signal Declaration warning at control_logic.vhd(43): used implicit default value for signal \"ALU_COMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537503 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_INC control_logic.vhd(44) " "VHDL Signal Declaration warning at control_logic.vhd(44): used implicit default value for signal \"ALU_INC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537503 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_CLEAR control_logic.vhd(45) " "VHDL Signal Declaration warning at control_logic.vhd(45): used implicit default value for signal \"ALU_CLEAR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_ROT_1 control_logic.vhd(46) " "VHDL Signal Declaration warning at control_logic.vhd(46): used implicit default value for signal \"ALU_ROT_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ALU_ROT_2 control_logic.vhd(47) " "VHDL Signal Declaration warning at control_logic.vhd(47): used implicit default value for signal \"ALU_ROT_2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_READ control_logic.vhd(48) " "VHDL Signal Declaration warning at control_logic.vhd(48): used implicit default value for signal \"MEM_READ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WRITE control_logic.vhd(49) " "VHDL Signal Declaration warning at control_logic.vhd(49): used implicit default value for signal \"MEM_WRITE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HLT control_logic.vhd(74) " "Verilog HDL or VHDL warning at control_logic.vhd(74): object \"HLT\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483655537504 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ANDD control_logic.vhd(82) " "VHDL Signal Declaration warning at control_logic.vhd(82): used implicit default value for signal \"ANDD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TAD control_logic.vhd(83) " "VHDL Signal Declaration warning at control_logic.vhd(83): used implicit default value for signal \"TAD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ISZ control_logic.vhd(84) " "VHDL Signal Declaration warning at control_logic.vhd(84): used implicit default value for signal \"ISZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DCA control_logic.vhd(85) " "VHDL Signal Declaration warning at control_logic.vhd(85): used implicit default value for signal \"DCA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JMS control_logic.vhd(86) " "VHDL Signal Declaration warning at control_logic.vhd(86): used implicit default value for signal \"JMS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "JMP control_logic.vhd(87) " "VHDL Signal Declaration warning at control_logic.vhd(87): used implicit default value for signal \"JMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CARRY_MASTER control_logic.vhd(92) " "Verilog HDL or VHDL warning at control_logic.vhd(92): object \"CARRY_MASTER\" assigned a value but never read" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1483655537505 "|control_logic"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_CLR_HI GND " "Pin \"PC_CLR_HI\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|PC_CLR_HI"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_CLR_LO GND " "Pin \"PC_CLR_LO\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|PC_CLR_LO"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_CLR GND " "Pin \"IR_CLR\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|IR_CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "MA_LOAD_LO GND " "Pin \"MA_LOAD_LO\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|MA_LOAD_LO"} { "Warning" "WMLS_MLS_STUCK_PIN" "MA_BUS_SEL GND " "Pin \"MA_BUS_SEL\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|MA_BUS_SEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "MD_CLR GND " "Pin \"MD_CLR\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|MD_CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_FUNC_SEL_0 GND " "Pin \"ALU_FUNC_SEL_0\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_FUNC_SEL_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_FUNC_SEL_1 GND " "Pin \"ALU_FUNC_SEL_1\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_FUNC_SEL_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT_SEL_0 GND " "Pin \"ALU_OUT_SEL_0\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_OUT_SEL_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT_SEL_1 GND " "Pin \"ALU_OUT_SEL_1\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_OUT_SEL_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OUT_SEL_2 GND " "Pin \"ALU_OUT_SEL_2\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_OUT_SEL_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_COMP GND " "Pin \"ALU_COMP\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_COMP"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_INC GND " "Pin \"ALU_INC\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_INC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_CLEAR GND " "Pin \"ALU_CLEAR\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_CLEAR"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_ROT_1 GND " "Pin \"ALU_ROT_1\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_ROT_1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_ROT_2 GND " "Pin \"ALU_ROT_2\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|ALU_ROT_2"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_READ GND " "Pin \"MEM_READ\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|MEM_READ"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WRITE GND " "Pin \"MEM_WRITE\" is stuck at GND" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1483655537905 "|control_logic|MEM_WRITE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1483655537905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483655538178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538178 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "t_states\[5\] " "No output dependent on input pin \"t_states\[5\]\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538262 "|control_logic|t_states[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_CARRY " "No output dependent on input pin \"ADD_CARRY\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538262 "|control_logic|ADD_CARRY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IS_ZERO_LAST " "No output dependent on input pin \"IS_ZERO_LAST\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538262 "|control_logic|IS_ZERO_LAST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IS_NEG " "No output dependent on input pin \"IS_NEG\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538262 "|control_logic|IS_NEG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IS_ZERO " "No output dependent on input pin \"IS_ZERO\"" {  } { { "control_logic.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/control_logic/control_logic.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483655538262 "|control_logic|IS_ZERO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1483655538262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483655538263 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483655538263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483655538263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483655538263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "715 " "Peak virtual memory: 715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483655538274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  5 22:32:18 2017 " "Processing ended: Thu Jan  5 22:32:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483655538274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483655538274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483655538274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483655538274 ""}
