// Seed: 2335466189
module module_0 #(
    parameter id_9 = 32'd56
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (1),
        .id_8 (-1),
        ._id_9(""),
        .id_10("" == 1'b0),
        .id_11((1)),
        .id_12(-1),
        .id_13(-1'b0),
        .id_14(-1 ** 1)
    ),
    id_15
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_12 = 0;
  assign id_6 = id_15[1^id_9 : {-1, (-1'b0), -1'b0, -1, -1}];
  logic id_16;
  ;
  logic id_17 = ~id_14;
  wire  id_18;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1
    , id_16,
    input supply0 id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    input wire id_11,
    input wand id_12
    , id_17,
    output wor id_13,
    output supply0 id_14
);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
