
2_Test_Capteur2532.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b60  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003e4  08005d10  08005d10  00006d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080060f4  080060f4  00008074  2**0
                  CONTENTS
  4 .ARM          00000008  080060f4  080060f4  000070f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080060fc  080060fc  00008074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080060fc  080060fc  000070fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006100  08006100  00007100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08006104  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00008074  2**0
                  CONTENTS
 10 .bss          000004b0  20000074  20000074  00008074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000524  20000524  00008074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00008074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cc7b  00000000  00000000  000080a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000224d  00000000  00000000  00014d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b48  00000000  00000000  00016f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008bb  00000000  00000000  00017ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023fb3  00000000  00000000  00018373  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d3cd  00000000  00000000  0003c326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7b11  00000000  00000000  000496f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121204  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032e8  00000000  00000000  00121248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00124530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08005cf8 	.word	0x08005cf8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08005cf8 	.word	0x08005cf8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b96a 	b.w	800058c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	460c      	mov	r4, r1
 80002d8:	2b00      	cmp	r3, #0
 80002da:	d14e      	bne.n	800037a <__udivmoddi4+0xaa>
 80002dc:	4694      	mov	ip, r2
 80002de:	458c      	cmp	ip, r1
 80002e0:	4686      	mov	lr, r0
 80002e2:	fab2 f282 	clz	r2, r2
 80002e6:	d962      	bls.n	80003ae <__udivmoddi4+0xde>
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0320 	rsb	r3, r2, #32
 80002ee:	4091      	lsls	r1, r2
 80002f0:	fa20 f303 	lsr.w	r3, r0, r3
 80002f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002f8:	4319      	orrs	r1, r3
 80002fa:	fa00 fe02 	lsl.w	lr, r0, r2
 80002fe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000302:	fa1f f68c 	uxth.w	r6, ip
 8000306:	fbb1 f4f7 	udiv	r4, r1, r7
 800030a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030e:	fb07 1114 	mls	r1, r7, r4, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb04 f106 	mul.w	r1, r4, r6
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f104 30ff 	add.w	r0, r4, #4294967295
 8000326:	f080 8112 	bcs.w	800054e <__udivmoddi4+0x27e>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 810f 	bls.w	800054e <__udivmoddi4+0x27e>
 8000330:	3c02      	subs	r4, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a59      	subs	r1, r3, r1
 8000336:	fa1f f38e 	uxth.w	r3, lr
 800033a:	fbb1 f0f7 	udiv	r0, r1, r7
 800033e:	fb07 1110 	mls	r1, r7, r0, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb00 f606 	mul.w	r6, r0, r6
 800034a:	429e      	cmp	r6, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x94>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f100 31ff 	add.w	r1, r0, #4294967295
 8000356:	f080 80fc 	bcs.w	8000552 <__udivmoddi4+0x282>
 800035a:	429e      	cmp	r6, r3
 800035c:	f240 80f9 	bls.w	8000552 <__udivmoddi4+0x282>
 8000360:	4463      	add	r3, ip
 8000362:	3802      	subs	r0, #2
 8000364:	1b9b      	subs	r3, r3, r6
 8000366:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa6>
 800036e:	40d3      	lsrs	r3, r2
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xba>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb4>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa6>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x150>
 8000392:	42a3      	cmp	r3, r4
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xcc>
 8000396:	4290      	cmp	r0, r2
 8000398:	f0c0 80f0 	bcc.w	800057c <__udivmoddi4+0x2ac>
 800039c:	1a86      	subs	r6, r0, r2
 800039e:	eb64 0303 	sbc.w	r3, r4, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	2d00      	cmp	r5, #0
 80003a6:	d0e6      	beq.n	8000376 <__udivmoddi4+0xa6>
 80003a8:	e9c5 6300 	strd	r6, r3, [r5]
 80003ac:	e7e3      	b.n	8000376 <__udivmoddi4+0xa6>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	f040 8090 	bne.w	80004d4 <__udivmoddi4+0x204>
 80003b4:	eba1 040c 	sub.w	r4, r1, ip
 80003b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003bc:	fa1f f78c 	uxth.w	r7, ip
 80003c0:	2101      	movs	r1, #1
 80003c2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003c6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ca:	fb08 4416 	mls	r4, r8, r6, r4
 80003ce:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003d2:	fb07 f006 	mul.w	r0, r7, r6
 80003d6:	4298      	cmp	r0, r3
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x11c>
 80003da:	eb1c 0303 	adds.w	r3, ip, r3
 80003de:	f106 34ff 	add.w	r4, r6, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x11a>
 80003e4:	4298      	cmp	r0, r3
 80003e6:	f200 80cd 	bhi.w	8000584 <__udivmoddi4+0x2b4>
 80003ea:	4626      	mov	r6, r4
 80003ec:	1a1c      	subs	r4, r3, r0
 80003ee:	fa1f f38e 	uxth.w	r3, lr
 80003f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003f6:	fb08 4410 	mls	r4, r8, r0, r4
 80003fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003fe:	fb00 f707 	mul.w	r7, r0, r7
 8000402:	429f      	cmp	r7, r3
 8000404:	d908      	bls.n	8000418 <__udivmoddi4+0x148>
 8000406:	eb1c 0303 	adds.w	r3, ip, r3
 800040a:	f100 34ff 	add.w	r4, r0, #4294967295
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x146>
 8000410:	429f      	cmp	r7, r3
 8000412:	f200 80b0 	bhi.w	8000576 <__udivmoddi4+0x2a6>
 8000416:	4620      	mov	r0, r4
 8000418:	1bdb      	subs	r3, r3, r7
 800041a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x9c>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000430:	fa04 f301 	lsl.w	r3, r4, r1
 8000434:	ea43 030c 	orr.w	r3, r3, ip
 8000438:	40f4      	lsrs	r4, r6
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	0c38      	lsrs	r0, r7, #16
 8000440:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000444:	fbb4 fef0 	udiv	lr, r4, r0
 8000448:	fa1f fc87 	uxth.w	ip, r7
 800044c:	fb00 441e 	mls	r4, r0, lr, r4
 8000450:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000454:	fb0e f90c 	mul.w	r9, lr, ip
 8000458:	45a1      	cmp	r9, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90a      	bls.n	8000476 <__udivmoddi4+0x1a6>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000466:	f080 8084 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800046a:	45a1      	cmp	r9, r4
 800046c:	f240 8081 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000470:	f1ae 0e02 	sub.w	lr, lr, #2
 8000474:	443c      	add	r4, r7
 8000476:	eba4 0409 	sub.w	r4, r4, r9
 800047a:	fa1f f983 	uxth.w	r9, r3
 800047e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000482:	fb00 4413 	mls	r4, r0, r3, r4
 8000486:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048a:	fb03 fc0c 	mul.w	ip, r3, ip
 800048e:	45a4      	cmp	ip, r4
 8000490:	d907      	bls.n	80004a2 <__udivmoddi4+0x1d2>
 8000492:	193c      	adds	r4, r7, r4
 8000494:	f103 30ff 	add.w	r0, r3, #4294967295
 8000498:	d267      	bcs.n	800056a <__udivmoddi4+0x29a>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d965      	bls.n	800056a <__udivmoddi4+0x29a>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004a6:	fba0 9302 	umull	r9, r3, r0, r2
 80004aa:	eba4 040c 	sub.w	r4, r4, ip
 80004ae:	429c      	cmp	r4, r3
 80004b0:	46ce      	mov	lr, r9
 80004b2:	469c      	mov	ip, r3
 80004b4:	d351      	bcc.n	800055a <__udivmoddi4+0x28a>
 80004b6:	d04e      	beq.n	8000556 <__udivmoddi4+0x286>
 80004b8:	b155      	cbz	r5, 80004d0 <__udivmoddi4+0x200>
 80004ba:	ebb8 030e 	subs.w	r3, r8, lr
 80004be:	eb64 040c 	sbc.w	r4, r4, ip
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	40cb      	lsrs	r3, r1
 80004c8:	431e      	orrs	r6, r3
 80004ca:	40cc      	lsrs	r4, r1
 80004cc:	e9c5 6400 	strd	r6, r4, [r5]
 80004d0:	2100      	movs	r1, #0
 80004d2:	e750      	b.n	8000376 <__udivmoddi4+0xa6>
 80004d4:	f1c2 0320 	rsb	r3, r2, #32
 80004d8:	fa20 f103 	lsr.w	r1, r0, r3
 80004dc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e0:	fa24 f303 	lsr.w	r3, r4, r3
 80004e4:	4094      	lsls	r4, r2
 80004e6:	430c      	orrs	r4, r1
 80004e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004ec:	fa00 fe02 	lsl.w	lr, r0, r2
 80004f0:	fa1f f78c 	uxth.w	r7, ip
 80004f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004f8:	fb08 3110 	mls	r1, r8, r0, r3
 80004fc:	0c23      	lsrs	r3, r4, #16
 80004fe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000502:	fb00 f107 	mul.w	r1, r0, r7
 8000506:	4299      	cmp	r1, r3
 8000508:	d908      	bls.n	800051c <__udivmoddi4+0x24c>
 800050a:	eb1c 0303 	adds.w	r3, ip, r3
 800050e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000512:	d22c      	bcs.n	800056e <__udivmoddi4+0x29e>
 8000514:	4299      	cmp	r1, r3
 8000516:	d92a      	bls.n	800056e <__udivmoddi4+0x29e>
 8000518:	3802      	subs	r0, #2
 800051a:	4463      	add	r3, ip
 800051c:	1a5b      	subs	r3, r3, r1
 800051e:	b2a4      	uxth	r4, r4
 8000520:	fbb3 f1f8 	udiv	r1, r3, r8
 8000524:	fb08 3311 	mls	r3, r8, r1, r3
 8000528:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800052c:	fb01 f307 	mul.w	r3, r1, r7
 8000530:	42a3      	cmp	r3, r4
 8000532:	d908      	bls.n	8000546 <__udivmoddi4+0x276>
 8000534:	eb1c 0404 	adds.w	r4, ip, r4
 8000538:	f101 36ff 	add.w	r6, r1, #4294967295
 800053c:	d213      	bcs.n	8000566 <__udivmoddi4+0x296>
 800053e:	42a3      	cmp	r3, r4
 8000540:	d911      	bls.n	8000566 <__udivmoddi4+0x296>
 8000542:	3902      	subs	r1, #2
 8000544:	4464      	add	r4, ip
 8000546:	1ae4      	subs	r4, r4, r3
 8000548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800054c:	e739      	b.n	80003c2 <__udivmoddi4+0xf2>
 800054e:	4604      	mov	r4, r0
 8000550:	e6f0      	b.n	8000334 <__udivmoddi4+0x64>
 8000552:	4608      	mov	r0, r1
 8000554:	e706      	b.n	8000364 <__udivmoddi4+0x94>
 8000556:	45c8      	cmp	r8, r9
 8000558:	d2ae      	bcs.n	80004b8 <__udivmoddi4+0x1e8>
 800055a:	ebb9 0e02 	subs.w	lr, r9, r2
 800055e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000562:	3801      	subs	r0, #1
 8000564:	e7a8      	b.n	80004b8 <__udivmoddi4+0x1e8>
 8000566:	4631      	mov	r1, r6
 8000568:	e7ed      	b.n	8000546 <__udivmoddi4+0x276>
 800056a:	4603      	mov	r3, r0
 800056c:	e799      	b.n	80004a2 <__udivmoddi4+0x1d2>
 800056e:	4630      	mov	r0, r6
 8000570:	e7d4      	b.n	800051c <__udivmoddi4+0x24c>
 8000572:	46d6      	mov	lr, sl
 8000574:	e77f      	b.n	8000476 <__udivmoddi4+0x1a6>
 8000576:	4463      	add	r3, ip
 8000578:	3802      	subs	r0, #2
 800057a:	e74d      	b.n	8000418 <__udivmoddi4+0x148>
 800057c:	4606      	mov	r6, r0
 800057e:	4623      	mov	r3, r4
 8000580:	4608      	mov	r0, r1
 8000582:	e70f      	b.n	80003a4 <__udivmoddi4+0xd4>
 8000584:	3e02      	subs	r6, #2
 8000586:	4463      	add	r3, ip
 8000588:	e730      	b.n	80003ec <__udivmoddi4+0x11c>
 800058a:	bf00      	nop

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <fpc_hal_init>:

static uint8_t uart_rx_fifo[DMA_BUF_SIZE];
static dma_event_t dma_uart_rx = { 0, DMA_BUF_SIZE, 0, 0, 0 };

fpc_result_t fpc_hal_init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;

	/* Clear IDLE Flag */
	__HAL_UART_CLEAR_FLAG(&huart6, UART_IT_IDLE);
 8000596:	4b0d      	ldr	r3, [pc, #52]	@ (80005cc <fpc_hal_init+0x3c>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	4a0d      	ldr	r2, [pc, #52]	@ (80005d0 <fpc_hal_init+0x40>)
 800059c:	601a      	str	r2, [r3, #0]
	/* Enable UART IDLE interrupt */
	__HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);
 800059e:	4b0b      	ldr	r3, [pc, #44]	@ (80005cc <fpc_hal_init+0x3c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	68da      	ldr	r2, [r3, #12]
 80005a4:	4b09      	ldr	r3, [pc, #36]	@ (80005cc <fpc_hal_init+0x3c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f042 0210 	orr.w	r2, r2, #16
 80005ac:	60da      	str	r2, [r3, #12]

	/* Start UART RX */
	status = HAL_UART_Receive_DMA(&huart6, uart_rx_fifo, DMA_BUF_SIZE);
 80005ae:	2280      	movs	r2, #128	@ 0x80
 80005b0:	4908      	ldr	r1, [pc, #32]	@ (80005d4 <fpc_hal_init+0x44>)
 80005b2:	4806      	ldr	r0, [pc, #24]	@ (80005cc <fpc_hal_init+0x3c>)
 80005b4:	f003 fcee 	bl	8003f94 <HAL_UART_Receive_DMA>
 80005b8:	4603      	mov	r3, r0
 80005ba:	71fb      	strb	r3, [r7, #7]
	(void)status;

	hal_set_if_config(HAL_IF_CONFIG_UART);
 80005bc:	2001      	movs	r0, #1
 80005be:	f000 ffdb 	bl	8001578 <hal_set_if_config>
    return FPC_RESULT_OK;
 80005c2:	2300      	movs	r3, #0
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	2000020c 	.word	0x2000020c
 80005d0:	efffffef 	.word	0xefffffef
 80005d4:	20000098 	.word	0x20000098

080005d8 <fpc_hal_tx>:

fpc_result_t fpc_hal_tx(uint8_t *data, size_t len, uint32_t timeout, int flush)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
 80005e4:	603b      	str	r3, [r7, #0]
	int rc = uart_host_transmit(data, len, timeout, flush);
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	68b9      	ldr	r1, [r7, #8]
 80005ec:	68f8      	ldr	r0, [r7, #12]
 80005ee:	f000 f90b 	bl	8000808 <uart_host_transmit>
 80005f2:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d101      	bne.n	80005fe <fpc_hal_tx+0x26>
 80005fa:	2300      	movs	r3, #0
 80005fc:	e000      	b.n	8000600 <fpc_hal_tx+0x28>
 80005fe:	230b      	movs	r3, #11
}
 8000600:	4618      	mov	r0, r3
 8000602:	3718      	adds	r7, #24
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}

08000608 <fpc_hal_rx>:

fpc_result_t fpc_hal_rx(uint8_t *data, size_t len, uint32_t timeout)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b086      	sub	sp, #24
 800060c:	af00      	add	r7, sp, #0
 800060e:	60f8      	str	r0, [r7, #12]
 8000610:	60b9      	str	r1, [r7, #8]
 8000612:	607a      	str	r2, [r7, #4]
	int rc = uart_host_receive(data, len, timeout);
 8000614:	687a      	ldr	r2, [r7, #4]
 8000616:	68b9      	ldr	r1, [r7, #8]
 8000618:	68f8      	ldr	r0, [r7, #12]
 800061a:	f000 f96b 	bl	80008f4 <uart_host_receive>
 800061e:	6178      	str	r0, [r7, #20]
	return rc == 0 ? FPC_RESULT_OK : FPC_RESULT_FAILURE;
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d101      	bne.n	800062a <fpc_hal_rx+0x22>
 8000626:	2300      	movs	r3, #0
 8000628:	e000      	b.n	800062c <fpc_hal_rx+0x24>
 800062a:	230b      	movs	r3, #11
}
 800062c:	4618      	mov	r0, r3
 800062e:	3718      	adds	r7, #24
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <fpc_hal_data_available>:

int fpc_hal_data_available(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
	// On v√©rifie le compteur seulement si le DMA est actif
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) != dma_uart_rx.prev_cndtr) {
 8000638:	4b08      	ldr	r3, [pc, #32]	@ (800065c <fpc_hal_data_available+0x28>)
 800063a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	4a07      	ldr	r2, [pc, #28]	@ (8000660 <fpc_hal_data_available+0x2c>)
 8000642:	8852      	ldrh	r2, [r2, #2]
 8000644:	4293      	cmp	r3, r2
 8000646:	d001      	beq.n	800064c <fpc_hal_data_available+0x18>
		return 1;
 8000648:	2301      	movs	r3, #1
 800064a:	e002      	b.n	8000652 <fpc_hal_data_available+0x1e>
	}

	return rx_available ? 1 : 0;
 800064c:	4b05      	ldr	r3, [pc, #20]	@ (8000664 <fpc_hal_data_available+0x30>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	b2db      	uxtb	r3, r3
}
 8000652:	4618      	mov	r0, r3
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr
 800065c:	2000020c 	.word	0x2000020c
 8000660:	20000004 	.word	0x20000004
 8000664:	20000094 	.word	0x20000094

08000668 <fpc_hal_wfi>:

fpc_result_t fpc_hal_wfi(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
    __WFI();
 800066c:	bf30      	wfi
    return FPC_RESULT_OK;
 800066e:	2300      	movs	r3, #0
}
 8000670:	4618      	mov	r0, r3
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
	...

0800067c <log_print>:

void log_print(const char *format, ...)
{
 800067c:	b40f      	push	{r0, r1, r2, r3}
 800067e:	b580      	push	{r7, lr}
 8000680:	b0c2      	sub	sp, #264	@ 0x108
 8000682:	af00      	add	r7, sp, #0
	char buffer[256];
	va_list arglist;

	va_start(arglist, format);
 8000684:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000688:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800068c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000690:	601a      	str	r2, [r3, #0]
	vsnprintf(buffer, sizeof(buffer), format, arglist);
 8000692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000696:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800069a:	f107 0008 	add.w	r0, r7, #8
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80006a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006a8:	f004 ff46 	bl	8005538 <vsniprintf>
	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	4618      	mov	r0, r3
 80006b2:	f7ff fd9d 	bl	80001f0 <strlen>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	f107 0108 	add.w	r1, r7, #8
 80006be:	2364      	movs	r3, #100	@ 0x64
 80006c0:	4805      	ldr	r0, [pc, #20]	@ (80006d8 <log_print+0x5c>)
 80006c2:	f003 fb60 	bl	8003d86 <HAL_UART_Transmit>

	va_end(arglist);
}
 80006c6:	bf00      	nop
 80006c8:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006cc:	46bd      	mov	sp, r7
 80006ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006d2:	b004      	add	sp, #16
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	200001c4 	.word	0x200001c4

080006dc <HAL_UART_RxCpltCallback>:
    va_end(arglist);
}
#endif

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80006dc:	b480      	push	{r7}
 80006de:	b085      	sub	sp, #20
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == huart6.Instance) {
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	681a      	ldr	r2, [r3, #0]
 80006e8:	4b14      	ldr	r3, [pc, #80]	@ (800073c <HAL_UART_RxCpltCallback+0x60>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d120      	bne.n	8000732 <HAL_UART_RxCpltCallback+0x56>
		uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	81fb      	strh	r3, [r7, #14]

		/*
		 * Ignore IDLE Timeout when the received characters exactly filled up the DMA buffer and
		 * DMA Rx Complete Interrupt is generated, but there is no new character during timeout.
		 */
		if (dma_uart_rx.flag && curr_cndtr == DMA_BUF_SIZE) {
 80006fa:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	b2db      	uxtb	r3, r3
 8000700:	2b00      	cmp	r3, #0
 8000702:	d006      	beq.n	8000712 <HAL_UART_RxCpltCallback+0x36>
 8000704:	89fb      	ldrh	r3, [r7, #14]
 8000706:	2b80      	cmp	r3, #128	@ 0x80
 8000708:	d103      	bne.n	8000712 <HAL_UART_RxCpltCallback+0x36>
			dma_uart_rx.flag = 0;
 800070a:	4b0d      	ldr	r3, [pc, #52]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	701a      	strb	r2, [r3, #0]
			return;
 8000710:	e00f      	b.n	8000732 <HAL_UART_RxCpltCallback+0x56>
		}

		if (!dma_uart_rx.flag) {
 8000712:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000714:	781b      	ldrb	r3, [r3, #0]
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b00      	cmp	r3, #0
 800071a:	d104      	bne.n	8000726 <HAL_UART_RxCpltCallback+0x4a>
			dma_uart_rx.rx_complete_count++;
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 800071e:	689b      	ldr	r3, [r3, #8]
 8000720:	3301      	adds	r3, #1
 8000722:	4a07      	ldr	r2, [pc, #28]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000724:	6093      	str	r3, [r2, #8]
		}
		dma_uart_rx.flag = 0;
 8000726:	4b06      	ldr	r3, [pc, #24]	@ (8000740 <HAL_UART_RxCpltCallback+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]

		rx_available = true;
 800072c:	4b05      	ldr	r3, [pc, #20]	@ (8000744 <HAL_UART_RxCpltCallback+0x68>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
	}
}
 8000732:	3714      	adds	r7, #20
 8000734:	46bd      	mov	sp, r7
 8000736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073a:	4770      	bx	lr
 800073c:	2000020c 	.word	0x2000020c
 8000740:	20000004 	.word	0x20000004
 8000744:	20000094 	.word	0x20000094

08000748 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <HAL_UART_RxHalfCpltCallback+0x30>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	429a      	cmp	r2, r3
 800075a:	d107      	bne.n	800076c <HAL_UART_RxHalfCpltCallback+0x24>
        rx_available = true;
 800075c:	4b07      	ldr	r3, [pc, #28]	@ (800077c <HAL_UART_RxHalfCpltCallback+0x34>)
 800075e:	2201      	movs	r2, #1
 8000760:	701a      	strb	r2, [r3, #0]
        dma_uart_rx.rx_half_count++;
 8000762:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <HAL_UART_RxHalfCpltCallback+0x38>)
 8000764:	68db      	ldr	r3, [r3, #12]
 8000766:	3301      	adds	r3, #1
 8000768:	4a05      	ldr	r2, [pc, #20]	@ (8000780 <HAL_UART_RxHalfCpltCallback+0x38>)
 800076a:	60d3      	str	r3, [r2, #12]
    }
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr
 8000778:	2000020c 	.word	0x2000020c
 800077c:	20000094 	.word	0x20000094
 8000780:	20000004 	.word	0x20000004

08000784 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_UART_TxCpltCallback+0x28>)
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	429a      	cmp	r2, r3
 8000796:	d102      	bne.n	800079e <HAL_UART_TxCpltCallback+0x1a>
        tx_done = true;
 8000798:	4b05      	ldr	r3, [pc, #20]	@ (80007b0 <HAL_UART_TxCpltCallback+0x2c>)
 800079a:	2201      	movs	r2, #1
 800079c:	701a      	strb	r2, [r3, #0]
    }
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	2000020c 	.word	0x2000020c
 80007b0:	20000090 	.word	0x20000090

080007b4 <HAL_UART_TxHalfCpltCallback>:

void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	4b06      	ldr	r3, [pc, #24]	@ (80007dc <HAL_UART_TxHalfCpltCallback+0x28>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	429a      	cmp	r2, r3
 80007c6:	d102      	bne.n	80007ce <HAL_UART_TxHalfCpltCallback+0x1a>
        tx_half = true;
 80007c8:	4b05      	ldr	r3, [pc, #20]	@ (80007e0 <HAL_UART_TxHalfCpltCallback+0x2c>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	701a      	strb	r2, [r3, #0]
    }
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	2000020c 	.word	0x2000020c
 80007e0:	20000091 	.word	0x20000091

080007e4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart6.Instance) {
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <HAL_UART_ErrorCallback+0x20>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d101      	bne.n	80007fc <HAL_UART_ErrorCallback+0x18>
        //uart_error = true;
        uart_host_rx_data_clear();
 80007f8:	f000 f940 	bl	8000a7c <uart_host_rx_data_clear>
    }
}
 80007fc:	bf00      	nop
 80007fe:	3708      	adds	r7, #8
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	2000020c 	.word	0x2000020c

08000808 <uart_host_transmit>:

int uart_host_transmit(uint8_t *data, size_t size, uint32_t timeout, int flush)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	60f8      	str	r0, [r7, #12]
 8000810:	60b9      	str	r1, [r7, #8]
 8000812:	607a      	str	r2, [r7, #4]
 8000814:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef status = HAL_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	75fb      	strb	r3, [r7, #23]
    uint32_t tickstart = HAL_GetTick();
 800081a:	f001 fe2f 	bl	800247c <HAL_GetTick>
 800081e:	6138      	str	r0, [r7, #16]

    tx_half = false;
 8000820:	4b2f      	ldr	r3, [pc, #188]	@ (80008e0 <uart_host_transmit+0xd8>)
 8000822:	2200      	movs	r2, #0
 8000824:	701a      	strb	r2, [r3, #0]
    tx_done = false;
 8000826:	4b2f      	ldr	r3, [pc, #188]	@ (80008e4 <uart_host_transmit+0xdc>)
 8000828:	2200      	movs	r2, #0
 800082a:	701a      	strb	r2, [r3, #0]
    uart_error = false;
 800082c:	4b2e      	ldr	r3, [pc, #184]	@ (80008e8 <uart_host_transmit+0xe0>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000838:	482c      	ldr	r0, [pc, #176]	@ (80008ec <uart_host_transmit+0xe4>)
 800083a:	f002 fd27 	bl	800328c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000844:	4829      	ldr	r0, [pc, #164]	@ (80008ec <uart_host_transmit+0xe4>)
 8000846:	f002 fd21 	bl	800328c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800084a:	2005      	movs	r0, #5
 800084c:	f001 fe22 	bl	8002494 <HAL_Delay>

    status = HAL_UART_Transmit_DMA(&huart6, data, (uint16_t)size);
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	b29b      	uxth	r3, r3
 8000854:	461a      	mov	r2, r3
 8000856:	68f9      	ldr	r1, [r7, #12]
 8000858:	4825      	ldr	r0, [pc, #148]	@ (80008f0 <uart_host_transmit+0xe8>)
 800085a:	f003 fb1f 	bl	8003e9c <HAL_UART_Transmit_DMA>
 800085e:	4603      	mov	r3, r0
 8000860:	75fb      	strb	r3, [r7, #23]

    if (status != HAL_OK) {
 8000862:	7dfb      	ldrb	r3, [r7, #23]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d12e      	bne.n	80008c6 <uart_host_transmit+0xbe>
        goto exit;
    }

    while (!tx_done) {
 8000868:	e025      	b.n	80008b6 <uart_host_transmit+0xae>
        __WFI();
 800086a:	bf30      	wfi

        if (uart_error) {
 800086c:	4b1e      	ldr	r3, [pc, #120]	@ (80008e8 <uart_host_transmit+0xe0>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	b2db      	uxtb	r3, r3
 8000872:	2b00      	cmp	r3, #0
 8000874:	d002      	beq.n	800087c <uart_host_transmit+0x74>
            status = HAL_ERROR;
 8000876:	2301      	movs	r3, #1
 8000878:	75fb      	strb	r3, [r7, #23]
            goto exit;
 800087a:	e025      	b.n	80008c8 <uart_host_transmit+0xc0>
        }

        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	2b00      	cmp	r3, #0
 8000880:	d019      	beq.n	80008b6 <uart_host_transmit+0xae>
 8000882:	f001 fdfb 	bl	800247c <HAL_GetTick>
 8000886:	4602      	mov	r2, r0
 8000888:	693b      	ldr	r3, [r7, #16]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	429a      	cmp	r2, r3
 8000890:	d211      	bcs.n	80008b6 <uart_host_transmit+0xae>
            if (tx_half) {
 8000892:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <uart_host_transmit+0xd8>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	2b00      	cmp	r3, #0
 800089a:	d006      	beq.n	80008aa <uart_host_transmit+0xa2>
                tickstart = HAL_GetTick();
 800089c:	f001 fdee 	bl	800247c <HAL_GetTick>
 80008a0:	6138      	str	r0, [r7, #16]
                tx_half = false;
 80008a2:	4b0f      	ldr	r3, [pc, #60]	@ (80008e0 <uart_host_transmit+0xd8>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	701a      	strb	r2, [r3, #0]
 80008a8:	e005      	b.n	80008b6 <uart_host_transmit+0xae>
            } else {
                HAL_UART_DMAStop(&huart6);
 80008aa:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <uart_host_transmit+0xe8>)
 80008ac:	f003 fb97 	bl	8003fde <HAL_UART_DMAStop>
                status = HAL_TIMEOUT;
 80008b0:	2303      	movs	r3, #3
 80008b2:	75fb      	strb	r3, [r7, #23]
                goto exit;
 80008b4:	e008      	b.n	80008c8 <uart_host_transmit+0xc0>
    while (!tx_done) {
 80008b6:	4b0b      	ldr	r3, [pc, #44]	@ (80008e4 <uart_host_transmit+0xdc>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	f083 0301 	eor.w	r3, r3, #1
 80008be:	b2db      	uxtb	r3, r3
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d1d2      	bne.n	800086a <uart_host_transmit+0x62>
            }
        }
    }

exit:
 80008c4:	e000      	b.n	80008c8 <uart_host_transmit+0xc0>
        goto exit;
 80008c6:	bf00      	nop
    return (status == HAL_OK) ? 0 : -1;
 80008c8:	7dfb      	ldrb	r3, [r7, #23]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	d101      	bne.n	80008d2 <uart_host_transmit+0xca>
 80008ce:	2300      	movs	r3, #0
 80008d0:	e001      	b.n	80008d6 <uart_host_transmit+0xce>
 80008d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	20000091 	.word	0x20000091
 80008e4:	20000090 	.word	0x20000090
 80008e8:	20000092 	.word	0x20000092
 80008ec:	40020c00 	.word	0x40020c00
 80008f0:	2000020c 	.word	0x2000020c

080008f4 <uart_host_receive>:

int uart_host_receive(uint8_t *data, size_t size, uint32_t timeout)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b08a      	sub	sp, #40	@ 0x28
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	60f8      	str	r0, [r7, #12]
 80008fc:	60b9      	str	r1, [r7, #8]
 80008fe:	607a      	str	r2, [r7, #4]
    int rc = 0;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	@ 0x24
    //HAL_StatuypeDef status = HAL_OK;
    uint32_t tickstart = HAL_GetTick();
 8000904:	f001 fdba 	bl	800247c <HAL_GetTick>
 8000908:	61f8      	str	r0, [r7, #28]

    error = false;
 800090a:	4b57      	ldr	r3, [pc, #348]	@ (8000a68 <uart_host_receive+0x174>)
 800090c:	2200      	movs	r2, #0
 800090e:	701a      	strb	r2, [r3, #0]

    /* If no size return OK */
    if (!size) {
 8000910:	68bb      	ldr	r3, [r7, #8]
 8000912:	2b00      	cmp	r3, #0
 8000914:	f000 8095 	beq.w	8000a42 <uart_host_receive+0x14e>
        goto exit;
    }

    if (huart6.RxState != HAL_UART_STATE_BUSY_RX) {
 8000918:	4b54      	ldr	r3, [pc, #336]	@ (8000a6c <uart_host_receive+0x178>)
 800091a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
        // Assert here
    }

    if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 800091e:	4b53      	ldr	r3, [pc, #332]	@ (8000a6c <uart_host_receive+0x178>)
 8000920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	685b      	ldr	r3, [r3, #4]
 8000926:	4a52      	ldr	r2, [pc, #328]	@ (8000a70 <uart_host_receive+0x17c>)
 8000928:	8852      	ldrh	r2, [r2, #2]
 800092a:	4293      	cmp	r3, r2
 800092c:	f040 8084 	bne.w	8000a38 <uart_host_receive+0x144>
        __WFI();
 8000930:	bf30      	wfi
    }

    /* Check and read from RX FIFO */
    while (size) {
 8000932:	e081      	b.n	8000a38 <uart_host_receive+0x144>
        uint16_t curr_cndtr = __HAL_DMA_GET_COUNTER(huart6.hdmarx);
 8000934:	4b4d      	ldr	r3, [pc, #308]	@ (8000a6c <uart_host_receive+0x178>)
 8000936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	837b      	strh	r3, [r7, #26]

        if (curr_cndtr != dma_uart_rx.prev_cndtr) {
 800093e:	4b4c      	ldr	r3, [pc, #304]	@ (8000a70 <uart_host_receive+0x17c>)
 8000940:	885b      	ldrh	r3, [r3, #2]
 8000942:	8b7a      	ldrh	r2, [r7, #26]
 8000944:	429a      	cmp	r2, r3
 8000946:	d05e      	beq.n	8000a06 <uart_host_receive+0x112>
            uint32_t cur_pos = DMA_BUF_SIZE - curr_cndtr;
 8000948:	8b7b      	ldrh	r3, [r7, #26]
 800094a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800094e:	617b      	str	r3, [r7, #20]
            uint32_t prev_pos;
            uint32_t length;

            /* Determine start position in DMA buffer based on previous CNDTR value */
            prev_pos = DMA_BUF_SIZE - dma_uart_rx.prev_cndtr;
 8000950:	4b47      	ldr	r3, [pc, #284]	@ (8000a70 <uart_host_receive+0x17c>)
 8000952:	885b      	ldrh	r3, [r3, #2]
 8000954:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000958:	613b      	str	r3, [r7, #16]
            if (prev_pos < cur_pos) {
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	429a      	cmp	r2, r3
 8000960:	d208      	bcs.n	8000974 <uart_host_receive+0x80>
                length = MIN(cur_pos - prev_pos, size);
 8000962:	697a      	ldr	r2, [r7, #20]
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	1ad3      	subs	r3, r2, r3
 8000968:	68ba      	ldr	r2, [r7, #8]
 800096a:	4293      	cmp	r3, r2
 800096c:	bf28      	it	cs
 800096e:	4613      	movcs	r3, r2
 8000970:	623b      	str	r3, [r7, #32]
 8000972:	e007      	b.n	8000984 <uart_host_receive+0x90>
            } else {
                /* Copy until end of buffer first */
                length = MIN(DMA_BUF_SIZE - prev_pos, size);
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800097a:	68ba      	ldr	r2, [r7, #8]
 800097c:	4293      	cmp	r3, r2
 800097e:	bf28      	it	cs
 8000980:	4613      	movcs	r3, r2
 8000982:	623b      	str	r3, [r7, #32]
            }
            memcpy(data, &uart_rx_fifo[prev_pos], length);
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	4a3b      	ldr	r2, [pc, #236]	@ (8000a74 <uart_host_receive+0x180>)
 8000988:	4413      	add	r3, r2
 800098a:	6a3a      	ldr	r2, [r7, #32]
 800098c:	4619      	mov	r1, r3
 800098e:	68f8      	ldr	r0, [r7, #12]
 8000990:	f004 fe24 	bl	80055dc <memcpy>
            data += length;
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	6a3b      	ldr	r3, [r7, #32]
 8000998:	4413      	add	r3, r2
 800099a:	60fb      	str	r3, [r7, #12]
            size -= length;
 800099c:	68ba      	ldr	r2, [r7, #8]
 800099e:	6a3b      	ldr	r3, [r7, #32]
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	60bb      	str	r3, [r7, #8]
            dma_uart_rx.prev_cndtr -= length;
 80009a4:	4b32      	ldr	r3, [pc, #200]	@ (8000a70 <uart_host_receive+0x17c>)
 80009a6:	885a      	ldrh	r2, [r3, #2]
 80009a8:	6a3b      	ldr	r3, [r7, #32]
 80009aa:	b29b      	uxth	r3, r3
 80009ac:	1ad3      	subs	r3, r2, r3
 80009ae:	b29a      	uxth	r2, r3
 80009b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000a70 <uart_host_receive+0x17c>)
 80009b2:	805a      	strh	r2, [r3, #2]
            if (dma_uart_rx.prev_cndtr == 0) {
 80009b4:	4b2e      	ldr	r3, [pc, #184]	@ (8000a70 <uart_host_receive+0x17c>)
 80009b6:	885b      	ldrh	r3, [r3, #2]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d102      	bne.n	80009c2 <uart_host_receive+0xce>
                dma_uart_rx.prev_cndtr = DMA_BUF_SIZE;
 80009bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000a70 <uart_host_receive+0x17c>)
 80009be:	2280      	movs	r2, #128	@ 0x80
 80009c0:	805a      	strh	r2, [r3, #2]
            }
            if (prev_pos > cur_pos) {
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d91a      	bls.n	8000a00 <uart_host_receive+0x10c>
                /* Copy from start of buffer */
                length = MIN(cur_pos, size);
 80009ca:	68ba      	ldr	r2, [r7, #8]
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	4293      	cmp	r3, r2
 80009d0:	bf28      	it	cs
 80009d2:	4613      	movcs	r3, r2
 80009d4:	623b      	str	r3, [r7, #32]
                memcpy(data, uart_rx_fifo, length);
 80009d6:	6a3a      	ldr	r2, [r7, #32]
 80009d8:	4926      	ldr	r1, [pc, #152]	@ (8000a74 <uart_host_receive+0x180>)
 80009da:	68f8      	ldr	r0, [r7, #12]
 80009dc:	f004 fdfe 	bl	80055dc <memcpy>
                data += length;
 80009e0:	68fa      	ldr	r2, [r7, #12]
 80009e2:	6a3b      	ldr	r3, [r7, #32]
 80009e4:	4413      	add	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
                size -= length;
 80009e8:	68ba      	ldr	r2, [r7, #8]
 80009ea:	6a3b      	ldr	r3, [r7, #32]
 80009ec:	1ad3      	subs	r3, r2, r3
 80009ee:	60bb      	str	r3, [r7, #8]
                dma_uart_rx.prev_cndtr -= length;
 80009f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a70 <uart_host_receive+0x17c>)
 80009f2:	885a      	ldrh	r2, [r3, #2]
 80009f4:	6a3b      	ldr	r3, [r7, #32]
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a70 <uart_host_receive+0x17c>)
 80009fe:	805a      	strh	r2, [r3, #2]
            }
            if (!size) {
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d01f      	beq.n	8000a46 <uart_host_receive+0x152>
                goto exit;
            }
        }

        __WFI();
 8000a06:	bf30      	wfi
        if (error) {
 8000a08:	4b17      	ldr	r3, [pc, #92]	@ (8000a68 <uart_host_receive+0x174>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d003      	beq.n	8000a1a <uart_host_receive+0x126>
            rc = -1;
 8000a12:	f04f 33ff 	mov.w	r3, #4294967295
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 8000a18:	e016      	b.n	8000a48 <uart_host_receive+0x154>
        }
        if (timeout != 0 && (HAL_GetTick() - tickstart > timeout)) {
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d00b      	beq.n	8000a38 <uart_host_receive+0x144>
 8000a20:	f001 fd2c 	bl	800247c <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d203      	bcs.n	8000a38 <uart_host_receive+0x144>
            rc = -1;
 8000a30:	f04f 33ff 	mov.w	r3, #4294967295
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
            goto exit;
 8000a36:	e007      	b.n	8000a48 <uart_host_receive+0x154>
    while (size) {
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	f47f af7a 	bne.w	8000934 <uart_host_receive+0x40>
        }
    }

exit:
 8000a40:	e002      	b.n	8000a48 <uart_host_receive+0x154>
        goto exit;
 8000a42:	bf00      	nop
 8000a44:	e000      	b.n	8000a48 <uart_host_receive+0x154>
                goto exit;
 8000a46:	bf00      	nop
	if (__HAL_DMA_GET_COUNTER(huart6.hdmarx) == dma_uart_rx.prev_cndtr) {
 8000a48:	4b08      	ldr	r3, [pc, #32]	@ (8000a6c <uart_host_receive+0x178>)
 8000a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	685b      	ldr	r3, [r3, #4]
 8000a50:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <uart_host_receive+0x17c>)
 8000a52:	8852      	ldrh	r2, [r2, #2]
 8000a54:	4293      	cmp	r3, r2
 8000a56:	d102      	bne.n	8000a5e <uart_host_receive+0x16a>
		rx_available = false;
 8000a58:	4b07      	ldr	r3, [pc, #28]	@ (8000a78 <uart_host_receive+0x184>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
    }
    return rc;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	20000093 	.word	0x20000093
 8000a6c:	2000020c 	.word	0x2000020c
 8000a70:	20000004 	.word	0x20000004
 8000a74:	20000098 	.word	0x20000098
 8000a78:	20000094 	.word	0x20000094

08000a7c <uart_host_rx_data_clear>:

void uart_host_rx_data_clear()
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
	uint8_t temp;
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a82:	e003      	b.n	8000a8c <uart_host_rx_data_clear+0x10>
		temp = (uint8_t)(huart6.Instance->DR & 0x00FF);
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <uart_host_rx_data_clear+0x2c>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	685b      	ldr	r3, [r3, #4]
 8000a8a:	71fb      	strb	r3, [r7, #7]
	while (__HAL_UART_GET_FLAG(&huart6, UART_FLAG_RXNE)) {
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <uart_host_rx_data_clear+0x2c>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f003 0320 	and.w	r3, r3, #32
 8000a96:	2b20      	cmp	r3, #32
 8000a98:	d0f4      	beq.n	8000a84 <uart_host_rx_data_clear+0x8>
		(void)temp; // Annule le warning "set but not used"
	}
}
 8000a9a:	bf00      	nop
 8000a9c:	bf00      	nop
 8000a9e:	370c      	adds	r7, #12
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	2000020c 	.word	0x2000020c

08000aac <host_uart_irq_handler>:

void host_uart_irq_handler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
    /* UART IDLE Interrupt */
	if((__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE) != RESET) && (__HAL_UART_GET_IT_SOURCE(&huart6, UART_IT_IDLE) != RESET))
 8000ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	2b10      	cmp	r3, #16
 8000abe:	d12d      	bne.n	8000b1c <host_uart_irq_handler+0x70>
 8000ac0:	4b18      	ldr	r3, [pc, #96]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	68db      	ldr	r3, [r3, #12]
 8000ac6:	f003 0310 	and.w	r3, r3, #16
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d026      	beq.n	8000b1c <host_uart_irq_handler+0x70>
	{
		__HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8000ace:	2300      	movs	r3, #0
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b12      	ldr	r3, [pc, #72]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]

        if (ignore_first_idle_irq) {
 8000ae4:	4b10      	ldr	r3, [pc, #64]	@ (8000b28 <host_uart_irq_handler+0x7c>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d003      	beq.n	8000af4 <host_uart_irq_handler+0x48>
            ignore_first_idle_irq = false;
 8000aec:	4b0e      	ldr	r3, [pc, #56]	@ (8000b28 <host_uart_irq_handler+0x7c>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	701a      	strb	r2, [r3, #0]
            {
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
            }
        }
    }
}
 8000af2:	e013      	b.n	8000b1c <host_uart_irq_handler+0x70>
            dma_uart_rx.flag = 1;
 8000af4:	4b0d      	ldr	r3, [pc, #52]	@ (8000b2c <host_uart_irq_handler+0x80>)
 8000af6:	2201      	movs	r2, #1
 8000af8:	701a      	strb	r2, [r3, #0]
            dma_uart_rx.idle_irq_count++;
 8000afa:	4b0c      	ldr	r3, [pc, #48]	@ (8000b2c <host_uart_irq_handler+0x80>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	3301      	adds	r3, #1
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <host_uart_irq_handler+0x80>)
 8000b02:	6053      	str	r3, [r2, #4]
            if(huart6.hdmarx->XferCpltCallback != NULL)
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000b06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d006      	beq.n	8000b1c <host_uart_irq_handler+0x70>
            	huart6.hdmarx->XferCpltCallback(huart6.hdmarx);
 8000b0e:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000b10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b14:	4a03      	ldr	r2, [pc, #12]	@ (8000b24 <host_uart_irq_handler+0x78>)
 8000b16:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000b18:	4610      	mov	r0, r2
 8000b1a:	4798      	blx	r3
}
 8000b1c:	bf00      	nop
 8000b1e:	3708      	adds	r7, #8
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}
 8000b24:	2000020c 	.word	0x2000020c
 8000b28:	20000000 	.word	0x20000000
 8000b2c:	20000004 	.word	0x20000004

08000b30 <get_enroll_feedback_str_>:
    }
    return "Evt.Unknown";
}

char *get_enroll_feedback_str_(uint8_t feedback)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4603      	mov	r3, r0
 8000b38:	71fb      	strb	r3, [r7, #7]
    switch (feedback) {
 8000b3a:	79fb      	ldrb	r3, [r7, #7]
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	2b06      	cmp	r3, #6
 8000b40:	d81e      	bhi.n	8000b80 <get_enroll_feedback_str_+0x50>
 8000b42:	a201      	add	r2, pc, #4	@ (adr r2, 8000b48 <get_enroll_feedback_str_+0x18>)
 8000b44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b48:	08000b65 	.word	0x08000b65
 8000b4c:	08000b69 	.word	0x08000b69
 8000b50:	08000b6d 	.word	0x08000b6d
 8000b54:	08000b71 	.word	0x08000b71
 8000b58:	08000b75 	.word	0x08000b75
 8000b5c:	08000b79 	.word	0x08000b79
 8000b60:	08000b7d 	.word	0x08000b7d
    case ENROLL_FEEDBACK_DONE: return "Done";
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <get_enroll_feedback_str_+0x60>)
 8000b66:	e00d      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS: return "Progress";
 8000b68:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <get_enroll_feedback_str_+0x64>)
 8000b6a:	e00b      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_QUALITY: return "Reject.LowQuality";
 8000b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <get_enroll_feedback_str_+0x68>)
 8000b6e:	e009      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_COVERAGE: return "Reject.LowCoverage";
 8000b70:	4b0a      	ldr	r3, [pc, #40]	@ (8000b9c <get_enroll_feedback_str_+0x6c>)
 8000b72:	e007      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_LOW_MOBILITY: return "Reject.LowMobility";
 8000b74:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba0 <get_enroll_feedback_str_+0x70>)
 8000b76:	e005      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_REJECT_OTHER: return "Reject.Other";
 8000b78:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba4 <get_enroll_feedback_str_+0x74>)
 8000b7a:	e003      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    case ENROLL_FEEDBACK_PROGRESS_IMMOBILE: return "Progress.Immobile";
 8000b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <get_enroll_feedback_str_+0x78>)
 8000b7e:	e001      	b.n	8000b84 <get_enroll_feedback_str_+0x54>
    default:
        break;
 8000b80:	bf00      	nop
    }
    return "Unknown";
 8000b82:	4b0a      	ldr	r3, [pc, #40]	@ (8000bac <get_enroll_feedback_str_+0x7c>)
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr
 8000b90:	08005db0 	.word	0x08005db0
 8000b94:	08005db8 	.word	0x08005db8
 8000b98:	08005dc4 	.word	0x08005dc4
 8000b9c:	08005dd8 	.word	0x08005dd8
 8000ba0:	08005dec 	.word	0x08005dec
 8000ba4:	08005e00 	.word	0x08005e00
 8000ba8:	08005e10 	.word	0x08005e10
 8000bac:	08005e24 	.word	0x08005e24

08000bb0 <fpc_send_request>:
 * @param cmd Command Header with payload.
 *
 * @return Result Code
 */
static fpc_result_t fpc_send_request(fpc_cmd_hdr_t *cmd, size_t size)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	82fb      	strh	r3, [r7, #22]
    fpc_frame_hdr_t frame = {0};
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]

    if (!cmd) {
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d101      	bne.n	8000bd2 <fpc_send_request+0x22>
        fpc_sample_logf("Invalid command");
        result = FPC_RESULT_INVALID_PARAM;
 8000bce:	230c      	movs	r3, #12
 8000bd0:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000bd2:	8afb      	ldrh	r3, [r7, #22]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d112      	bne.n	8000bfe <fpc_send_request+0x4e>
        frame.version = FPC_FRAME_PROTOCOL_VERSION;
 8000bd8:	2304      	movs	r3, #4
 8000bda:	81bb      	strh	r3, [r7, #12]
        frame.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000bdc:	2311      	movs	r3, #17
 8000bde:	81fb      	strh	r3, [r7, #14]
        frame.flags = FPC_FRAME_FLAG_SENDER_HOST;
 8000be0:	2310      	movs	r3, #16
 8000be2:	823b      	strh	r3, [r7, #16]
        frame.payload_size = (uint16_t)size;
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	b29b      	uxth	r3, r3
 8000be8:	827b      	strh	r3, [r7, #18]

        /* Send frame header. */
        result = fpc_hal_tx((uint8_t*)&frame, sizeof(fpc_frame_hdr_t), TIMEOUT, 0);
 8000bea:	f107 000c 	add.w	r0, r7, #12
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000bf4:	2108      	movs	r1, #8
 8000bf6:	f7ff fcef 	bl	80005d8 <fpc_hal_tx>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000bfe:	8afb      	ldrh	r3, [r7, #22]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d108      	bne.n	8000c16 <fpc_send_request+0x66>
        /* Send payload. */
        result = fpc_hal_tx((uint8_t*)cmd, size, TIMEOUT, 1);
 8000c04:	2301      	movs	r3, #1
 8000c06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c0a:	6839      	ldr	r1, [r7, #0]
 8000c0c:	6878      	ldr	r0, [r7, #4]
 8000c0e:	f7ff fce3 	bl	80005d8 <fpc_hal_tx>
 8000c12:	4603      	mov	r3, r0
 8000c14:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000c16:	8afb      	ldrh	r3, [r7, #22]
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3718      	adds	r7, #24
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <fpc_cmd_version_request>:
    return result;
}


fpc_result_t fpc_cmd_version_request(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000c26:	2300      	movs	r3, #0
 8000c28:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Version Command Request has no payload */
    cmd.cmd_id = CMD_VERSION;
 8000c2a:	2341      	movs	r3, #65	@ 0x41
 8000c2c:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000c2e:	2311      	movs	r3, #17
 8000c30:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_VERSION\r\n");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000c32:	463b      	mov	r3, r7
 8000c34:	2104      	movs	r1, #4
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff ffba 	bl	8000bb0 <fpc_send_request>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	80fb      	strh	r3, [r7, #6]

    return result;
 8000c40:	88fb      	ldrh	r3, [r7, #6]
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <fpc_cmd_enroll_request>:


fpc_result_t fpc_cmd_enroll_request(fpc_id_type_t *id)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b086      	sub	sp, #24
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000c52:	2300      	movs	r3, #0
 8000c54:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_enroll_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_GENERATE_NEW) {
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d007      	beq.n	8000c72 <fpc_cmd_enroll_request+0x28>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	881b      	ldrh	r3, [r3, #0]
 8000c66:	f244 0245 	movw	r2, #16453	@ 0x4045
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d001      	beq.n	8000c72 <fpc_cmd_enroll_request+0x28>
        fpc_sample_logf("Enroll Request: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000c6e:	230c      	movs	r3, #12
 8000c70:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000c72:	8afb      	ldrh	r3, [r7, #22]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d111      	bne.n	8000c9c <fpc_cmd_enroll_request+0x52>
        cmd_req.cmd.cmd_id = CMD_ENROLL;
 8000c78:	2354      	movs	r3, #84	@ 0x54
 8000c7a:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000c7c:	2311      	movs	r3, #17
 8000c7e:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	881b      	ldrh	r3, [r3, #0]
 8000c84:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	885b      	ldrh	r3, [r3, #2]
 8000c8a:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf("\n>>> CMD_ENROLL (id.type=%s, id=%d)\r\n",
            get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_enroll_request_t));
 8000c8c:	f107 030c 	add.w	r3, r7, #12
 8000c90:	2108      	movs	r1, #8
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff8c 	bl	8000bb0 <fpc_send_request>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000c9c:	8afb      	ldrh	r3, [r7, #22]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3718      	adds	r7, #24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <fpc_cmd_identify_request>:


fpc_result_t fpc_cmd_identify_request(fpc_id_type_t *id, uint16_t tag)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b086      	sub	sp, #24
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
 8000cae:	460b      	mov	r3, r1
 8000cb0:	807b      	strh	r3, [r7, #2]
    fpc_result_t result = FPC_RESULT_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_identify_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	881b      	ldrh	r3, [r3, #0]
 8000cba:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d007      	beq.n	8000cd2 <fpc_cmd_identify_request+0x2c>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	881b      	ldrh	r3, [r3, #0]
 8000cc6:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	d001      	beq.n	8000cd2 <fpc_cmd_identify_request+0x2c>
        fpc_sample_logf("Identify: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000cce:	230c      	movs	r3, #12
 8000cd0:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000cd2:	8afb      	ldrh	r3, [r7, #22]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d113      	bne.n	8000d00 <fpc_cmd_identify_request+0x5a>
        cmd_req.cmd.cmd_id = CMD_IDENTIFY;
 8000cd8:	2355      	movs	r3, #85	@ 0x55
 8000cda:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000cdc:	2311      	movs	r3, #17
 8000cde:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	881b      	ldrh	r3, [r3, #0]
 8000ce4:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	885b      	ldrh	r3, [r3, #2]
 8000cea:	827b      	strh	r3, [r7, #18]
        cmd_req.tag = tag;
 8000cec:	887b      	ldrh	r3, [r7, #2]
 8000cee:	82bb      	strh	r3, [r7, #20]

        fpc_sample_logf("\n>>> CMD_IDENTIFY (tag=%d, id.type=%s, id=%d)",
            tag, get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_identify_request_t));
 8000cf0:	f107 030c 	add.w	r3, r7, #12
 8000cf4:	210a      	movs	r1, #10
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff5a 	bl	8000bb0 <fpc_send_request>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000d00:	8afb      	ldrh	r3, [r7, #22]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3718      	adds	r7, #24
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}

08000d0a <fpc_cmd_abort>:


fpc_result_t fpc_cmd_abort(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	b082      	sub	sp, #8
 8000d0e:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000d10:	2300      	movs	r3, #0
 8000d12:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* Abort Command Request has no payload */
    cmd.cmd_id = CMD_ABORT;
 8000d14:	2352      	movs	r3, #82	@ 0x52
 8000d16:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d18:	2311      	movs	r3, #17
 8000d1a:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_ABORT");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	2104      	movs	r1, #4
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff ff45 	bl	8000bb0 <fpc_send_request>
 8000d26:	4603      	mov	r3, r0
 8000d28:	80fb      	strh	r3, [r7, #6]

    return result;
 8000d2a:	88fb      	ldrh	r3, [r7, #6]
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <fpc_cmd_list_templates_request>:


fpc_result_t fpc_cmd_list_templates_request(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
    fpc_result_t result = FPC_RESULT_OK;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	80fb      	strh	r3, [r7, #6]
    fpc_cmd_hdr_t cmd;

    /* List Template Command Request has no payload */
    cmd.cmd_id = CMD_LIST_TEMPLATES;
 8000d3e:	2360      	movs	r3, #96	@ 0x60
 8000d40:	803b      	strh	r3, [r7, #0]
    cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d42:	2311      	movs	r3, #17
 8000d44:	807b      	strh	r3, [r7, #2]

    fpc_sample_logf("\n>>> CMD_LIST_TEMPLATES\r\n");
    result = fpc_send_request(&cmd, sizeof(fpc_cmd_hdr_t));
 8000d46:	463b      	mov	r3, r7
 8000d48:	2104      	movs	r1, #4
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f7ff ff30 	bl	8000bb0 <fpc_send_request>
 8000d50:	4603      	mov	r3, r0
 8000d52:	80fb      	strh	r3, [r7, #6]

    return result;
 8000d54:	88fb      	ldrh	r3, [r7, #6]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3708      	adds	r7, #8
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}

08000d5e <fpc_cmd_delete_template_request>:


fpc_result_t fpc_cmd_delete_template_request(fpc_id_type_t *id)
{
 8000d5e:	b580      	push	{r7, lr}
 8000d60:	b086      	sub	sp, #24
 8000d62:	af00      	add	r7, sp, #0
 8000d64:	6078      	str	r0, [r7, #4]
    fpc_result_t result = FPC_RESULT_OK;
 8000d66:	2300      	movs	r3, #0
 8000d68:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_delete_request_t cmd_req;

    if (id->type != ID_TYPE_SPECIFIED && id->type != ID_TYPE_ALL) {
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	881b      	ldrh	r3, [r3, #0]
 8000d6e:	f243 0234 	movw	r2, #12340	@ 0x3034
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d007      	beq.n	8000d86 <fpc_cmd_delete_template_request+0x28>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	f242 0223 	movw	r2, #8227	@ 0x2023
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d001      	beq.n	8000d86 <fpc_cmd_delete_template_request+0x28>
        fpc_sample_logf("Delete Tpl: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000d82:	230c      	movs	r3, #12
 8000d84:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000d86:	8afb      	ldrh	r3, [r7, #22]
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d111      	bne.n	8000db0 <fpc_cmd_delete_template_request+0x52>
        cmd_req.cmd.cmd_id = CMD_DELETE_TEMPLATE;
 8000d8c:	2361      	movs	r3, #97	@ 0x61
 8000d8e:	81bb      	strh	r3, [r7, #12]
        cmd_req.cmd.type = FPC_FRAME_TYPE_CMD_REQUEST;
 8000d90:	2311      	movs	r3, #17
 8000d92:	81fb      	strh	r3, [r7, #14]

        cmd_req.tpl_id.type = id->type;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	881b      	ldrh	r3, [r3, #0]
 8000d98:	823b      	strh	r3, [r7, #16]
        cmd_req.tpl_id.id = id->id;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	885b      	ldrh	r3, [r3, #2]
 8000d9e:	827b      	strh	r3, [r7, #18]

        fpc_sample_logf("\n>>> CMD_DELETE_TEMPLATE (id.type=%s, id=%d)\r\n",
            get_id_type_str_(id->type), id->id);

        result = fpc_send_request(&cmd_req.cmd, sizeof(fpc_cmd_template_delete_request_t));
 8000da0:	f107 030c 	add.w	r3, r7, #12
 8000da4:	2108      	movs	r1, #8
 8000da6:	4618      	mov	r0, r3
 8000da8:	f7ff ff02 	bl	8000bb0 <fpc_send_request>
 8000dac:	4603      	mov	r3, r0
 8000dae:	82fb      	strh	r3, [r7, #22]
    }

    return result;
 8000db0:	8afb      	ldrh	r3, [r7, #22]
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3718      	adds	r7, #24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <parse_cmd_status>:


/* Command Responses / Events */

static fpc_result_t parse_cmd_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b084      	sub	sp, #16
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_status_response_t *status;

    status = (fpc_cmd_status_response_t*)cmd_hdr;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d101      	bne.n	8000dd8 <parse_cmd_status+0x1c>
        fpc_sample_logf("CMD_STATUS: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000dd4:	230c      	movs	r3, #12
 8000dd6:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000dd8:	89fb      	ldrh	r3, [r7, #14]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d104      	bne.n	8000de8 <parse_cmd_status+0x2c>
        if (size != sizeof(fpc_cmd_status_response_t)) {
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2b0c      	cmp	r3, #12
 8000de2:	d001      	beq.n	8000de8 <parse_cmd_status+0x2c>
            fpc_sample_logf("CMD_STATUS invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000de4:	230c      	movs	r3, #12
 8000de6:	81fb      	strh	r3, [r7, #14]
            get_event_str_(status->event), status->event);
        fpc_sample_logf("CMD_STATUS.state = %04X\n\r", status->state);
        fpc_sample_logf("CMD_STATUS.error = %d\n\r", status->app_fail_code);
    }

    if ((status->app_fail_code != 0) && cmd_callbacks.on_error) {
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	891b      	ldrh	r3, [r3, #8]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d00a      	beq.n	8000e06 <parse_cmd_status+0x4a>
 8000df0:	4b0d      	ldr	r3, [pc, #52]	@ (8000e28 <parse_cmd_status+0x6c>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d006      	beq.n	8000e06 <parse_cmd_status+0x4a>
        cmd_callbacks.on_error(status->app_fail_code);
 8000df8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e28 <parse_cmd_status+0x6c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	68ba      	ldr	r2, [r7, #8]
 8000dfe:	8912      	ldrh	r2, [r2, #8]
 8000e00:	4610      	mov	r0, r2
 8000e02:	4798      	blx	r3
 8000e04:	e00b      	b.n	8000e1e <parse_cmd_status+0x62>
    }
    else if (cmd_callbacks.on_status) {
 8000e06:	4b08      	ldr	r3, [pc, #32]	@ (8000e28 <parse_cmd_status+0x6c>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d007      	beq.n	8000e1e <parse_cmd_status+0x62>
        cmd_callbacks.on_status(status->event, status->state);
 8000e0e:	4b06      	ldr	r3, [pc, #24]	@ (8000e28 <parse_cmd_status+0x6c>)
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	68ba      	ldr	r2, [r7, #8]
 8000e14:	8890      	ldrh	r0, [r2, #4]
 8000e16:	68ba      	ldr	r2, [r7, #8]
 8000e18:	88d2      	ldrh	r2, [r2, #6]
 8000e1a:	4611      	mov	r1, r2
 8000e1c:	4798      	blx	r3
    }

    return result;
 8000e1e:	89fb      	ldrh	r3, [r7, #14]
}
 8000e20:	4618      	mov	r0, r3
 8000e22:	3710      	adds	r7, #16
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	20000118 	.word	0x20000118

08000e2c <parse_cmd_version>:


static fpc_result_t parse_cmd_version(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e36:	2300      	movs	r3, #0
 8000e38:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_version_response_t *ver;
    size_t full_size = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	613b      	str	r3, [r7, #16]

    ver = (fpc_cmd_version_response_t*)cmd_hdr;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	60fb      	str	r3, [r7, #12]

    if (!ver) {
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d101      	bne.n	8000e4c <parse_cmd_version+0x20>
        fpc_sample_logf("CMD_VERSION: Invalid parameter\r\n");
        result = FPC_RESULT_INVALID_PARAM;
 8000e48:	230c      	movs	r3, #12
 8000e4a:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000e4c:	8afb      	ldrh	r3, [r7, #22]
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d109      	bne.n	8000e66 <parse_cmd_version+0x3a>
        /* The full size of the command must include the length of the
           version string (unset array) */
        full_size = sizeof(fpc_cmd_version_response_t) +
            ver->version_str_len;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	8a5b      	ldrh	r3, [r3, #18]
        full_size = sizeof(fpc_cmd_version_response_t) +
 8000e56:	3314      	adds	r3, #20
 8000e58:	613b      	str	r3, [r7, #16]

        if (size != full_size) {
 8000e5a:	683a      	ldr	r2, [r7, #0]
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	d001      	beq.n	8000e66 <parse_cmd_version+0x3a>
            fpc_sample_logf("CMD_VERSION invalid size (%d vs %d)\r\n", size, full_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000e62:	230c      	movs	r3, #12
 8000e64:	82fb      	strh	r3, [r7, #22]
        fpc_sample_logf("CMD_VERSION.fuse_level = %d\r\n", ver->fw_fuse_level);
        fpc_sample_logf("CMD_VERSION.version_str_len = %d\r\n", ver->version_str_len);
        fpc_sample_logf("CMD_VERSION.version = %s\r\n", ver->version_str);
    }

    if (cmd_callbacks.on_version) {
 8000e66:	4b07      	ldr	r3, [pc, #28]	@ (8000e84 <parse_cmd_version+0x58>)
 8000e68:	689b      	ldr	r3, [r3, #8]
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d005      	beq.n	8000e7a <parse_cmd_version+0x4e>
        cmd_callbacks.on_version(ver->version_str);
 8000e6e:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <parse_cmd_version+0x58>)
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	68fa      	ldr	r2, [r7, #12]
 8000e74:	3214      	adds	r2, #20
 8000e76:	4610      	mov	r0, r2
 8000e78:	4798      	blx	r3
    }

    return result;
 8000e7a:	8afb      	ldrh	r3, [r7, #22]
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3718      	adds	r7, #24
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	20000118 	.word	0x20000118

08000e88 <parse_cmd_enroll_status>:


static fpc_result_t parse_cmd_enroll_status(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
 8000e90:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000e92:	2300      	movs	r3, #0
 8000e94:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_enroll_status_response_t *status;

    status = (fpc_cmd_enroll_status_response_t*)cmd_hdr;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	60bb      	str	r3, [r7, #8]

    if (!status) {
 8000e9a:	68bb      	ldr	r3, [r7, #8]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d101      	bne.n	8000ea4 <parse_cmd_enroll_status+0x1c>
        fpc_sample_logf("CMD_ENROLL: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000ea0:	230c      	movs	r3, #12
 8000ea2:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000ea4:	89fb      	ldrh	r3, [r7, #14]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d104      	bne.n	8000eb4 <parse_cmd_enroll_status+0x2c>
        if (size != sizeof(fpc_cmd_enroll_status_response_t)) {
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	2b08      	cmp	r3, #8
 8000eae:	d001      	beq.n	8000eb4 <parse_cmd_enroll_status+0x2c>
            fpc_sample_logf("CMD_ENROLL invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_enroll_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000eb0:	230c      	movs	r3, #12
 8000eb2:	81fb      	strh	r3, [r7, #14]
        fpc_sample_logf("CMD_ENROLL.feedback = %s",
            get_enroll_feedback_str_(status->feedback));
        fpc_sample_logf("CMD_ENROLL.samples_remaining = %d", status->samples_remaining);
    }

    if (cmd_callbacks.on_enroll) {
 8000eb4:	4b08      	ldr	r3, [pc, #32]	@ (8000ed8 <parse_cmd_enroll_status+0x50>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d007      	beq.n	8000ecc <parse_cmd_enroll_status+0x44>
        cmd_callbacks.on_enroll(status->feedback, status->samples_remaining);
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <parse_cmd_enroll_status+0x50>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	68ba      	ldr	r2, [r7, #8]
 8000ec2:	7990      	ldrb	r0, [r2, #6]
 8000ec4:	68ba      	ldr	r2, [r7, #8]
 8000ec6:	79d2      	ldrb	r2, [r2, #7]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4798      	blx	r3
    }

    return result;
 8000ecc:	89fb      	ldrh	r3, [r7, #14]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20000118 	.word	0x20000118

08000edc <parse_cmd_identify>:


static fpc_result_t parse_cmd_identify(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_identify_status_response_t *id_res;

    id_res = (fpc_cmd_identify_status_response_t*)cmd_hdr;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	60bb      	str	r3, [r7, #8]

    if (!id_res) {
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d101      	bne.n	8000ef8 <parse_cmd_identify+0x1c>
        fpc_sample_logf("CMD_IDENTIFY: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000ef4:	230c      	movs	r3, #12
 8000ef6:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000ef8:	89fb      	ldrh	r3, [r7, #14]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d104      	bne.n	8000f08 <parse_cmd_identify+0x2c>
        if (size != sizeof(fpc_cmd_identify_status_response_t)) {
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	2b0c      	cmp	r3, #12
 8000f02:	d001      	beq.n	8000f08 <parse_cmd_identify+0x2c>
            fpc_sample_logf("CMD_IDENTIFY invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_identify_status_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000f04:	230c      	movs	r3, #12
 8000f06:	81fb      	strh	r3, [r7, #14]
        fpc_sample_logf("CMD_IDENTIFY.id_type = %s", get_id_type_str_(id_res->tpl_id.type));
        fpc_sample_logf("CMD_IDENTIFY.id = %d", id_res->tpl_id.id);
        fpc_sample_logf("CMD_IDENTIFY.tag = %d", id_res->tag);
    }

    if (cmd_callbacks.on_identify) {
 8000f08:	4b0c      	ldr	r3, [pc, #48]	@ (8000f3c <parse_cmd_identify+0x60>)
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d00f      	beq.n	8000f30 <parse_cmd_identify+0x54>
        cmd_callbacks.on_identify(id_res->match == IDENTIFY_RESULT_MATCH, id_res->tpl_id.id);
 8000f10:	4b0a      	ldr	r3, [pc, #40]	@ (8000f3c <parse_cmd_identify+0x60>)
 8000f12:	691b      	ldr	r3, [r3, #16]
 8000f14:	68ba      	ldr	r2, [r7, #8]
 8000f16:	8892      	ldrh	r2, [r2, #4]
 8000f18:	f246 11ec 	movw	r1, #25068	@ 0x61ec
 8000f1c:	428a      	cmp	r2, r1
 8000f1e:	bf0c      	ite	eq
 8000f20:	2201      	moveq	r2, #1
 8000f22:	2200      	movne	r2, #0
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	4610      	mov	r0, r2
 8000f28:	68ba      	ldr	r2, [r7, #8]
 8000f2a:	8912      	ldrh	r2, [r2, #8]
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4798      	blx	r3
    }

    return result;
 8000f30:	89fb      	ldrh	r3, [r7, #14]
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000118 	.word	0x20000118

08000f40 <parse_cmd_list_templates>:


static fpc_result_t parse_cmd_list_templates(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	82fb      	strh	r3, [r7, #22]
    fpc_cmd_template_info_response_t *list;
    size_t total_pl_size = 0;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
    uint16_t i;

    list = (fpc_cmd_template_info_response_t*)cmd_hdr;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	60fb      	str	r3, [r7, #12]

    if (!list) {
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d101      	bne.n	8000f60 <parse_cmd_list_templates+0x20>
        fpc_sample_logf("CMD_LIST_TEMPLATES: Invalid parameter\r\n");
        result = FPC_RESULT_INVALID_PARAM;
 8000f5c:	230c      	movs	r3, #12
 8000f5e:	82fb      	strh	r3, [r7, #22]
    }

    if (result == FPC_RESULT_OK) {
 8000f60:	8afb      	ldrh	r3, [r7, #22]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10a      	bne.n	8000f7c <parse_cmd_list_templates+0x3c>
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
            (sizeof(uint16_t) * list->number_of_templates);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	889b      	ldrh	r3, [r3, #4]
        total_pl_size = sizeof(fpc_cmd_template_info_response_t) +
 8000f6a:	3303      	adds	r3, #3
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	613b      	str	r3, [r7, #16]

        if (size != total_pl_size) {
 8000f70:	683a      	ldr	r2, [r7, #0]
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d001      	beq.n	8000f7c <parse_cmd_list_templates+0x3c>
            fpc_sample_logf("CMD_LIST_TEMPLATES invalid size (%d vs %d)\r\n", size,
                total_pl_size);
            result = FPC_RESULT_INVALID_PARAM;
 8000f78:	230c      	movs	r3, #12
 8000f7a:	82fb      	strh	r3, [r7, #22]
        }
    }

    if (result == FPC_RESULT_OK) {
 8000f7c:	8afb      	ldrh	r3, [r7, #22]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10a      	bne.n	8000f98 <parse_cmd_list_templates+0x58>
        fpc_sample_logf("CMD_LIST_TEMPLATES.nbr_of_tpls = %d\r\n",
            list->number_of_templates);

        for (i = 0; i < list->number_of_templates; i++) {
 8000f82:	2300      	movs	r3, #0
 8000f84:	82bb      	strh	r3, [r7, #20]
 8000f86:	e002      	b.n	8000f8e <parse_cmd_list_templates+0x4e>
 8000f88:	8abb      	ldrh	r3, [r7, #20]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	82bb      	strh	r3, [r7, #20]
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	889b      	ldrh	r3, [r3, #4]
 8000f92:	8aba      	ldrh	r2, [r7, #20]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	d3f7      	bcc.n	8000f88 <parse_cmd_list_templates+0x48>
            fpc_sample_logf("CMD_LIST_TEMPLATES.id = %d\r\n", list->template_id_list[i]);
        }
    }

    if (cmd_callbacks.on_list_templates) {
 8000f98:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <parse_cmd_list_templates+0x7c>)
 8000f9a:	695b      	ldr	r3, [r3, #20]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d008      	beq.n	8000fb2 <parse_cmd_list_templates+0x72>
        cmd_callbacks.on_list_templates(list->number_of_templates, list->template_id_list);
 8000fa0:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <parse_cmd_list_templates+0x7c>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	8892      	ldrh	r2, [r2, #4]
 8000fa8:	4610      	mov	r0, r2
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	3206      	adds	r2, #6
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4798      	blx	r3
    }

    return result;
 8000fb2:	8afb      	ldrh	r3, [r7, #22]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	20000118 	.word	0x20000118

08000fc0 <parse_cmd_navigation_event>:


static fpc_result_t parse_cmd_navigation_event(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_navigation_status_event_t *cmd_nav = (fpc_cmd_navigation_status_event_t*)cmd_hdr;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	60bb      	str	r3, [r7, #8]

    if (!cmd_nav) {
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d101      	bne.n	8000fdc <parse_cmd_navigation_event+0x1c>
        fpc_sample_logf("CMD_NAVIGATION: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8000fd8:	230c      	movs	r3, #12
 8000fda:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8000fdc:	89fb      	ldrh	r3, [r7, #14]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d104      	bne.n	8000fec <parse_cmd_navigation_event+0x2c>
        if (size != sizeof(fpc_cmd_navigation_status_event_t)) {
 8000fe2:	683b      	ldr	r3, [r7, #0]
 8000fe4:	2b08      	cmp	r3, #8
 8000fe6:	d001      	beq.n	8000fec <parse_cmd_navigation_event+0x2c>
            fpc_sample_logf("CMD_NAVIGATION invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_navigation_status_event_t));
            result = FPC_RESULT_INVALID_PARAM;
 8000fe8:	230c      	movs	r3, #12
 8000fea:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_NAVIGATION.gesture = %s", get_gesture_str_(cmd_nav->gesture));
    }

    if (cmd_callbacks.on_navigation) {
 8000fec:	4b07      	ldr	r3, [pc, #28]	@ (800100c <parse_cmd_navigation_event+0x4c>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d005      	beq.n	8001000 <parse_cmd_navigation_event+0x40>
        cmd_callbacks.on_navigation(cmd_nav->gesture);
 8000ff4:	4b05      	ldr	r3, [pc, #20]	@ (800100c <parse_cmd_navigation_event+0x4c>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	68ba      	ldr	r2, [r7, #8]
 8000ffa:	8892      	ldrh	r2, [r2, #4]
 8000ffc:	4610      	mov	r0, r2
 8000ffe:	4798      	blx	r3
    }

    return result;
 8001000:	89fb      	ldrh	r3, [r7, #14]
}
 8001002:	4618      	mov	r0, r3
 8001004:	3710      	adds	r7, #16
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	20000118 	.word	0x20000118

08001010 <parse_cmd_gpio_control>:


static fpc_result_t parse_cmd_gpio_control(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800101a:	2300      	movs	r3, #0
 800101c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_pinctrl_gpio_response_t *cmd_rsp = (fpc_cmd_pinctrl_gpio_response_t*)cmd_hdr;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d101      	bne.n	800102c <parse_cmd_gpio_control+0x1c>
        fpc_sample_logf("CMD_GPIO_CONTROL: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8001028:	230c      	movs	r3, #12
 800102a:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800102c:	89fb      	ldrh	r3, [r7, #14]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d104      	bne.n	800103c <parse_cmd_gpio_control+0x2c>
        if (size != sizeof(fpc_cmd_pinctrl_gpio_response_t)) {
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	2b06      	cmp	r3, #6
 8001036:	d001      	beq.n	800103c <parse_cmd_gpio_control+0x2c>
            fpc_sample_logf("CMD_GPIO_CONTROL invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001038:	230c      	movs	r3, #12
 800103a:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_GPIO_CONTROL.state = %s", get_gpio_state_str_(cmd_rsp->state));
    }

    if (cmd_callbacks.on_gpio_control) {
 800103c:	4b07      	ldr	r3, [pc, #28]	@ (800105c <parse_cmd_gpio_control+0x4c>)
 800103e:	69db      	ldr	r3, [r3, #28]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d005      	beq.n	8001050 <parse_cmd_gpio_control+0x40>
        cmd_callbacks.on_gpio_control(cmd_rsp->state);
 8001044:	4b05      	ldr	r3, [pc, #20]	@ (800105c <parse_cmd_gpio_control+0x4c>)
 8001046:	69db      	ldr	r3, [r3, #28]
 8001048:	68ba      	ldr	r2, [r7, #8]
 800104a:	7912      	ldrb	r2, [r2, #4]
 800104c:	4610      	mov	r0, r2
 800104e:	4798      	blx	r3
    }

    return result;
 8001050:	89fb      	ldrh	r3, [r7, #14]
}
 8001052:	4618      	mov	r0, r3
 8001054:	3710      	adds	r7, #16
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000118 	.word	0x20000118

08001060 <parse_cmd_get_system_config>:


static fpc_result_t parse_cmd_get_system_config(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800106a:	2300      	movs	r3, #0
 800106c:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_get_config_response_t *cmd_cfg = (fpc_cmd_get_config_response_t*)cmd_hdr;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	60bb      	str	r3, [r7, #8]

    if (!cmd_cfg) {
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d101      	bne.n	800107c <parse_cmd_get_system_config+0x1c>
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 8001078:	230c      	movs	r3, #12
 800107a:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 800107c:	89fb      	ldrh	r3, [r7, #14]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d104      	bne.n	800108c <parse_cmd_get_system_config+0x2c>
        if (size < sizeof(fpc_cmd_get_config_response_t)) {
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	2b17      	cmp	r3, #23
 8001086:	d801      	bhi.n	800108c <parse_cmd_get_system_config+0x2c>
            fpc_sample_logf("CMD_GET_SYSTEM_CONFIG invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_get_config_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 8001088:	230c      	movs	r3, #12
 800108a:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800108c:	89fb      	ldrh	r3, [r7, #14]
 800108e:	2b00      	cmp	r3, #0
            cmd_cfg->cfg.idfy_lockout_time_s);
        fpc_sample_logf("CMD_GET_SYSTEM_CONFIG.idle_time_before_sleep_ms = %d ms",
                cmd_cfg->cfg.idle_time_before_sleep_ms);
    }

    if (cmd_callbacks.on_system_config_get) {
 8001090:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <parse_cmd_get_system_config+0x50>)
 8001092:	6a1b      	ldr	r3, [r3, #32]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d005      	beq.n	80010a4 <parse_cmd_get_system_config+0x44>
        cmd_callbacks.on_system_config_get(&cmd_cfg->cfg);
 8001098:	4b05      	ldr	r3, [pc, #20]	@ (80010b0 <parse_cmd_get_system_config+0x50>)
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	68ba      	ldr	r2, [r7, #8]
 800109e:	3208      	adds	r2, #8
 80010a0:	4610      	mov	r0, r2
 80010a2:	4798      	blx	r3
    }

    return result;
 80010a4:	89fb      	ldrh	r3, [r7, #14]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000118 	.word	0x20000118

080010b4 <parse_cmd_bist>:


static fpc_result_t parse_cmd_bist(fpc_cmd_hdr_t *cmd_hdr, size_t size)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 80010be:	2300      	movs	r3, #0
 80010c0:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_bist_response_t *cmd_rsp = (fpc_cmd_bist_response_t*)cmd_hdr;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	60bb      	str	r3, [r7, #8]

    if (!cmd_rsp) {
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d101      	bne.n	80010d0 <parse_cmd_bist+0x1c>
        fpc_sample_logf("CMD_BIST: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 80010cc:	230c      	movs	r3, #12
 80010ce:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 80010d0:	89fb      	ldrh	r3, [r7, #14]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d104      	bne.n	80010e0 <parse_cmd_bist+0x2c>
        if (size < sizeof(fpc_cmd_bist_response_t)) {
 80010d6:	683b      	ldr	r3, [r7, #0]
 80010d8:	2b07      	cmp	r3, #7
 80010da:	d801      	bhi.n	80010e0 <parse_cmd_bist+0x2c>
            fpc_sample_logf("CMD_BIST invalid size (%d vs %d)", size,
                sizeof(fpc_cmd_pinctrl_gpio_response_t));
            result = FPC_RESULT_INVALID_PARAM;
 80010dc:	230c      	movs	r3, #12
 80010de:	81fb      	strh	r3, [r7, #14]
    if (result == FPC_RESULT_OK) {
        fpc_sample_logf("CMD_BIST.sensor_test_result = %d", cmd_rsp->sensor_test_result);
        fpc_sample_logf("CMD_BIST.test_verdict = %d", cmd_rsp->test_verdict);
    }

    if (cmd_callbacks.on_bist_done) {
 80010e0:	4b07      	ldr	r3, [pc, #28]	@ (8001100 <parse_cmd_bist+0x4c>)
 80010e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d005      	beq.n	80010f4 <parse_cmd_bist+0x40>
        cmd_callbacks.on_bist_done(cmd_rsp->test_verdict);
 80010e8:	4b05      	ldr	r3, [pc, #20]	@ (8001100 <parse_cmd_bist+0x4c>)
 80010ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ec:	68ba      	ldr	r2, [r7, #8]
 80010ee:	88d2      	ldrh	r2, [r2, #6]
 80010f0:	4610      	mov	r0, r2
 80010f2:	4798      	blx	r3
    }

    return result;
 80010f4:	89fb      	ldrh	r3, [r7, #14]
}
 80010f6:	4618      	mov	r0, r3
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000118 	.word	0x20000118

08001104 <parse_cmd>:


static fpc_result_t parse_cmd(uint8_t *frame_payload, size_t size)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
    fpc_result_t result = FPC_RESULT_OK;
 800110e:	2300      	movs	r3, #0
 8001110:	81fb      	strh	r3, [r7, #14]
    fpc_cmd_hdr_t *cmd_hdr;

    cmd_hdr = (fpc_cmd_hdr_t*)frame_payload;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	60bb      	str	r3, [r7, #8]

    if (!cmd_hdr) {
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d101      	bne.n	8001120 <parse_cmd+0x1c>
        fpc_sample_logf("Parse Cmd: Invalid parameter");
        result = FPC_RESULT_INVALID_PARAM;
 800111c:	230c      	movs	r3, #12
 800111e:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001120:	89fb      	ldrh	r3, [r7, #14]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d109      	bne.n	800113a <parse_cmd+0x36>
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	885b      	ldrh	r3, [r3, #2]
 800112a:	2b13      	cmp	r3, #19
 800112c:	d005      	beq.n	800113a <parse_cmd+0x36>
            cmd_hdr->type != FPC_FRAME_TYPE_CMD_RESPONSE) {
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	885b      	ldrh	r3, [r3, #2]
        if (cmd_hdr->type != FPC_FRAME_TYPE_CMD_EVENT &&
 8001132:	2b12      	cmp	r3, #18
 8001134:	d001      	beq.n	800113a <parse_cmd+0x36>
            fpc_sample_logf("Parse Cmd: Invalid parameter (type)");
            result = FPC_RESULT_INVALID_PARAM;
 8001136:	230c      	movs	r3, #12
 8001138:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 800113a:	89fb      	ldrh	r3, [r7, #14]
 800113c:	2b00      	cmp	r3, #0
 800113e:	f040 80a8 	bne.w	8001292 <parse_cmd+0x18e>
        switch (cmd_hdr->cmd_id) {
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800114a:	f000 808f 	beq.w	800126c <parse_cmd+0x168>
 800114e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001152:	f300 809d 	bgt.w	8001290 <parse_cmd+0x18c>
 8001156:	2b6a      	cmp	r3, #106	@ 0x6a
 8001158:	dc60      	bgt.n	800121c <parse_cmd+0x118>
 800115a:	2b40      	cmp	r3, #64	@ 0x40
 800115c:	f2c0 8098 	blt.w	8001290 <parse_cmd+0x18c>
 8001160:	3b40      	subs	r3, #64	@ 0x40
 8001162:	2b2a      	cmp	r3, #42	@ 0x2a
 8001164:	f200 8094 	bhi.w	8001290 <parse_cmd+0x18c>
 8001168:	a201      	add	r2, pc, #4	@ (adr r2, 8001170 <parse_cmd+0x6c>)
 800116a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800116e:	bf00      	nop
 8001170:	08001225 	.word	0x08001225
 8001174:	08001231 	.word	0x08001231
 8001178:	08001291 	.word	0x08001291
 800117c:	08001291 	.word	0x08001291
 8001180:	08001285 	.word	0x08001285
 8001184:	08001291 	.word	0x08001291
 8001188:	08001291 	.word	0x08001291
 800118c:	08001291 	.word	0x08001291
 8001190:	08001291 	.word	0x08001291
 8001194:	08001291 	.word	0x08001291
 8001198:	08001291 	.word	0x08001291
 800119c:	08001291 	.word	0x08001291
 80011a0:	08001291 	.word	0x08001291
 80011a4:	08001291 	.word	0x08001291
 80011a8:	08001291 	.word	0x08001291
 80011ac:	08001291 	.word	0x08001291
 80011b0:	08001291 	.word	0x08001291
 80011b4:	08001291 	.word	0x08001291
 80011b8:	08001291 	.word	0x08001291
 80011bc:	08001291 	.word	0x08001291
 80011c0:	0800123d 	.word	0x0800123d
 80011c4:	08001249 	.word	0x08001249
 80011c8:	08001291 	.word	0x08001291
 80011cc:	08001291 	.word	0x08001291
 80011d0:	08001291 	.word	0x08001291
 80011d4:	08001291 	.word	0x08001291
 80011d8:	08001291 	.word	0x08001291
 80011dc:	08001291 	.word	0x08001291
 80011e0:	08001291 	.word	0x08001291
 80011e4:	08001291 	.word	0x08001291
 80011e8:	08001291 	.word	0x08001291
 80011ec:	08001291 	.word	0x08001291
 80011f0:	08001255 	.word	0x08001255
 80011f4:	08001291 	.word	0x08001291
 80011f8:	08001291 	.word	0x08001291
 80011fc:	08001291 	.word	0x08001291
 8001200:	08001291 	.word	0x08001291
 8001204:	08001291 	.word	0x08001291
 8001208:	08001291 	.word	0x08001291
 800120c:	08001291 	.word	0x08001291
 8001210:	08001291 	.word	0x08001291
 8001214:	08001291 	.word	0x08001291
 8001218:	08001279 	.word	0x08001279
 800121c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001220:	d01e      	beq.n	8001260 <parse_cmd+0x15c>
        case CMD_BIST:
            return parse_cmd_bist(cmd_hdr, size);
            break;
        default:
            fpc_sample_logf("Parse Cmd: Unexpected Command ID");
            break;
 8001222:	e035      	b.n	8001290 <parse_cmd+0x18c>
            return parse_cmd_status(cmd_hdr, size);
 8001224:	6839      	ldr	r1, [r7, #0]
 8001226:	68b8      	ldr	r0, [r7, #8]
 8001228:	f7ff fdc8 	bl	8000dbc <parse_cmd_status>
 800122c:	4603      	mov	r3, r0
 800122e:	e031      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_version(cmd_hdr, size);
 8001230:	6839      	ldr	r1, [r7, #0]
 8001232:	68b8      	ldr	r0, [r7, #8]
 8001234:	f7ff fdfa 	bl	8000e2c <parse_cmd_version>
 8001238:	4603      	mov	r3, r0
 800123a:	e02b      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_enroll_status(cmd_hdr, size);
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	68b8      	ldr	r0, [r7, #8]
 8001240:	f7ff fe22 	bl	8000e88 <parse_cmd_enroll_status>
 8001244:	4603      	mov	r3, r0
 8001246:	e025      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_identify(cmd_hdr, size);
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	68b8      	ldr	r0, [r7, #8]
 800124c:	f7ff fe46 	bl	8000edc <parse_cmd_identify>
 8001250:	4603      	mov	r3, r0
 8001252:	e01f      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_list_templates(cmd_hdr, size);
 8001254:	6839      	ldr	r1, [r7, #0]
 8001256:	68b8      	ldr	r0, [r7, #8]
 8001258:	f7ff fe72 	bl	8000f40 <parse_cmd_list_templates>
 800125c:	4603      	mov	r3, r0
 800125e:	e019      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_navigation_event(cmd_hdr, size);
 8001260:	6839      	ldr	r1, [r7, #0]
 8001262:	68b8      	ldr	r0, [r7, #8]
 8001264:	f7ff feac 	bl	8000fc0 <parse_cmd_navigation_event>
 8001268:	4603      	mov	r3, r0
 800126a:	e013      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_gpio_control(cmd_hdr, size);
 800126c:	6839      	ldr	r1, [r7, #0]
 800126e:	68b8      	ldr	r0, [r7, #8]
 8001270:	f7ff fece 	bl	8001010 <parse_cmd_gpio_control>
 8001274:	4603      	mov	r3, r0
 8001276:	e00d      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_get_system_config(cmd_hdr, size);
 8001278:	6839      	ldr	r1, [r7, #0]
 800127a:	68b8      	ldr	r0, [r7, #8]
 800127c:	f7ff fef0 	bl	8001060 <parse_cmd_get_system_config>
 8001280:	4603      	mov	r3, r0
 8001282:	e007      	b.n	8001294 <parse_cmd+0x190>
            return parse_cmd_bist(cmd_hdr, size);
 8001284:	6839      	ldr	r1, [r7, #0]
 8001286:	68b8      	ldr	r0, [r7, #8]
 8001288:	f7ff ff14 	bl	80010b4 <parse_cmd_bist>
 800128c:	4603      	mov	r3, r0
 800128e:	e001      	b.n	8001294 <parse_cmd+0x190>
            break;
 8001290:	bf00      	nop
        };
    }

    return result;
 8001292:	89fb      	ldrh	r3, [r7, #14]
}
 8001294:	4618      	mov	r0, r3
 8001296:	3710      	adds	r7, #16
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <fpc_host_sample_handle_rx_data>:


fpc_result_t fpc_host_sample_handle_rx_data(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
    fpc_result_t result;
    fpc_frame_hdr_t frame_hdr;
    uint8_t *frame_payload = NULL;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]

    /* Step 1: Read Frame Header */
    result = fpc_hal_rx((uint8_t*)&frame_hdr, sizeof(fpc_frame_hdr_t), TIMEOUT);
 80012a6:	463b      	mov	r3, r7
 80012a8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012ac:	2108      	movs	r1, #8
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff f9aa 	bl	8000608 <fpc_hal_rx>
 80012b4:	4603      	mov	r3, r0
 80012b6:	81fb      	strh	r3, [r7, #14]

    if (result == FPC_RESULT_OK) {
 80012b8:	89fb      	ldrh	r3, [r7, #14]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10f      	bne.n	80012de <fpc_host_sample_handle_rx_data+0x42>
        /* Sanity Check */
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80012be:	883b      	ldrh	r3, [r7, #0]
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d10a      	bne.n	80012da <fpc_host_sample_handle_rx_data+0x3e>
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80012c4:	88bb      	ldrh	r3, [r7, #4]
 80012c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        if (frame_hdr.version != FPC_FRAME_PROTOCOL_VERSION ||
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d005      	beq.n	80012da <fpc_host_sample_handle_rx_data+0x3e>
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80012ce:	887b      	ldrh	r3, [r7, #2]
            ((frame_hdr.flags & FPC_FRAME_FLAG_SENDER_FW_APP) == 0) ||
 80012d0:	2b12      	cmp	r3, #18
 80012d2:	d004      	beq.n	80012de <fpc_host_sample_handle_rx_data+0x42>
             frame_hdr.type != FPC_FRAME_TYPE_CMD_EVENT)) {
 80012d4:	887b      	ldrh	r3, [r7, #2]
            (frame_hdr.type != FPC_FRAME_TYPE_CMD_RESPONSE &&
 80012d6:	2b13      	cmp	r3, #19
 80012d8:	d001      	beq.n	80012de <fpc_host_sample_handle_rx_data+0x42>
            fpc_sample_logf("Sanity check of rx data failed\r\n");
            result = FPC_RESULT_IO_BAD_DATA;
 80012da:	2321      	movs	r3, #33	@ 0x21
 80012dc:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012de:	89fb      	ldrh	r3, [r7, #14]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10a      	bne.n	80012fa <fpc_host_sample_handle_rx_data+0x5e>
        frame_payload = malloc(frame_hdr.payload_size);
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	4618      	mov	r0, r3
 80012e8:	f004 f83c 	bl	8005364 <malloc>
 80012ec:	4603      	mov	r3, r0
 80012ee:	60bb      	str	r3, [r7, #8]
        if (!frame_payload) {
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d101      	bne.n	80012fa <fpc_host_sample_handle_rx_data+0x5e>
            fpc_sample_logf("Failed to malloc\n");
            result = FPC_RESULT_OUT_OF_MEMORY;
 80012f6:	230e      	movs	r3, #14
 80012f8:	81fb      	strh	r3, [r7, #14]
        }
    }

    if (result == FPC_RESULT_OK) {
 80012fa:	89fb      	ldrh	r3, [r7, #14]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d108      	bne.n	8001312 <fpc_host_sample_handle_rx_data+0x76>
        /* Step 2: Read Frame Payload (Command) */
        result = fpc_hal_rx(frame_payload, frame_hdr.payload_size, TIMEOUT);
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001306:	4619      	mov	r1, r3
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	f7ff f97d 	bl	8000608 <fpc_hal_rx>
 800130e:	4603      	mov	r3, r0
 8001310:	81fb      	strh	r3, [r7, #14]
    }

    if (result == FPC_RESULT_OK) {
 8001312:	89fb      	ldrh	r3, [r7, #14]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d106      	bne.n	8001326 <fpc_host_sample_handle_rx_data+0x8a>
        result = parse_cmd(frame_payload, frame_hdr.payload_size);
 8001318:	88fb      	ldrh	r3, [r7, #6]
 800131a:	4619      	mov	r1, r3
 800131c:	68b8      	ldr	r0, [r7, #8]
 800131e:	f7ff fef1 	bl	8001104 <parse_cmd>
 8001322:	4603      	mov	r3, r0
 8001324:	81fb      	strh	r3, [r7, #14]
    }

    if (frame_payload) {
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d002      	beq.n	8001332 <fpc_host_sample_handle_rx_data+0x96>
        free(frame_payload);
 800132c:	68b8      	ldr	r0, [r7, #8]
 800132e:	f004 f821 	bl	8005374 <free>

    if (result != FPC_RESULT_OK) {
        fpc_sample_logf("Failed to handle RX data, error %d\r\n", result);
    }

    return result;
 8001332:	89fb      	ldrh	r3, [r7, #14]
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <fpc_host_sample_init>:


fpc_result_t fpc_host_sample_init(fpc_cmd_callbacks_t *callbacks)
{
 800133c:	b5b0      	push	{r4, r5, r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
    fpc_result_t result;

    if (callbacks) {
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d00b      	beq.n	8001362 <fpc_host_sample_init+0x26>
        cmd_callbacks = *callbacks;
 800134a:	4a0a      	ldr	r2, [pc, #40]	@ (8001374 <fpc_host_sample_init+0x38>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	4614      	mov	r4, r2
 8001350:	461d      	mov	r5, r3
 8001352:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001356:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001358:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800135e:	e884 0003 	stmia.w	r4, {r0, r1}
    }
    result = fpc_hal_init();
 8001362:	f7ff f915 	bl	8000590 <fpc_hal_init>
 8001366:	4603      	mov	r3, r0
 8001368:	81fb      	strh	r3, [r7, #14]

    return result;
 800136a:	89fb      	ldrh	r3, [r7, #14]
}
 800136c:	4618      	mov	r0, r3
 800136e:	3710      	adds	r7, #16
 8001370:	46bd      	mov	sp, r7
 8001372:	bdb0      	pop	{r4, r5, r7, pc}
 8001374:	20000118 	.word	0x20000118

08001378 <hal_check_button_pressed>:
static uint32_t button_down_start = 0;
static uint32_t button_down_time = 0;
static bool button_down = false;

uint32_t hal_check_button_pressed(void)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
	uint32_t button_time = button_down_time;
 800137e:	4b0d      	ldr	r3, [pc, #52]	@ (80013b4 <hal_check_button_pressed+0x3c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	607b      	str	r3, [r7, #4]
	if (!button_down) {
 8001384:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <hal_check_button_pressed+0x40>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	f083 0301 	eor.w	r3, r3, #1
 800138c:	b2db      	uxtb	r3, r3
 800138e:	2b00      	cmp	r3, #0
 8001390:	d002      	beq.n	8001398 <hal_check_button_pressed+0x20>
		button_down_time = 0;
 8001392:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <hal_check_button_pressed+0x3c>)
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
	}
	return button_down ? 0 : button_time;
 8001398:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <hal_check_button_pressed+0x40>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d001      	beq.n	80013a4 <hal_check_button_pressed+0x2c>
 80013a0:	2300      	movs	r3, #0
 80013a2:	e000      	b.n	80013a6 <hal_check_button_pressed+0x2e>
 80013a4:	687b      	ldr	r3, [r7, #4]
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	20000148 	.word	0x20000148
 80013b8:	2000014c 	.word	0x2000014c

080013bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == USER_BUTTON_Pin) {
 80013c6:	88fb      	ldrh	r3, [r7, #6]
 80013c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013cc:	d11c      	bne.n	8001408 <HAL_GPIO_EXTI_Callback+0x4c>
        if (HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) == GPIO_PIN_SET) {
 80013ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013d2:	4817      	ldr	r0, [pc, #92]	@ (8001430 <HAL_GPIO_EXTI_Callback+0x74>)
 80013d4:	f001 ff42 	bl	800325c <HAL_GPIO_ReadPin>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d10b      	bne.n	80013f6 <HAL_GPIO_EXTI_Callback+0x3a>
            button_down_time = HAL_GetTick() - button_down_start;
 80013de:	f001 f84d 	bl	800247c <HAL_GetTick>
 80013e2:	4602      	mov	r2, r0
 80013e4:	4b13      	ldr	r3, [pc, #76]	@ (8001434 <HAL_GPIO_EXTI_Callback+0x78>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	4a13      	ldr	r2, [pc, #76]	@ (8001438 <HAL_GPIO_EXTI_Callback+0x7c>)
 80013ec:	6013      	str	r3, [r2, #0]
            button_down = false;
 80013ee:	4b13      	ldr	r3, [pc, #76]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	701a      	strb	r2, [r3, #0]
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
            fpc2530_irq_active = true;
        }
    }
}
 80013f4:	e017      	b.n	8001426 <HAL_GPIO_EXTI_Callback+0x6a>
            button_down_start = HAL_GetTick();
 80013f6:	f001 f841 	bl	800247c <HAL_GetTick>
 80013fa:	4603      	mov	r3, r0
 80013fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001434 <HAL_GPIO_EXTI_Callback+0x78>)
 80013fe:	6013      	str	r3, [r2, #0]
            button_down = true;
 8001400:	4b0e      	ldr	r3, [pc, #56]	@ (800143c <HAL_GPIO_EXTI_Callback+0x80>)
 8001402:	2201      	movs	r2, #1
 8001404:	701a      	strb	r2, [r3, #0]
}
 8001406:	e00e      	b.n	8001426 <HAL_GPIO_EXTI_Callback+0x6a>
    else if (GPIO_Pin == FPC2530_IRQ_Pin) {
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800140e:	d10a      	bne.n	8001426 <HAL_GPIO_EXTI_Callback+0x6a>
        if (HAL_GPIO_ReadPin(FPC2530_IRQ_GPIO_Port, FPC2530_IRQ_Pin) == GPIO_PIN_SET) {
 8001410:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001414:	480a      	ldr	r0, [pc, #40]	@ (8001440 <HAL_GPIO_EXTI_Callback+0x84>)
 8001416:	f001 ff21 	bl	800325c <HAL_GPIO_ReadPin>
 800141a:	4603      	mov	r3, r0
 800141c:	2b01      	cmp	r3, #1
 800141e:	d102      	bne.n	8001426 <HAL_GPIO_EXTI_Callback+0x6a>
            fpc2530_irq_active = true;
 8001420:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <HAL_GPIO_EXTI_Callback+0x88>)
 8001422:	2201      	movs	r2, #1
 8001424:	701a      	strb	r2, [r3, #0]
}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40020800 	.word	0x40020800
 8001434:	20000144 	.word	0x20000144
 8001438:	20000148 	.word	0x20000148
 800143c:	2000014c 	.word	0x2000014c
 8001440:	40021400 	.word	0x40021400
 8001444:	20000140 	.word	0x20000140

08001448 <hal_set_led_status>:

void hal_set_led_status(hal_led_status_t status)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
	switch(status) {
 8001452:	79fb      	ldrb	r3, [r7, #7]
 8001454:	3b01      	subs	r3, #1
 8001456:	2b05      	cmp	r3, #5
 8001458:	d860      	bhi.n	800151c <hal_set_led_status+0xd4>
 800145a:	a201      	add	r2, pc, #4	@ (adr r2, 8001460 <hal_set_led_status+0x18>)
 800145c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001460:	08001479 	.word	0x08001479
 8001464:	08001499 	.word	0x08001499
 8001468:	080014b9 	.word	0x080014b9
 800146c:	0800151d 	.word	0x0800151d
 8001470:	0800151d 	.word	0x0800151d
 8001474:	080014d9 	.word	0x080014d9
	        case HAL_LED_STATUS_MATCH:    // Green LED
	        	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001478:	2101      	movs	r1, #1
 800147a:	4833      	ldr	r0, [pc, #204]	@ (8001548 <hal_set_led_status+0x100>)
 800147c:	f001 ff1f 	bl	80032be <HAL_GPIO_TogglePin>
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001480:	2200      	movs	r2, #0
 8001482:	2180      	movs	r1, #128	@ 0x80
 8001484:	4830      	ldr	r0, [pc, #192]	@ (8001548 <hal_set_led_status+0x100>)
 8001486:	f001 ff01 	bl	800328c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001490:	482d      	ldr	r0, [pc, #180]	@ (8001548 <hal_set_led_status+0x100>)
 8001492:	f001 fefb 	bl	800328c <HAL_GPIO_WritePin>
	            break;
 8001496:	e052      	b.n	800153e <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_NO_MATCH:	// Red LED only
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001498:	2200      	movs	r2, #0
 800149a:	2101      	movs	r1, #1
 800149c:	482a      	ldr	r0, [pc, #168]	@ (8001548 <hal_set_led_status+0x100>)
 800149e:	f001 fef5 	bl	800328c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2180      	movs	r1, #128	@ 0x80
 80014a6:	4828      	ldr	r0, [pc, #160]	@ (8001548 <hal_set_led_status+0x100>)
 80014a8:	f001 fef0 	bl	800328c <HAL_GPIO_WritePin>
	        	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80014ac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014b0:	4825      	ldr	r0, [pc, #148]	@ (8001548 <hal_set_led_status+0x100>)
 80014b2:	f001 ff04 	bl	80032be <HAL_GPIO_TogglePin>
	        	break;
 80014b6:	e042      	b.n	800153e <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_WAITTOUCH: // Blue LED only
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80014b8:	2200      	movs	r2, #0
 80014ba:	2101      	movs	r1, #1
 80014bc:	4822      	ldr	r0, [pc, #136]	@ (8001548 <hal_set_led_status+0x100>)
 80014be:	f001 fee5 	bl	800328c <HAL_GPIO_WritePin>
	            HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80014c2:	2180      	movs	r1, #128	@ 0x80
 80014c4:	4820      	ldr	r0, [pc, #128]	@ (8001548 <hal_set_led_status+0x100>)
 80014c6:	f001 fefa 	bl	80032be <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014d0:	481d      	ldr	r0, [pc, #116]	@ (8001548 <hal_set_led_status+0x100>)
 80014d2:	f001 fedb 	bl	800328c <HAL_GPIO_WritePin>
				break;
 80014d6:	e032      	b.n	800153e <hal_set_led_status+0xf6>
	        case HAL_LED_STATUS_ERROR:    // Toggle all 3 LEDs
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	2101      	movs	r1, #1
 80014dc:	481a      	ldr	r0, [pc, #104]	@ (8001548 <hal_set_led_status+0x100>)
 80014de:	f001 fed5 	bl	800328c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2180      	movs	r1, #128	@ 0x80
 80014e6:	4818      	ldr	r0, [pc, #96]	@ (8001548 <hal_set_led_status+0x100>)
 80014e8:	f001 fed0 	bl	800328c <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 80014ec:	2200      	movs	r2, #0
 80014ee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80014f2:	4815      	ldr	r0, [pc, #84]	@ (8001548 <hal_set_led_status+0x100>)
 80014f4:	f001 feca 	bl	800328c <HAL_GPIO_WritePin>

				HAL_Delay(500);
 80014f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80014fc:	f000 ffca 	bl	8002494 <HAL_Delay>

	        	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001500:	2101      	movs	r1, #1
 8001502:	4811      	ldr	r0, [pc, #68]	@ (8001548 <hal_set_led_status+0x100>)
 8001504:	f001 fedb 	bl	80032be <HAL_GPIO_TogglePin>
	        	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001508:	2180      	movs	r1, #128	@ 0x80
 800150a:	480f      	ldr	r0, [pc, #60]	@ (8001548 <hal_set_led_status+0x100>)
 800150c:	f001 fed7 	bl	80032be <HAL_GPIO_TogglePin>
	            HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001510:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001514:	480c      	ldr	r0, [pc, #48]	@ (8001548 <hal_set_led_status+0x100>)
 8001516:	f001 fed2 	bl	80032be <HAL_GPIO_TogglePin>
	            break;
 800151a:	e010      	b.n	800153e <hal_set_led_status+0xf6>
	        default:
	        	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800151c:	2200      	movs	r2, #0
 800151e:	2101      	movs	r1, #1
 8001520:	4809      	ldr	r0, [pc, #36]	@ (8001548 <hal_set_led_status+0x100>)
 8001522:	f001 feb3 	bl	800328c <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001526:	2200      	movs	r2, #0
 8001528:	2180      	movs	r1, #128	@ 0x80
 800152a:	4807      	ldr	r0, [pc, #28]	@ (8001548 <hal_set_led_status+0x100>)
 800152c:	f001 feae 	bl	800328c <HAL_GPIO_WritePin>
	        	HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001536:	4804      	ldr	r0, [pc, #16]	@ (8001548 <hal_set_led_status+0x100>)
 8001538:	f001 fea8 	bl	800328c <HAL_GPIO_WritePin>
	    }
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40020400 	.word	0x40020400

0800154c <hal_reset_device>:

void hal_reset_device(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001550:	2200      	movs	r2, #0
 8001552:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001556:	4807      	ldr	r0, [pc, #28]	@ (8001574 <hal_reset_device+0x28>)
 8001558:	f001 fe98 	bl	800328c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800155c:	200a      	movs	r0, #10
 800155e:	f000 ff99 	bl	8002494 <HAL_Delay>
	HAL_GPIO_WritePin(FPC2530_RST_N_GPIO_Port, FPC2530_RST_N_Pin, GPIO_PIN_SET);
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001568:	4802      	ldr	r0, [pc, #8]	@ (8001574 <hal_reset_device+0x28>)
 800156a:	f001 fe8f 	bl	800328c <HAL_GPIO_WritePin>
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40021000 	.word	0x40021000

08001578 <hal_set_if_config>:

void hal_set_if_config(hal_if_config_t config)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	switch(config) {
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b01      	cmp	r3, #1
 8001586:	d10c      	bne.n	80015a2 <hal_set_if_config+0x2a>
		case HAL_IF_CONFIG_UART:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001588:	2201      	movs	r2, #1
 800158a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800158e:	480d      	ldr	r0, [pc, #52]	@ (80015c4 <hal_set_if_config+0x4c>)
 8001590:	f001 fe7c 	bl	800328c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 8001594:	2200      	movs	r2, #0
 8001596:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800159a:	480b      	ldr	r0, [pc, #44]	@ (80015c8 <hal_set_if_config+0x50>)
 800159c:	f001 fe76 	bl	800328c <HAL_GPIO_WritePin>
			break;
 80015a0:	e00c      	b.n	80015bc <hal_set_if_config+0x44>
		case HAL_IF_CONFIG_SPI:
		default:
			HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015a8:	4806      	ldr	r0, [pc, #24]	@ (80015c4 <hal_set_if_config+0x4c>)
 80015aa:	f001 fe6f 	bl	800328c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FPC2530_IF_CFG_2_GPIO_Port, FPC2530_IF_CFG_2_Pin, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015b4:	4804      	ldr	r0, [pc, #16]	@ (80015c8 <hal_set_if_config+0x50>)
 80015b6:	f001 fe69 	bl	800328c <HAL_GPIO_WritePin>
			break;
 80015ba:	bf00      	nop
	}
}
 80015bc:	bf00      	nop
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40021400 	.word	0x40021400
 80015c8:	40021000 	.word	0x40021000

080015cc <process_state>:
    .on_identify = on_identify,
    .on_list_templates = on_list_templates
};

static void process_state(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
    app_state_t next_state = app_state;
 80015d2:	4b78      	ldr	r3, [pc, #480]	@ (80017b4 <process_state+0x1e8>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	77fb      	strb	r3, [r7, #31]

    switch(app_state) {
 80015d8:	4b76      	ldr	r3, [pc, #472]	@ (80017b4 <process_state+0x1e8>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b06      	cmp	r3, #6
 80015de:	f200 80c8 	bhi.w	8001772 <process_state+0x1a6>
 80015e2:	a201      	add	r2, pc, #4	@ (adr r2, 80015e8 <process_state+0x1c>)
 80015e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e8:	08001605 	.word	0x08001605
 80015ec:	08001619 	.word	0x08001619
 80015f0:	0800162d 	.word	0x0800162d
 80015f4:	08001693 	.word	0x08001693
 80015f8:	080016f5 	.word	0x080016f5
 80015fc:	0800171f 	.word	0x0800171f
 8001600:	08001749 	.word	0x08001749
        case APP_STATE_WAIT_READY:
            if (device_ready) {
 8001604:	4b6c      	ldr	r3, [pc, #432]	@ (80017b8 <process_state+0x1ec>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2b00      	cmp	r3, #0
 800160a:	f000 80b4 	beq.w	8001776 <process_state+0x1aa>
                next_state = APP_STATE_WAIT_VERSION;
 800160e:	2301      	movs	r3, #1
 8001610:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_version_request();
 8001612:	f7ff fb05 	bl	8000c20 <fpc_cmd_version_request>
            }
            break;
 8001616:	e0ae      	b.n	8001776 <process_state+0x1aa>
        case APP_STATE_WAIT_VERSION:
            if (version_read) {
 8001618:	4b68      	ldr	r3, [pc, #416]	@ (80017bc <process_state+0x1f0>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	f000 80ac 	beq.w	800177a <process_state+0x1ae>
                next_state = APP_STATE_WAIT_LIST_TEMPLATES;
 8001622:	2302      	movs	r3, #2
 8001624:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_list_templates_request();
 8001626:	f7ff fb85 	bl	8000d34 <fpc_cmd_list_templates_request>
            }
            break;
 800162a:	e0a6      	b.n	800177a <process_state+0x1ae>
        case APP_STATE_WAIT_LIST_TEMPLATES:
            if (list_templates_done) {
 800162c:	4b64      	ldr	r3, [pc, #400]	@ (80017c0 <process_state+0x1f4>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 80a4 	beq.w	800177e <process_state+0x1b2>
                if (n_templates_on_device < N_FINGERS_TO_ENROLL) {
 8001636:	4b63      	ldr	r3, [pc, #396]	@ (80017c4 <process_state+0x1f8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2b01      	cmp	r3, #1
 800163c:	dc18      	bgt.n	8001670 <process_state+0xa4>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 800163e:	f244 0345 	movw	r3, #16453	@ 0x4045
 8001642:	833b      	strh	r3, [r7, #24]
 8001644:	2300      	movs	r3, #0
 8001646:	837b      	strh	r3, [r7, #26]
                    n_fingers_to_enroll = N_FINGERS_TO_ENROLL - n_templates_on_device;
 8001648:	4b5e      	ldr	r3, [pc, #376]	@ (80017c4 <process_state+0x1f8>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f1c3 0302 	rsb	r3, r3, #2
 8001650:	4a5d      	ldr	r2, [pc, #372]	@ (80017c8 <process_state+0x1fc>)
 8001652:	6013      	str	r3, [r2, #0]
                    log_print("\nStarting enroll %d fingers\r\n", n_fingers_to_enroll);
 8001654:	4b5c      	ldr	r3, [pc, #368]	@ (80017c8 <process_state+0x1fc>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4619      	mov	r1, r3
 800165a:	485c      	ldr	r0, [pc, #368]	@ (80017cc <process_state+0x200>)
 800165c:	f7ff f80e 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_ENROLL;
 8001660:	2303      	movs	r3, #3
 8001662:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_enroll_request(&id_type);
 8001664:	f107 0318 	add.w	r3, r7, #24
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff faee 	bl	8000c4a <fpc_cmd_enroll_request>
                    log_print("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 800166e:	e086      	b.n	800177e <process_state+0x1b2>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001670:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001674:	82bb      	strh	r3, [r7, #20]
 8001676:	2300      	movs	r3, #0
 8001678:	82fb      	strh	r3, [r7, #22]
                    log_print("\nStarting identify\r\n");
 800167a:	4855      	ldr	r0, [pc, #340]	@ (80017d0 <process_state+0x204>)
 800167c:	f7fe fffe 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 8001680:	2304      	movs	r3, #4
 8001682:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	2100      	movs	r1, #0
 800168a:	4618      	mov	r0, r3
 800168c:	f7ff fb0b 	bl	8000ca6 <fpc_cmd_identify_request>
            break;
 8001690:	e075      	b.n	800177e <process_state+0x1b2>
        case APP_STATE_WAIT_ENROLL:
            if ((device_state & STATE_ENROLL) == 0) {
 8001692:	4b50      	ldr	r3, [pc, #320]	@ (80017d4 <process_state+0x208>)
 8001694:	881b      	ldrh	r3, [r3, #0]
 8001696:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d171      	bne.n	8001782 <process_state+0x1b6>
            	log_print("\nEnroll one finger done.\r\n");
 800169e:	484e      	ldr	r0, [pc, #312]	@ (80017d8 <process_state+0x20c>)
 80016a0:	f7fe ffec 	bl	800067c <log_print>
                n_fingers_to_enroll--;
 80016a4:	4b48      	ldr	r3, [pc, #288]	@ (80017c8 <process_state+0x1fc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3b01      	subs	r3, #1
 80016aa:	4a47      	ldr	r2, [pc, #284]	@ (80017c8 <process_state+0x1fc>)
 80016ac:	6013      	str	r3, [r2, #0]
                if (n_fingers_to_enroll > 0) {
 80016ae:	4b46      	ldr	r3, [pc, #280]	@ (80017c8 <process_state+0x1fc>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	dd0d      	ble.n	80016d2 <process_state+0x106>
                    fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 80016b6:	f244 0345 	movw	r3, #16453	@ 0x4045
 80016ba:	823b      	strh	r3, [r7, #16]
 80016bc:	2300      	movs	r3, #0
 80016be:	827b      	strh	r3, [r7, #18]
                    log_print("\nStarting enroll\r\n");
 80016c0:	4846      	ldr	r0, [pc, #280]	@ (80017dc <process_state+0x210>)
 80016c2:	f7fe ffdb 	bl	800067c <log_print>
                    fpc_cmd_enroll_request(&id_type);
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fabd 	bl	8000c4a <fpc_cmd_enroll_request>
                    log_print("\nStarting identify\r\n");
                    next_state = APP_STATE_WAIT_IDENTIFY;
                    fpc_cmd_identify_request(&id_type, 0);
                }
            }
            break;
 80016d0:	e057      	b.n	8001782 <process_state+0x1b6>
                    fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 80016d2:	f242 0323 	movw	r3, #8227	@ 0x2023
 80016d6:	81bb      	strh	r3, [r7, #12]
 80016d8:	2300      	movs	r3, #0
 80016da:	81fb      	strh	r3, [r7, #14]
                    log_print("\nStarting identify\r\n");
 80016dc:	483c      	ldr	r0, [pc, #240]	@ (80017d0 <process_state+0x204>)
 80016de:	f7fe ffcd 	bl	800067c <log_print>
                    next_state = APP_STATE_WAIT_IDENTIFY;
 80016e2:	2304      	movs	r3, #4
 80016e4:	77fb      	strb	r3, [r7, #31]
                    fpc_cmd_identify_request(&id_type, 0);
 80016e6:	f107 030c 	add.w	r3, r7, #12
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff fada 	bl	8000ca6 <fpc_cmd_identify_request>
            break;
 80016f2:	e046      	b.n	8001782 <process_state+0x1b6>
        case APP_STATE_WAIT_IDENTIFY:
            if ((device_state & STATE_IDENTIFY) == 0) {
 80016f4:	4b37      	ldr	r3, [pc, #220]	@ (80017d4 <process_state+0x208>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d142      	bne.n	8001786 <process_state+0x1ba>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 8001700:	f242 0323 	movw	r3, #8227	@ 0x2023
 8001704:	813b      	strh	r3, [r7, #8]
 8001706:	2300      	movs	r3, #0
 8001708:	817b      	strh	r3, [r7, #10]
                HAL_Delay(100);
 800170a:	2064      	movs	r0, #100	@ 0x64
 800170c:	f000 fec2 	bl	8002494 <HAL_Delay>
                fpc_cmd_identify_request(&id_type, 0);
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	2100      	movs	r1, #0
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fac5 	bl	8000ca6 <fpc_cmd_identify_request>
            }
            break;
 800171c:	e033      	b.n	8001786 <process_state+0x1ba>
        case APP_STATE_WAIT_ABORT:
            if ((device_state & (STATE_ENROLL | STATE_IDENTIFY)) == 0) {
 800171e:	4b2d      	ldr	r3, [pc, #180]	@ (80017d4 <process_state+0x208>)
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001726:	2b00      	cmp	r3, #0
 8001728:	d12f      	bne.n	800178a <process_state+0x1be>
                fpc_id_type_t id_type = {ID_TYPE_ALL, 0};
 800172a:	f242 0323 	movw	r3, #8227	@ 0x2023
 800172e:	80bb      	strh	r3, [r7, #4]
 8001730:	2300      	movs	r3, #0
 8001732:	80fb      	strh	r3, [r7, #6]
                log_print("\nDeleting templates.\r\n");
 8001734:	482a      	ldr	r0, [pc, #168]	@ (80017e0 <process_state+0x214>)
 8001736:	f7fe ffa1 	bl	800067c <log_print>
                next_state = APP_STATE_WAIT_DELETE_TEMPLATES;
 800173a:	2306      	movs	r3, #6
 800173c:	77fb      	strb	r3, [r7, #31]
                fpc_cmd_delete_template_request(&id_type);
 800173e:	1d3b      	adds	r3, r7, #4
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fb0c 	bl	8000d5e <fpc_cmd_delete_template_request>
            }
            break;
 8001746:	e020      	b.n	800178a <process_state+0x1be>
        // Will run after next status event is received in response to delete template request.
        case APP_STATE_WAIT_DELETE_TEMPLATES:
        {
            fpc_id_type_t id_type = {ID_TYPE_GENERATE_NEW, 0};
 8001748:	f244 0345 	movw	r3, #16453	@ 0x4045
 800174c:	803b      	strh	r3, [r7, #0]
 800174e:	2300      	movs	r3, #0
 8001750:	807b      	strh	r3, [r7, #2]
            n_fingers_to_enroll = N_FINGERS_TO_ENROLL;
 8001752:	4b1d      	ldr	r3, [pc, #116]	@ (80017c8 <process_state+0x1fc>)
 8001754:	2202      	movs	r2, #2
 8001756:	601a      	str	r2, [r3, #0]
            hal_set_led_status(HAL_LED_STATUS_WAITTOUCH);
 8001758:	2003      	movs	r0, #3
 800175a:	f7ff fe75 	bl	8001448 <hal_set_led_status>
            log_print("\nStarting enroll.\r\n");
 800175e:	4821      	ldr	r0, [pc, #132]	@ (80017e4 <process_state+0x218>)
 8001760:	f7fe ff8c 	bl	800067c <log_print>
            next_state = APP_STATE_WAIT_ENROLL;
 8001764:	2303      	movs	r3, #3
 8001766:	77fb      	strb	r3, [r7, #31]
            fpc_cmd_enroll_request(&id_type);
 8001768:	463b      	mov	r3, r7
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fa6d 	bl	8000c4a <fpc_cmd_enroll_request>
            break;
 8001770:	e00c      	b.n	800178c <process_state+0x1c0>
        }
        default:
            break;
 8001772:	bf00      	nop
 8001774:	e00a      	b.n	800178c <process_state+0x1c0>
            break;
 8001776:	bf00      	nop
 8001778:	e008      	b.n	800178c <process_state+0x1c0>
            break;
 800177a:	bf00      	nop
 800177c:	e006      	b.n	800178c <process_state+0x1c0>
            break;
 800177e:	bf00      	nop
 8001780:	e004      	b.n	800178c <process_state+0x1c0>
            break;
 8001782:	bf00      	nop
 8001784:	e002      	b.n	800178c <process_state+0x1c0>
            break;
 8001786:	bf00      	nop
 8001788:	e000      	b.n	800178c <process_state+0x1c0>
            break;
 800178a:	bf00      	nop
    }

    if (next_state != app_state) {
 800178c:	4b09      	ldr	r3, [pc, #36]	@ (80017b4 <process_state+0x1e8>)
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	7ffa      	ldrb	r2, [r7, #31]
 8001792:	429a      	cmp	r2, r3
 8001794:	d00a      	beq.n	80017ac <process_state+0x1e0>
    	log_print("State transition %d -> %d\r\n", app_state, next_state);
 8001796:	4b07      	ldr	r3, [pc, #28]	@ (80017b4 <process_state+0x1e8>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	4619      	mov	r1, r3
 800179c:	7ffb      	ldrb	r3, [r7, #31]
 800179e:	461a      	mov	r2, r3
 80017a0:	4811      	ldr	r0, [pc, #68]	@ (80017e8 <process_state+0x21c>)
 80017a2:	f7fe ff6b 	bl	800067c <log_print>
        app_state = next_state;
 80017a6:	4a03      	ldr	r2, [pc, #12]	@ (80017b4 <process_state+0x1e8>)
 80017a8:	7ffb      	ldrb	r3, [r7, #31]
 80017aa:	7013      	strb	r3, [r2, #0]
    }
}
 80017ac:	bf00      	nop
 80017ae:	3720      	adds	r7, #32
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	20000154 	.word	0x20000154
 80017b8:	20000158 	.word	0x20000158
 80017bc:	2000015c 	.word	0x2000015c
 80017c0:	20000160 	.word	0x20000160
 80017c4:	20000168 	.word	0x20000168
 80017c8:	20000014 	.word	0x20000014
 80017cc:	08005eac 	.word	0x08005eac
 80017d0:	08005ecc 	.word	0x08005ecc
 80017d4:	20000164 	.word	0x20000164
 80017d8:	08005ee4 	.word	0x08005ee4
 80017dc:	08005f00 	.word	0x08005f00
 80017e0:	08005f14 	.word	0x08005f14
 80017e4:	08005f2c 	.word	0x08005f2c
 80017e8:	08005f40 	.word	0x08005f40

080017ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
  fpc_result_t result;
  fpc_host_sample_init((fpc_cmd_callbacks_t*)&cmd_cb);
 80017f2:	4823      	ldr	r0, [pc, #140]	@ (8001880 <main+0x94>)
 80017f4:	f7ff fda2 	bl	800133c <fpc_host_sample_init>

  HAL_Init();
 80017f8:	f000 fdda 	bl	80023b0 <HAL_Init>
  SystemClock_Config();
 80017fc:	f000 f8e8 	bl	80019d0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001800:	f000 fa20 	bl	8001c44 <MX_GPIO_Init>
  MX_DMA_Init();
 8001804:	f000 f9d8 	bl	8001bb8 <MX_DMA_Init>
  MX_SPI1_Init();
 8001808:	f000 f94c 	bl	8001aa4 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 800180c:	f000 f980 	bl	8001b10 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001810:	f000 f9a8 	bl	8001b64 <MX_USART6_UART_Init>

  fpc_hal_init();
 8001814:	f7fe febc 	bl	8000590 <fpc_hal_init>
  hal_reset_device();
 8001818:	f7ff fe98 	bl	800154c <hal_reset_device>
  log_print("FPC2532 example app (UART)\r\n\n");
 800181c:	4819      	ldr	r0, [pc, #100]	@ (8001884 <main+0x98>)
 800181e:	f7fe ff2d 	bl	800067c <log_print>
  HAL_Delay(200);
 8001822:	20c8      	movs	r0, #200	@ 0xc8
 8001824:	f000 fe36 	bl	8002494 <HAL_Delay>

  // Run through supported commands
  while (1)
  {
	// Wait for device IRQ or button
	fpc_hal_wfi();
 8001828:	f7fe ff1e 	bl	8000668 <fpc_hal_wfi>

	if (hal_check_button_pressed() > 200) {
 800182c:	f7ff fda4 	bl	8001378 <hal_check_button_pressed>
 8001830:	4603      	mov	r3, r0
 8001832:	2bc8      	cmp	r3, #200	@ 0xc8
 8001834:	d907      	bls.n	8001846 <main+0x5a>
		log_print("\nButton pressed\r\n");
 8001836:	4814      	ldr	r0, [pc, #80]	@ (8001888 <main+0x9c>)
 8001838:	f7fe ff20 	bl	800067c <log_print>
		app_state = APP_STATE_WAIT_ABORT;
 800183c:	4b13      	ldr	r3, [pc, #76]	@ (800188c <main+0xa0>)
 800183e:	2205      	movs	r2, #5
 8001840:	701a      	strb	r2, [r3, #0]
		fpc_cmd_abort();
 8001842:	f7ff fa62 	bl	8000d0a <fpc_cmd_abort>
	}

	if (fpc_hal_data_available()) {
 8001846:	f7fe fef5 	bl	8000634 <fpc_hal_data_available>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0eb      	beq.n	8001828 <main+0x3c>
		result = fpc_host_sample_handle_rx_data();
 8001850:	f7ff fd24 	bl	800129c <fpc_host_sample_handle_rx_data>
 8001854:	4603      	mov	r3, r0
 8001856:	80fb      	strh	r3, [r7, #6]
		if (result != FPC_RESULT_OK && result != FPC_PENDING_OPERATION) {
 8001858:	88fb      	ldrh	r3, [r7, #6]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00c      	beq.n	8001878 <main+0x8c>
 800185e:	88fb      	ldrh	r3, [r7, #6]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d009      	beq.n	8001878 <main+0x8c>
			log_print("Bad incoming data (%d). Wait and try again in some sec\r\n", result);
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	4619      	mov	r1, r3
 8001868:	4809      	ldr	r0, [pc, #36]	@ (8001890 <main+0xa4>)
 800186a:	f7fe ff07 	bl	800067c <log_print>
			HAL_Delay(100);
 800186e:	2064      	movs	r0, #100	@ 0x64
 8001870:	f000 fe10 	bl	8002494 <HAL_Delay>
			uart_host_rx_data_clear();
 8001874:	f7ff f902 	bl	8000a7c <uart_host_rx_data_clear>
		}
		process_state();
 8001878:	f7ff fea8 	bl	80015cc <process_state>
	fpc_hal_wfi();
 800187c:	e7d4      	b.n	8001828 <main+0x3c>
 800187e:	bf00      	nop
 8001880:	08006078 	.word	0x08006078
 8001884:	08005f5c 	.word	0x08005f5c
 8001888:	08005f7c 	.word	0x08005f7c
 800188c:	20000154 	.word	0x20000154
 8001890:	08005f90 	.word	0x08005f90

08001894 <on_error>:
  }
}

/* Command callbacks */
void on_error(uint16_t error)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	4603      	mov	r3, r0
 800189c:	80fb      	strh	r3, [r7, #6]
	hal_set_led_status(HAL_LED_STATUS_ERROR);
 800189e:	2006      	movs	r0, #6
 80018a0:	f7ff fdd2 	bl	8001448 <hal_set_led_status>
	log_print("Got error %d.\r\n", error);
 80018a4:	88fb      	ldrh	r3, [r7, #6]
 80018a6:	4619      	mov	r1, r3
 80018a8:	4804      	ldr	r0, [pc, #16]	@ (80018bc <on_error+0x28>)
 80018aa:	f7fe fee7 	bl	800067c <log_print>
	quit = 1;
 80018ae:	4b04      	ldr	r3, [pc, #16]	@ (80018c0 <on_error+0x2c>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	601a      	str	r2, [r3, #0]
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	08005fcc 	.word	0x08005fcc
 80018c0:	20000150 	.word	0x20000150

080018c4 <on_status>:

void on_status(uint16_t event, uint16_t state)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	4603      	mov	r3, r0
 80018cc:	460a      	mov	r2, r1
 80018ce:	80fb      	strh	r3, [r7, #6]
 80018d0:	4613      	mov	r3, r2
 80018d2:	80bb      	strh	r3, [r7, #4]
	if (state & STATE_APP_FW_READY) {
 80018d4:	88bb      	ldrh	r3, [r7, #4]
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <on_status+0x20>
		device_ready = 1;
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <on_status+0x34>)
 80018e0:	2201      	movs	r2, #1
 80018e2:	601a      	str	r2, [r3, #0]
	}
	device_state = state;
 80018e4:	4a05      	ldr	r2, [pc, #20]	@ (80018fc <on_status+0x38>)
 80018e6:	88bb      	ldrh	r3, [r7, #4]
 80018e8:	8013      	strh	r3, [r2, #0]
}
 80018ea:	bf00      	nop
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20000158 	.word	0x20000158
 80018fc:	20000164 	.word	0x20000164

08001900 <on_version>:

void on_version(char* version)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	log_print("Got version: %s\r\n", version);
 8001908:	6879      	ldr	r1, [r7, #4]
 800190a:	4805      	ldr	r0, [pc, #20]	@ (8001920 <on_version+0x20>)
 800190c:	f7fe feb6 	bl	800067c <log_print>
	version_read = 1;
 8001910:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <on_version+0x24>)
 8001912:	2201      	movs	r2, #1
 8001914:	601a      	str	r2, [r3, #0]
}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	08005fdc 	.word	0x08005fdc
 8001924:	2000015c 	.word	0x2000015c

08001928 <on_enroll>:

void on_enroll(uint8_t feedback, uint8_t samples_remaining)
{
 8001928:	b590      	push	{r4, r7, lr}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	460a      	mov	r2, r1
 8001932:	71fb      	strb	r3, [r7, #7]
 8001934:	4613      	mov	r3, r2
 8001936:	71bb      	strb	r3, [r7, #6]
	extern char *get_enroll_feedback_str_(uint8_t feedback);
	log_print("Enroll samples remaining: %d, feedback: %s (%d)\r\n", samples_remaining,
 8001938:	79bc      	ldrb	r4, [r7, #6]
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff f8f7 	bl	8000b30 <get_enroll_feedback_str_>
 8001942:	4602      	mov	r2, r0
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4621      	mov	r1, r4
 8001948:	4803      	ldr	r0, [pc, #12]	@ (8001958 <on_enroll+0x30>)
 800194a:	f7fe fe97 	bl	800067c <log_print>
			get_enroll_feedback_str_(feedback), feedback);
}
 800194e:	bf00      	nop
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	bd90      	pop	{r4, r7, pc}
 8001956:	bf00      	nop
 8001958:	08005ff0 	.word	0x08005ff0

0800195c <on_identify>:

void on_identify(int is_match, uint16_t id)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	807b      	strh	r3, [r7, #2]
	if (is_match) {
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d008      	beq.n	8001980 <on_identify+0x24>
		hal_set_led_status(HAL_LED_STATUS_MATCH);
 800196e:	2001      	movs	r0, #1
 8001970:	f7ff fd6a 	bl	8001448 <hal_set_led_status>
		log_print("Identify match on id %d\r\n", id);
 8001974:	887b      	ldrh	r3, [r7, #2]
 8001976:	4619      	mov	r1, r3
 8001978:	4806      	ldr	r0, [pc, #24]	@ (8001994 <on_identify+0x38>)
 800197a:	f7fe fe7f 	bl	800067c <log_print>
    }
    else {
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
	    log_print("Identify no match\r\n");
    }
}
 800197e:	e005      	b.n	800198c <on_identify+0x30>
	    hal_set_led_status(HAL_LED_STATUS_NO_MATCH);
 8001980:	2002      	movs	r0, #2
 8001982:	f7ff fd61 	bl	8001448 <hal_set_led_status>
	    log_print("Identify no match\r\n");
 8001986:	4804      	ldr	r0, [pc, #16]	@ (8001998 <on_identify+0x3c>)
 8001988:	f7fe fe78 	bl	800067c <log_print>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	08006024 	.word	0x08006024
 8001998:	08006040 	.word	0x08006040

0800199c <on_list_templates>:

void on_list_templates(int num_templates, uint16_t *template_ids)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	6039      	str	r1, [r7, #0]
    log_print("Found %d template(s) on device\r\n", num_templates);
 80019a6:	6879      	ldr	r1, [r7, #4]
 80019a8:	4806      	ldr	r0, [pc, #24]	@ (80019c4 <on_list_templates+0x28>)
 80019aa:	f7fe fe67 	bl	800067c <log_print>

    list_templates_done = 1;
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <on_list_templates+0x2c>)
 80019b0:	2201      	movs	r2, #1
 80019b2:	601a      	str	r2, [r3, #0]
    n_templates_on_device = num_templates;
 80019b4:	4a05      	ldr	r2, [pc, #20]	@ (80019cc <on_list_templates+0x30>)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	6013      	str	r3, [r2, #0]
}
 80019ba:	bf00      	nop
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	08006054 	.word	0x08006054
 80019c8:	20000160 	.word	0x20000160
 80019cc:	20000168 	.word	0x20000168

080019d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b094      	sub	sp, #80	@ 0x50
 80019d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	f107 0320 	add.w	r3, r7, #32
 80019da:	2230      	movs	r2, #48	@ 0x30
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f003 fdb8 	bl	8005554 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019f4:	2300      	movs	r3, #0
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	4b28      	ldr	r3, [pc, #160]	@ (8001a9c <SystemClock_Config+0xcc>)
 80019fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fc:	4a27      	ldr	r2, [pc, #156]	@ (8001a9c <SystemClock_Config+0xcc>)
 80019fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a04:	4b25      	ldr	r3, [pc, #148]	@ (8001a9c <SystemClock_Config+0xcc>)
 8001a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a0c:	60bb      	str	r3, [r7, #8]
 8001a0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a10:	2300      	movs	r3, #0
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	4b22      	ldr	r3, [pc, #136]	@ (8001aa0 <SystemClock_Config+0xd0>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001a1c:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <SystemClock_Config+0xd0>)
 8001a1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <SystemClock_Config+0xd0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a30:	2302      	movs	r3, #2
 8001a32:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a34:	2301      	movs	r3, #1
 8001a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a38:	2310      	movs	r3, #16
 8001a3a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a40:	2300      	movs	r3, #0
 8001a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a44:	2308      	movs	r3, #8
 8001a46:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001a48:	2360      	movs	r3, #96	@ 0x60
 8001a4a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a50:	2304      	movs	r3, #4
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a54:	f107 0320 	add.w	r3, r7, #32
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f001 fc63 	bl	8003324 <HAL_RCC_OscConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001a64:	f000 f9e4 	bl	8001e30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a68:	230f      	movs	r3, #15
 8001a6a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001a70:	2380      	movs	r3, #128	@ 0x80
 8001a72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a78:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	2101      	movs	r1, #1
 8001a84:	4618      	mov	r0, r3
 8001a86:	f001 fec5 	bl	8003814 <HAL_RCC_ClockConfig>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001a90:	f000 f9ce 	bl	8001e30 <Error_Handler>
  }
}
 8001a94:	bf00      	nop
 8001a96:	3750      	adds	r7, #80	@ 0x50
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40007000 	.word	0x40007000

08001aa4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001aaa:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <MX_SPI1_Init+0x68>)
 8001aac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aae:	4b16      	ldr	r3, [pc, #88]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ab0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ab4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001abc:	4b12      	ldr	r3, [pc, #72]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ac2:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ace:	4b0e      	ldr	r3, [pc, #56]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ad0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ad4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001adc:	4b0a      	ldr	r3, [pc, #40]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ae2:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae8:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aee:	4b06      	ldr	r3, [pc, #24]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001af0:	220a      	movs	r2, #10
 8001af2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001af4:	4804      	ldr	r0, [pc, #16]	@ (8001b08 <MX_SPI1_Init+0x64>)
 8001af6:	f002 f86d 	bl	8003bd4 <HAL_SPI_Init>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001b00:	f000 f996 	bl	8001e30 <Error_Handler>
  }
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	2000016c 	.word	0x2000016c
 8001b0c:	40013000 	.word	0x40013000

08001b10 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001b14:	4b11      	ldr	r3, [pc, #68]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b16:	4a12      	ldr	r2, [pc, #72]	@ (8001b60 <MX_USART3_UART_Init+0x50>)
 8001b18:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001b1a:	4b10      	ldr	r3, [pc, #64]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b20:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001b22:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001b28:	4b0c      	ldr	r3, [pc, #48]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001b34:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b36:	220c      	movs	r2, #12
 8001b38:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b3a:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001b46:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <MX_USART3_UART_Init+0x4c>)
 8001b48:	f002 f8cd 	bl	8003ce6 <HAL_UART_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001b52:	f000 f96d 	bl	8001e30 <Error_Handler>
  }
}
 8001b56:	bf00      	nop
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	200001c4 	.word	0x200001c4
 8001b60:	40004800 	.word	0x40004800

08001b64 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  huart6.Instance = USART6;
 8001b68:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b6a:	4a12      	ldr	r2, [pc, #72]	@ (8001bb4 <MX_USART6_UART_Init+0x50>)
 8001b6c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8001b6e:	4b10      	ldr	r3, [pc, #64]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b70:	f44f 2261 	mov.w	r2, #921600	@ 0xe1000
 8001b74:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001b76:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001b82:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001b88:	4b09      	ldr	r3, [pc, #36]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b8e:	4b08      	ldr	r3, [pc, #32]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001b9a:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <MX_USART6_UART_Init+0x4c>)
 8001b9c:	f002 f8a3 	bl	8003ce6 <HAL_UART_Init>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001ba6:	f000 f943 	bl	8001e30 <Error_Handler>
  }
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	2000020c 	.word	0x2000020c
 8001bb4:	40011400 	.word	0x40011400

08001bb8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	607b      	str	r3, [r7, #4]
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001bc8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bce:	4b1c      	ldr	r3, [pc, #112]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bd6:	607b      	str	r3, [r7, #4]
 8001bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	603b      	str	r3, [r7, #0]
 8001bde:	4b18      	ldr	r3, [pc, #96]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a17      	ldr	r2, [pc, #92]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001be4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b15      	ldr	r3, [pc, #84]	@ (8001c40 <MX_DMA_Init+0x88>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bf2:	603b      	str	r3, [r7, #0]
 8001bf4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2102      	movs	r1, #2
 8001bfa:	200c      	movs	r0, #12
 8001bfc:	f000 fd49 	bl	8002692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001c00:	200c      	movs	r0, #12
 8001c02:	f000 fd62 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 3, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2103      	movs	r1, #3
 8001c0a:	200e      	movs	r0, #14
 8001c0c:	f000 fd41 	bl	8002692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001c10:	200e      	movs	r0, #14
 8001c12:	f000 fd5a 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 4, 0);
 8001c16:	2200      	movs	r2, #0
 8001c18:	2104      	movs	r1, #4
 8001c1a:	2039      	movs	r0, #57	@ 0x39
 8001c1c:	f000 fd39 	bl	8002692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001c20:	2039      	movs	r0, #57	@ 0x39
 8001c22:	f000 fd52 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2105      	movs	r1, #5
 8001c2a:	2045      	movs	r0, #69	@ 0x45
 8001c2c:	f000 fd31 	bl	8002692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001c30:	2045      	movs	r0, #69	@ 0x45
 8001c32:	f000 fd4a 	bl	80026ca <HAL_NVIC_EnableIRQ>

}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800

08001c44 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08c      	sub	sp, #48	@ 0x30
 8001c48:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4a:	f107 031c 	add.w	r3, r7, #28
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	61bb      	str	r3, [r7, #24]
 8001c5e:	4b6e      	ldr	r3, [pc, #440]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	4a6d      	ldr	r2, [pc, #436]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c64:	f043 0304 	orr.w	r3, r3, #4
 8001c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6a:	4b6b      	ldr	r3, [pc, #428]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f003 0304 	and.w	r3, r3, #4
 8001c72:	61bb      	str	r3, [r7, #24]
 8001c74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	2300      	movs	r3, #0
 8001c78:	617b      	str	r3, [r7, #20]
 8001c7a:	4b67      	ldr	r3, [pc, #412]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7e:	4a66      	ldr	r2, [pc, #408]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c80:	f043 0301 	orr.w	r3, r3, #1
 8001c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c86:	4b64      	ldr	r3, [pc, #400]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8a:	f003 0301 	and.w	r3, r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
 8001c90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
 8001c96:	4b60      	ldr	r3, [pc, #384]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	4a5f      	ldr	r2, [pc, #380]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001c9c:	f043 0302 	orr.w	r3, r3, #2
 8001ca0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ca2:	4b5d      	ldr	r3, [pc, #372]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ca6:	f003 0302 	and.w	r3, r3, #2
 8001caa:	613b      	str	r3, [r7, #16]
 8001cac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60fb      	str	r3, [r7, #12]
 8001cb2:	4b59      	ldr	r3, [pc, #356]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	4a58      	ldr	r2, [pc, #352]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cb8:	f043 0320 	orr.w	r3, r3, #32
 8001cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cbe:	4b56      	ldr	r3, [pc, #344]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc2:	f003 0320 	and.w	r3, r3, #32
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60bb      	str	r3, [r7, #8]
 8001cce:	4b52      	ldr	r3, [pc, #328]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a51      	ldr	r2, [pc, #324]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cd4:	f043 0310 	orr.w	r3, r3, #16
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b4f      	ldr	r3, [pc, #316]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 0310 	and.w	r3, r3, #16
 8001ce2:	60bb      	str	r3, [r7, #8]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
 8001cea:	4b4b      	ldr	r3, [pc, #300]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	4a4a      	ldr	r2, [pc, #296]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cf0:	f043 0308 	orr.w	r3, r3, #8
 8001cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf6:	4b48      	ldr	r3, [pc, #288]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfa:	f003 0308 	and.w	r3, r3, #8
 8001cfe:	607b      	str	r3, [r7, #4]
 8001d00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	603b      	str	r3, [r7, #0]
 8001d06:	4b44      	ldr	r3, [pc, #272]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a43      	ldr	r2, [pc, #268]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001d0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b41      	ldr	r3, [pc, #260]	@ (8001e18 <MX_GPIO_Init+0x1d4>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d1a:	603b      	str	r3, [r7, #0]
 8001d1c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f244 0181 	movw	r1, #16513	@ 0x4081
 8001d24:	483d      	ldr	r0, [pc, #244]	@ (8001e1c <MX_GPIO_Init+0x1d8>)
 8001d26:	f001 fab1 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_IF_CFG_1_GPIO_Port, FPC2530_IF_CFG_1_Pin, GPIO_PIN_SET);
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d30:	483b      	ldr	r0, [pc, #236]	@ (8001e20 <MX_GPIO_Init+0x1dc>)
 8001d32:	f001 faab 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin, GPIO_PIN_RESET);
 8001d36:	2200      	movs	r2, #0
 8001d38:	f44f 5120 	mov.w	r1, #10240	@ 0x2800
 8001d3c:	4839      	ldr	r0, [pc, #228]	@ (8001e24 <MX_GPIO_Init+0x1e0>)
 8001d3e:	f001 faa5 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FPC2530_CS_N_GPIO_Port, FPC2530_CS_N_Pin, GPIO_PIN_SET);
 8001d42:	2201      	movs	r2, #1
 8001d44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d48:	4837      	ldr	r0, [pc, #220]	@ (8001e28 <MX_GPIO_Init+0x1e4>)
 8001d4a:	f001 fa9f 	bl	800328c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001d4e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d54:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001d58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001d5e:	f107 031c 	add.w	r3, r7, #28
 8001d62:	4619      	mov	r1, r3
 8001d64:	4831      	ldr	r0, [pc, #196]	@ (8001e2c <MX_GPIO_Init+0x1e8>)
 8001d66:	f001 f8cd 	bl	8002f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED3_Pin|LED2_Pin;
 8001d6a:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	2301      	movs	r3, #1
 8001d72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d74:	2300      	movs	r3, #0
 8001d76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d7c:	f107 031c 	add.w	r3, r7, #28
 8001d80:	4619      	mov	r1, r3
 8001d82:	4826      	ldr	r0, [pc, #152]	@ (8001e1c <MX_GPIO_Init+0x1d8>)
 8001d84:	f001 f8be 	bl	8002f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IF_CFG_1_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_1_Pin;
 8001d88:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d96:	2300      	movs	r3, #0
 8001d98:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_IF_CFG_1_GPIO_Port, &GPIO_InitStruct);
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	4619      	mov	r1, r3
 8001da0:	481f      	ldr	r0, [pc, #124]	@ (8001e20 <MX_GPIO_Init+0x1dc>)
 8001da2:	f001 f8af 	bl	8002f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_IRQ_Pin */
  GPIO_InitStruct.Pin = FPC2530_IRQ_Pin;
 8001da6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001daa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001dac:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(FPC2530_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	4818      	ldr	r0, [pc, #96]	@ (8001e20 <MX_GPIO_Init+0x1dc>)
 8001dbe:	f001 f8a1 	bl	8002f04 <HAL_GPIO_Init>

  /*Configure GPIO pins : FPC2530_IF_CFG_2_Pin FPC2530_RST_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_IF_CFG_2_Pin|FPC2530_RST_N_Pin;
 8001dc2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001dd4:	f107 031c 	add.w	r3, r7, #28
 8001dd8:	4619      	mov	r1, r3
 8001dda:	4812      	ldr	r0, [pc, #72]	@ (8001e24 <MX_GPIO_Init+0x1e0>)
 8001ddc:	f001 f892 	bl	8002f04 <HAL_GPIO_Init>

  /*Configure GPIO pin : FPC2530_CS_N_Pin */
  GPIO_InitStruct.Pin = FPC2530_CS_N_Pin;
 8001de0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001de6:	2301      	movs	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dee:	2300      	movs	r3, #0
 8001df0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FPC2530_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	4619      	mov	r1, r3
 8001df8:	480b      	ldr	r0, [pc, #44]	@ (8001e28 <MX_GPIO_Init+0x1e4>)
 8001dfa:	f001 f883 	bl	8002f04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2101      	movs	r1, #1
 8001e02:	2028      	movs	r0, #40	@ 0x28
 8001e04:	f000 fc45 	bl	8002692 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001e08:	2028      	movs	r0, #40	@ 0x28
 8001e0a:	f000 fc5e 	bl	80026ca <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001e0e:	bf00      	nop
 8001e10:	3730      	adds	r7, #48	@ 0x30
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023800 	.word	0x40023800
 8001e1c:	40020400 	.word	0x40020400
 8001e20:	40021400 	.word	0x40021400
 8001e24:	40021000 	.word	0x40021000
 8001e28:	40020c00 	.word	0x40020c00
 8001e2c:	40020800 	.word	0x40020800

08001e30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e34:	b672      	cpsid	i
}
 8001e36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e38:	bf00      	nop
 8001e3a:	e7fd      	b.n	8001e38 <Error_Handler+0x8>

08001e3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	607b      	str	r3, [r7, #4]
 8001e46:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e52:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e5a:	607b      	str	r3, [r7, #4]
 8001e5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	603b      	str	r3, [r7, #0]
 8001e62:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e66:	4a08      	ldr	r2, [pc, #32]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e6e:	4b06      	ldr	r3, [pc, #24]	@ (8001e88 <HAL_MspInit+0x4c>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e76:	603b      	str	r3, [r7, #0]
 8001e78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800

08001e8c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	@ 0x28
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	2200      	movs	r2, #0
 8001e9a:	601a      	str	r2, [r3, #0]
 8001e9c:	605a      	str	r2, [r3, #4]
 8001e9e:	609a      	str	r2, [r3, #8]
 8001ea0:	60da      	str	r2, [r3, #12]
 8001ea2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a19      	ldr	r2, [pc, #100]	@ (8001f10 <HAL_SPI_MspInit+0x84>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d12b      	bne.n	8001f06 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	4b18      	ldr	r3, [pc, #96]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb6:	4a17      	ldr	r2, [pc, #92]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ebe:	4b15      	ldr	r3, [pc, #84]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	4b11      	ldr	r3, [pc, #68]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	4a10      	ldr	r2, [pc, #64]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eda:	4b0e      	ldr	r3, [pc, #56]	@ (8001f14 <HAL_SPI_MspInit+0x88>)
 8001edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ee6:	23e0      	movs	r3, #224	@ 0xe0
 8001ee8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eea:	2302      	movs	r3, #2
 8001eec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ef2:	2303      	movs	r3, #3
 8001ef4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ef6:	2305      	movs	r3, #5
 8001ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efa:	f107 0314 	add.w	r3, r7, #20
 8001efe:	4619      	mov	r1, r3
 8001f00:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <HAL_SPI_MspInit+0x8c>)
 8001f02:	f000 ffff 	bl	8002f04 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f06:	bf00      	nop
 8001f08:	3728      	adds	r7, #40	@ 0x28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40013000 	.word	0x40013000
 8001f14:	40023800 	.word	0x40023800
 8001f18:	40020000 	.word	0x40020000

08001f1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b08c      	sub	sp, #48	@ 0x30
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f24:	f107 031c 	add.w	r3, r7, #28
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
 8001f30:	60da      	str	r2, [r3, #12]
 8001f32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a9a      	ldr	r2, [pc, #616]	@ (80021a4 <HAL_UART_MspInit+0x288>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	f040 8094 	bne.w	8002068 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f40:	2300      	movs	r3, #0
 8001f42:	61bb      	str	r3, [r7, #24]
 8001f44:	4b98      	ldr	r3, [pc, #608]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f48:	4a97      	ldr	r2, [pc, #604]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f50:	4b95      	ldr	r3, [pc, #596]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f58:	61bb      	str	r3, [r7, #24]
 8001f5a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	4b91      	ldr	r3, [pc, #580]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	4a90      	ldr	r2, [pc, #576]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f66:	f043 0308 	orr.w	r3, r3, #8
 8001f6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f6c:	4b8e      	ldr	r3, [pc, #568]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8001f6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f78:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7e:	2302      	movs	r3, #2
 8001f80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f82:	2300      	movs	r3, #0
 8001f84:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f86:	2303      	movs	r3, #3
 8001f88:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f8a:	2307      	movs	r3, #7
 8001f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f8e:	f107 031c 	add.w	r3, r7, #28
 8001f92:	4619      	mov	r1, r3
 8001f94:	4885      	ldr	r0, [pc, #532]	@ (80021ac <HAL_UART_MspInit+0x290>)
 8001f96:	f000 ffb5 	bl	8002f04 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001f9a:	4b85      	ldr	r3, [pc, #532]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001f9c:	4a85      	ldr	r2, [pc, #532]	@ (80021b4 <HAL_UART_MspInit+0x298>)
 8001f9e:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001fa0:	4b83      	ldr	r3, [pc, #524]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fa2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001fa6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fa8:	4b81      	ldr	r3, [pc, #516]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fae:	4b80      	ldr	r3, [pc, #512]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fb4:	4b7e      	ldr	r3, [pc, #504]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fba:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fbc:	4b7c      	ldr	r3, [pc, #496]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fc2:	4b7b      	ldr	r3, [pc, #492]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001fc8:	4b79      	ldr	r3, [pc, #484]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001fce:	4b78      	ldr	r3, [pc, #480]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fd0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fd4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fd6:	4b76      	ldr	r3, [pc, #472]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001fdc:	4874      	ldr	r0, [pc, #464]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001fde:	f000 fb8f 	bl	8002700 <HAL_DMA_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001fe8:	f7ff ff22 	bl	8001e30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a70      	ldr	r2, [pc, #448]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001ff0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ff2:	4a6f      	ldr	r2, [pc, #444]	@ (80021b0 <HAL_UART_MspInit+0x294>)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8001ffa:	4a70      	ldr	r2, [pc, #448]	@ (80021bc <HAL_UART_MspInit+0x2a0>)
 8001ffc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001ffe:	4b6e      	ldr	r3, [pc, #440]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002000:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002004:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002006:	4b6c      	ldr	r3, [pc, #432]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002008:	2240      	movs	r2, #64	@ 0x40
 800200a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800200c:	4b6a      	ldr	r3, [pc, #424]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002012:	4b69      	ldr	r3, [pc, #420]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002018:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800201a:	4b67      	ldr	r3, [pc, #412]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 800201c:	2200      	movs	r2, #0
 800201e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002020:	4b65      	ldr	r3, [pc, #404]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002022:	2200      	movs	r2, #0
 8002024:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002026:	4b64      	ldr	r3, [pc, #400]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002028:	2200      	movs	r2, #0
 800202a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800202c:	4b62      	ldr	r3, [pc, #392]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 800202e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002032:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002034:	4b60      	ldr	r3, [pc, #384]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002036:	2200      	movs	r2, #0
 8002038:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800203a:	485f      	ldr	r0, [pc, #380]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 800203c:	f000 fb60 	bl	8002700 <HAL_DMA_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002046:	f7ff fef3 	bl	8001e30 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a5a      	ldr	r2, [pc, #360]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 800204e:	639a      	str	r2, [r3, #56]	@ 0x38
 8002050:	4a59      	ldr	r2, [pc, #356]	@ (80021b8 <HAL_UART_MspInit+0x29c>)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002056:	2200      	movs	r2, #0
 8002058:	2100      	movs	r1, #0
 800205a:	2027      	movs	r0, #39	@ 0x27
 800205c:	f000 fb19 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002060:	2027      	movs	r0, #39	@ 0x27
 8002062:	f000 fb32 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002066:	e099      	b.n	800219c <HAL_UART_MspInit+0x280>
  else if(huart->Instance==USART6)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a54      	ldr	r2, [pc, #336]	@ (80021c0 <HAL_UART_MspInit+0x2a4>)
 800206e:	4293      	cmp	r3, r2
 8002070:	f040 8094 	bne.w	800219c <HAL_UART_MspInit+0x280>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002074:	2300      	movs	r3, #0
 8002076:	613b      	str	r3, [r7, #16]
 8002078:	4b4b      	ldr	r3, [pc, #300]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 800207a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800207c:	4a4a      	ldr	r2, [pc, #296]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 800207e:	f043 0320 	orr.w	r3, r3, #32
 8002082:	6453      	str	r3, [r2, #68]	@ 0x44
 8002084:	4b48      	ldr	r3, [pc, #288]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8002086:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002088:	f003 0320 	and.w	r3, r3, #32
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	4b44      	ldr	r3, [pc, #272]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 8002096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002098:	4a43      	ldr	r2, [pc, #268]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 800209a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800209e:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a0:	4b41      	ldr	r3, [pc, #260]	@ (80021a8 <HAL_UART_MspInit+0x28c>)
 80020a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020a8:	60fb      	str	r3, [r7, #12]
 80020aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 80020ac:	f44f 4384 	mov.w	r3, #16896	@ 0x4200
 80020b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020b2:	2302      	movs	r3, #2
 80020b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b6:	2300      	movs	r3, #0
 80020b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ba:	2303      	movs	r3, #3
 80020bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80020be:	2308      	movs	r3, #8
 80020c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80020c2:	f107 031c 	add.w	r3, r7, #28
 80020c6:	4619      	mov	r1, r3
 80020c8:	483e      	ldr	r0, [pc, #248]	@ (80021c4 <HAL_UART_MspInit+0x2a8>)
 80020ca:	f000 ff1b 	bl	8002f04 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80020ce:	4b3e      	ldr	r3, [pc, #248]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020d0:	4a3e      	ldr	r2, [pc, #248]	@ (80021cc <HAL_UART_MspInit+0x2b0>)
 80020d2:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80020d4:	4b3c      	ldr	r3, [pc, #240]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020d6:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80020da:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020dc:	4b3a      	ldr	r3, [pc, #232]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020de:	2200      	movs	r2, #0
 80020e0:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80020e2:	4b39      	ldr	r3, [pc, #228]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020e8:	4b37      	ldr	r3, [pc, #220]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020ea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020ee:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80020f0:	4b35      	ldr	r3, [pc, #212]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80020f6:	4b34      	ldr	r3, [pc, #208]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80020fc:	4b32      	ldr	r3, [pc, #200]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 80020fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002102:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002104:	4b30      	ldr	r3, [pc, #192]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 8002106:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800210a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800210c:	4b2e      	ldr	r3, [pc, #184]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 800210e:	2200      	movs	r2, #0
 8002110:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002112:	482d      	ldr	r0, [pc, #180]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 8002114:	f000 faf4 	bl	8002700 <HAL_DMA_Init>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_UART_MspInit+0x206>
      Error_Handler();
 800211e:	f7ff fe87 	bl	8001e30 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	4a28      	ldr	r2, [pc, #160]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002128:	4a27      	ldr	r2, [pc, #156]	@ (80021c8 <HAL_UART_MspInit+0x2ac>)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 800212e:	4b28      	ldr	r3, [pc, #160]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002130:	4a28      	ldr	r2, [pc, #160]	@ (80021d4 <HAL_UART_MspInit+0x2b8>)
 8002132:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 8002134:	4b26      	ldr	r3, [pc, #152]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002136:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800213a:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800213c:	4b24      	ldr	r3, [pc, #144]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 800213e:	2240      	movs	r2, #64	@ 0x40
 8002140:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002142:	4b23      	ldr	r3, [pc, #140]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002144:	2200      	movs	r2, #0
 8002146:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002148:	4b21      	ldr	r3, [pc, #132]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 800214a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800214e:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002150:	4b1f      	ldr	r3, [pc, #124]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002152:	2200      	movs	r2, #0
 8002154:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002156:	4b1e      	ldr	r3, [pc, #120]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002158:	2200      	movs	r2, #0
 800215a:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800215c:	4b1c      	ldr	r3, [pc, #112]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 800215e:	2200      	movs	r2, #0
 8002160:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002162:	4b1b      	ldr	r3, [pc, #108]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002164:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002168:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800216a:	4b19      	ldr	r3, [pc, #100]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 800216c:	2200      	movs	r2, #0
 800216e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8002170:	4817      	ldr	r0, [pc, #92]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002172:	f000 fac5 	bl	8002700 <HAL_DMA_Init>
 8002176:	4603      	mov	r3, r0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <HAL_UART_MspInit+0x264>
      Error_Handler();
 800217c:	f7ff fe58 	bl	8001e30 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4a13      	ldr	r2, [pc, #76]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002184:	639a      	str	r2, [r3, #56]	@ 0x38
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <HAL_UART_MspInit+0x2b4>)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800218c:	2200      	movs	r2, #0
 800218e:	2100      	movs	r1, #0
 8002190:	2047      	movs	r0, #71	@ 0x47
 8002192:	f000 fa7e 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002196:	2047      	movs	r0, #71	@ 0x47
 8002198:	f000 fa97 	bl	80026ca <HAL_NVIC_EnableIRQ>
}
 800219c:	bf00      	nop
 800219e:	3730      	adds	r7, #48	@ 0x30
 80021a0:	46bd      	mov	sp, r7
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40004800 	.word	0x40004800
 80021a8:	40023800 	.word	0x40023800
 80021ac:	40020c00 	.word	0x40020c00
 80021b0:	20000254 	.word	0x20000254
 80021b4:	40026028 	.word	0x40026028
 80021b8:	200002b4 	.word	0x200002b4
 80021bc:	40026058 	.word	0x40026058
 80021c0:	40011400 	.word	0x40011400
 80021c4:	40021800 	.word	0x40021800
 80021c8:	20000314 	.word	0x20000314
 80021cc:	40026428 	.word	0x40026428
 80021d0:	20000374 	.word	0x20000374
 80021d4:	400264a0 	.word	0x400264a0

080021d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <NMI_Handler+0x4>

080021e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <HardFault_Handler+0x4>

080021e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <MemManage_Handler+0x4>

080021f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <BusFault_Handler+0x4>

080021f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <UsageFault_Handler+0x4>

08002200 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800222e:	f000 f911 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <DMA1_Stream1_IRQHandler+0x10>)
 800223e:	f000 fbf7 	bl	8002a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000254 	.word	0x20000254

0800224c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <DMA1_Stream3_IRQHandler+0x10>)
 8002252:	f000 fbed 	bl	8002a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200002b4 	.word	0x200002b4

08002260 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002264:	4802      	ldr	r0, [pc, #8]	@ (8002270 <USART3_IRQHandler+0x10>)
 8002266:	f001 ff39 	bl	80040dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800226a:	bf00      	nop
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200001c4 	.word	0x200001c4

08002274 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8002278:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800227c:	f001 f83a 	bl	80032f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(FPC2530_IRQ_Pin);
 8002280:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8002284:	f001 f836 	bl	80032f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002288:	bf00      	nop
 800228a:	bd80      	pop	{r7, pc}

0800228c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002290:	4802      	ldr	r0, [pc, #8]	@ (800229c <DMA2_Stream1_IRQHandler+0x10>)
 8002292:	f000 fbcd 	bl	8002a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	20000314 	.word	0x20000314

080022a0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80022a4:	4802      	ldr	r0, [pc, #8]	@ (80022b0 <DMA2_Stream6_IRQHandler+0x10>)
 80022a6:	f000 fbc3 	bl	8002a30 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	20000374 	.word	0x20000374

080022b4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  extern void host_uart_irq_handler(void);
  host_uart_irq_handler();
 80022b8:	f7fe fbf8 	bl	8000aac <host_uart_irq_handler>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80022bc:	4802      	ldr	r0, [pc, #8]	@ (80022c8 <USART6_IRQHandler+0x14>)
 80022be:	f001 ff0d 	bl	80040dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2000020c 	.word	0x2000020c

080022cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d4:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <_sbrk+0x5c>)
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <_sbrk+0x60>)
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d102      	bne.n	80022ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <_sbrk+0x64>)
 80022ea:	4a12      	ldr	r2, [pc, #72]	@ (8002334 <_sbrk+0x68>)
 80022ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d207      	bcs.n	800230c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022fc:	f003 f942 	bl	8005584 <__errno>
 8002300:	4603      	mov	r3, r0
 8002302:	220c      	movs	r2, #12
 8002304:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
 800230a:	e009      	b.n	8002320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800230c:	4b08      	ldr	r3, [pc, #32]	@ (8002330 <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002312:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <_sbrk+0x64>)
 800231c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800231e:	68fb      	ldr	r3, [r7, #12]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20030000 	.word	0x20030000
 800232c:	00000400 	.word	0x00000400
 8002330:	200003d4 	.word	0x200003d4
 8002334:	20000528 	.word	0x20000528

08002338 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <SystemInit+0x20>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002342:	4a05      	ldr	r2, [pc, #20]	@ (8002358 <SystemInit+0x20>)
 8002344:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002348:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800235c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002394 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002360:	f7ff ffea 	bl	8002338 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002364:	480c      	ldr	r0, [pc, #48]	@ (8002398 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002366:	490d      	ldr	r1, [pc, #52]	@ (800239c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002368:	4a0d      	ldr	r2, [pc, #52]	@ (80023a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800236c:	e002      	b.n	8002374 <LoopCopyDataInit>

0800236e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002372:	3304      	adds	r3, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002378:	d3f9      	bcc.n	800236e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237a:	4a0a      	ldr	r2, [pc, #40]	@ (80023a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800237c:	4c0a      	ldr	r4, [pc, #40]	@ (80023a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002380:	e001      	b.n	8002386 <LoopFillZerobss>

08002382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002384:	3204      	adds	r2, #4

08002386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002388:	d3fb      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238a:	f003 f901 	bl	8005590 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800238e:	f7ff fa2d 	bl	80017ec <main>
  bx  lr    
 8002392:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002394:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800239c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80023a0:	08006104 	.word	0x08006104
  ldr r2, =_sbss
 80023a4:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80023a8:	20000524 	.word	0x20000524

080023ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC_IRQHandler>
	...

080023b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0d      	ldr	r2, [pc, #52]	@ (80023f0 <HAL_Init+0x40>)
 80023ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <HAL_Init+0x40>)
 80023c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <HAL_Init+0x40>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a07      	ldr	r2, [pc, #28]	@ (80023f0 <HAL_Init+0x40>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d8:	2003      	movs	r0, #3
 80023da:	f000 f94f 	bl	800267c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023de:	200f      	movs	r0, #15
 80023e0:	f000 f808 	bl	80023f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e4:	f7ff fd2a 	bl	8001e3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023c00 	.word	0x40023c00

080023f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_InitTick+0x54>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_InitTick+0x58>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4619      	mov	r1, r3
 8002406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240a:	fbb3 f3f1 	udiv	r3, r3, r1
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	4618      	mov	r0, r3
 8002414:	f000 f967 	bl	80026e6 <HAL_SYSTICK_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00e      	b.n	8002440 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d80a      	bhi.n	800243e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002428:	2200      	movs	r2, #0
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f000 f92f 	bl	8002692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002434:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <HAL_InitTick+0x5c>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	e000      	b.n	8002440 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000018 	.word	0x20000018
 800244c:	20000020 	.word	0x20000020
 8002450:	2000001c 	.word	0x2000001c

08002454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_IncTick+0x20>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_IncTick+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	@ (8002478 <HAL_IncTick+0x24>)
 8002466:	6013      	str	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	20000020 	.word	0x20000020
 8002478:	200003d8 	.word	0x200003d8

0800247c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return uwTick;
 8002480:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <HAL_GetTick+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	200003d8 	.word	0x200003d8

08002494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff ffee 	bl	800247c <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffde 	bl	800247c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000020 	.word	0x20000020

080024dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f8:	4013      	ands	r3, r2
 80024fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800250c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800250e:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	60d3      	str	r3, [r2, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002528:	4b04      	ldr	r3, [pc, #16]	@ (800253c <__NVIC_GetPriorityGrouping+0x18>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	0a1b      	lsrs	r3, r3, #8
 800252e:	f003 0307 	and.w	r3, r3, #7
}
 8002532:	4618      	mov	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	2b00      	cmp	r3, #0
 8002550:	db0b      	blt.n	800256a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	f003 021f 	and.w	r2, r3, #31
 8002558:	4907      	ldr	r1, [pc, #28]	@ (8002578 <__NVIC_EnableIRQ+0x38>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	2001      	movs	r0, #1
 8002562:	fa00 f202 	lsl.w	r2, r0, r2
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000e100 	.word	0xe000e100

0800257c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	@ (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	@ 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
         );
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002648:	d301      	bcc.n	800264e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264a:	2301      	movs	r3, #1
 800264c:	e00f      	b.n	800266e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <SysTick_Config+0x40>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002656:	210f      	movs	r1, #15
 8002658:	f04f 30ff 	mov.w	r0, #4294967295
 800265c:	f7ff ff8e 	bl	800257c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <SysTick_Config+0x40>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002666:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <SysTick_Config+0x40>)
 8002668:	2207      	movs	r2, #7
 800266a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	e000e010 	.word	0xe000e010

0800267c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff ff29 	bl	80024dc <__NVIC_SetPriorityGrouping>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002692:	b580      	push	{r7, lr}
 8002694:	b086      	sub	sp, #24
 8002696:	af00      	add	r7, sp, #0
 8002698:	4603      	mov	r3, r0
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a4:	f7ff ff3e 	bl	8002524 <__NVIC_GetPriorityGrouping>
 80026a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	68b9      	ldr	r1, [r7, #8]
 80026ae:	6978      	ldr	r0, [r7, #20]
 80026b0:	f7ff ff8e 	bl	80025d0 <NVIC_EncodePriority>
 80026b4:	4602      	mov	r2, r0
 80026b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff5d 	bl	800257c <__NVIC_SetPriority>
}
 80026c2:	bf00      	nop
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ff31 	bl	8002540 <__NVIC_EnableIRQ>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff ffa2 	bl	8002638 <SysTick_Config>
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b086      	sub	sp, #24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800270c:	f7ff feb6 	bl	800247c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d101      	bne.n	800271c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e099      	b.n	8002850 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2202      	movs	r2, #2
 8002720:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800273c:	e00f      	b.n	800275e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800273e:	f7ff fe9d 	bl	800247c <HAL_GetTick>
 8002742:	4602      	mov	r2, r0
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	1ad3      	subs	r3, r2, r3
 8002748:	2b05      	cmp	r3, #5
 800274a:	d908      	bls.n	800275e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2220      	movs	r2, #32
 8002750:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2203      	movs	r2, #3
 8002756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800275a:	2303      	movs	r3, #3
 800275c:	e078      	b.n	8002850 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d1e8      	bne.n	800273e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	4b38      	ldr	r3, [pc, #224]	@ (8002858 <HAL_DMA_Init+0x158>)
 8002778:	4013      	ands	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800278a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
 8002790:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002796:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80027aa:	697a      	ldr	r2, [r7, #20]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d107      	bne.n	80027c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c0:	4313      	orrs	r3, r2
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	697a      	ldr	r2, [r7, #20]
 80027ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	f023 0307 	bic.w	r3, r3, #7
 80027de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e4:	697a      	ldr	r2, [r7, #20]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d117      	bne.n	8002822 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002800:	2b00      	cmp	r3, #0
 8002802:	d00e      	beq.n	8002822 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 fb01 	bl	8002e0c <DMA_CheckFifoParam>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d008      	beq.n	8002822 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2240      	movs	r2, #64	@ 0x40
 8002814:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800281e:	2301      	movs	r3, #1
 8002820:	e016      	b.n	8002850 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 fab8 	bl	8002da0 <DMA_CalcBaseAndBitshift>
 8002830:	4603      	mov	r3, r0
 8002832:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002838:	223f      	movs	r2, #63	@ 0x3f
 800283a:	409a      	lsls	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}
 8002858:	f010803f 	.word	0xf010803f

0800285c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	60f8      	str	r0, [r7, #12]
 8002864:	60b9      	str	r1, [r7, #8]
 8002866:	607a      	str	r2, [r7, #4]
 8002868:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002872:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800287a:	2b01      	cmp	r3, #1
 800287c:	d101      	bne.n	8002882 <HAL_DMA_Start_IT+0x26>
 800287e:	2302      	movs	r3, #2
 8002880:	e040      	b.n	8002904 <HAL_DMA_Start_IT+0xa8>
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b01      	cmp	r3, #1
 8002894:	d12f      	bne.n	80028f6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2202      	movs	r2, #2
 800289a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2200      	movs	r2, #0
 80028a2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	68b9      	ldr	r1, [r7, #8]
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f000 fa4a 	bl	8002d44 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b4:	223f      	movs	r2, #63	@ 0x3f
 80028b6:	409a      	lsls	r2, r3
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f042 0216 	orr.w	r2, r2, #22
 80028ca:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d007      	beq.n	80028e4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0208 	orr.w	r2, r2, #8
 80028e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	e005      	b.n	8002902 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028fe:	2302      	movs	r3, #2
 8002900:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002902:	7dfb      	ldrb	r3, [r7, #23]
}
 8002904:	4618      	mov	r0, r3
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002918:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800291a:	f7ff fdaf 	bl	800247c <HAL_GetTick>
 800291e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d008      	beq.n	800293e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2280      	movs	r2, #128	@ 0x80
 8002930:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e052      	b.n	80029e4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0216 	bic.w	r2, r2, #22
 800294c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695a      	ldr	r2, [r3, #20]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800295c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	2b00      	cmp	r3, #0
 8002964:	d103      	bne.n	800296e <HAL_DMA_Abort+0x62>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296a:	2b00      	cmp	r3, #0
 800296c:	d007      	beq.n	800297e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f022 0208 	bic.w	r2, r2, #8
 800297c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800298e:	e013      	b.n	80029b8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002990:	f7ff fd74 	bl	800247c <HAL_GetTick>
 8002994:	4602      	mov	r2, r0
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	1ad3      	subs	r3, r2, r3
 800299a:	2b05      	cmp	r3, #5
 800299c:	d90c      	bls.n	80029b8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2203      	movs	r2, #3
 80029a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e015      	b.n	80029e4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0301 	and.w	r3, r3, #1
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d1e4      	bne.n	8002990 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029ca:	223f      	movs	r2, #63	@ 0x3f
 80029cc:	409a      	lsls	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2201      	movs	r2, #1
 80029d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3710      	adds	r7, #16
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d004      	beq.n	8002a0a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2280      	movs	r2, #128	@ 0x80
 8002a04:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e00c      	b.n	8002a24 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2205      	movs	r2, #5
 8002a0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	f022 0201 	bic.w	r2, r2, #1
 8002a20:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b086      	sub	sp, #24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002a3c:	4b8e      	ldr	r3, [pc, #568]	@ (8002c78 <HAL_DMA_IRQHandler+0x248>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a8e      	ldr	r2, [pc, #568]	@ (8002c7c <HAL_DMA_IRQHandler+0x24c>)
 8002a42:	fba2 2303 	umull	r2, r3, r2, r3
 8002a46:	0a9b      	lsrs	r3, r3, #10
 8002a48:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a4e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a5a:	2208      	movs	r2, #8
 8002a5c:	409a      	lsls	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4013      	ands	r3, r2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d01a      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d013      	beq.n	8002a9c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 0204 	bic.w	r2, r2, #4
 8002a82:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a88:	2208      	movs	r2, #8
 8002a8a:	409a      	lsls	r2, r3
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a94:	f043 0201 	orr.w	r2, r3, #1
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	409a      	lsls	r2, r3
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	4013      	ands	r3, r2
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d012      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00b      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002abe:	2201      	movs	r2, #1
 8002ac0:	409a      	lsls	r2, r3
 8002ac2:	693b      	ldr	r3, [r7, #16]
 8002ac4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aca:	f043 0202 	orr.w	r2, r3, #2
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ad6:	2204      	movs	r2, #4
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	4013      	ands	r3, r2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d012      	beq.n	8002b08 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00b      	beq.n	8002b08 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002af4:	2204      	movs	r2, #4
 8002af6:	409a      	lsls	r2, r3
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b00:	f043 0204 	orr.w	r2, r3, #4
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0c:	2210      	movs	r2, #16
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4013      	ands	r3, r2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d043      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0308 	and.w	r3, r3, #8
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d03c      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b2a:	2210      	movs	r2, #16
 8002b2c:	409a      	lsls	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d018      	beq.n	8002b72 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d108      	bne.n	8002b60 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d024      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	4798      	blx	r3
 8002b5e:	e01f      	b.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d01b      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b6c:	6878      	ldr	r0, [r7, #4]
 8002b6e:	4798      	blx	r3
 8002b70:	e016      	b.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d107      	bne.n	8002b90 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f022 0208 	bic.w	r2, r2, #8
 8002b8e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba4:	2220      	movs	r2, #32
 8002ba6:	409a      	lsls	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f000 808f 	beq.w	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f003 0310 	and.w	r3, r3, #16
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f000 8087 	beq.w	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc6:	2220      	movs	r2, #32
 8002bc8:	409a      	lsls	r2, r3
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b05      	cmp	r3, #5
 8002bd8:	d136      	bne.n	8002c48 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f022 0216 	bic.w	r2, r2, #22
 8002be8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695a      	ldr	r2, [r3, #20]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002bf8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d103      	bne.n	8002c0a <HAL_DMA_IRQHandler+0x1da>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d007      	beq.n	8002c1a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0208 	bic.w	r2, r2, #8
 8002c18:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c1e:	223f      	movs	r2, #63	@ 0x3f
 8002c20:	409a      	lsls	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2201      	movs	r2, #1
 8002c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d07e      	beq.n	8002d3c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	4798      	blx	r3
        }
        return;
 8002c46:	e079      	b.n	8002d3c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d01d      	beq.n	8002c92 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10d      	bne.n	8002c80 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d031      	beq.n	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	4798      	blx	r3
 8002c74:	e02c      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
 8002c76:	bf00      	nop
 8002c78:	20000018 	.word	0x20000018
 8002c7c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d023      	beq.n	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c8c:	6878      	ldr	r0, [r7, #4]
 8002c8e:	4798      	blx	r3
 8002c90:	e01e      	b.n	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d10f      	bne.n	8002cc0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0210 	bic.w	r2, r2, #16
 8002cae:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d003      	beq.n	8002cd0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d032      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d022      	beq.n	8002d2a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2205      	movs	r2, #5
 8002ce8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f022 0201 	bic.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	3301      	adds	r3, #1
 8002d00:	60bb      	str	r3, [r7, #8]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d307      	bcc.n	8002d18 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0301 	and.w	r3, r3, #1
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f2      	bne.n	8002cfc <HAL_DMA_IRQHandler+0x2cc>
 8002d16:	e000      	b.n	8002d1a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002d18:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d005      	beq.n	8002d3e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	4798      	blx	r3
 8002d3a:	e000      	b.n	8002d3e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002d3c:	bf00      	nop
    }
  }
}
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	60f8      	str	r0, [r7, #12]
 8002d4c:	60b9      	str	r1, [r7, #8]
 8002d4e:	607a      	str	r2, [r7, #4]
 8002d50:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d60:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	2b40      	cmp	r3, #64	@ 0x40
 8002d70:	d108      	bne.n	8002d84 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002d82:	e007      	b.n	8002d94 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68ba      	ldr	r2, [r7, #8]
 8002d8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	687a      	ldr	r2, [r7, #4]
 8002d92:	60da      	str	r2, [r3, #12]
}
 8002d94:	bf00      	nop
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b085      	sub	sp, #20
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	3b10      	subs	r3, #16
 8002db0:	4a14      	ldr	r2, [pc, #80]	@ (8002e04 <DMA_CalcBaseAndBitshift+0x64>)
 8002db2:	fba2 2303 	umull	r2, r3, r2, r3
 8002db6:	091b      	lsrs	r3, r3, #4
 8002db8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002dba:	4a13      	ldr	r2, [pc, #76]	@ (8002e08 <DMA_CalcBaseAndBitshift+0x68>)
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d909      	bls.n	8002de2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dd6:	f023 0303 	bic.w	r3, r3, #3
 8002dda:	1d1a      	adds	r2, r3, #4
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	659a      	str	r2, [r3, #88]	@ 0x58
 8002de0:	e007      	b.n	8002df2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002dea:	f023 0303 	bic.w	r3, r3, #3
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3714      	adds	r7, #20
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	aaaaaaab 	.word	0xaaaaaaab
 8002e08:	080060b8 	.word	0x080060b8

08002e0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e14:	2300      	movs	r3, #0
 8002e16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d11f      	bne.n	8002e66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	2b03      	cmp	r3, #3
 8002e2a:	d856      	bhi.n	8002eda <DMA_CheckFifoParam+0xce>
 8002e2c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e34 <DMA_CheckFifoParam+0x28>)
 8002e2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e32:	bf00      	nop
 8002e34:	08002e45 	.word	0x08002e45
 8002e38:	08002e57 	.word	0x08002e57
 8002e3c:	08002e45 	.word	0x08002e45
 8002e40:	08002edb 	.word	0x08002edb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d046      	beq.n	8002ede <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e54:	e043      	b.n	8002ede <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e5a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002e5e:	d140      	bne.n	8002ee2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002e64:	e03d      	b.n	8002ee2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e6e:	d121      	bne.n	8002eb4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2b03      	cmp	r3, #3
 8002e74:	d837      	bhi.n	8002ee6 <DMA_CheckFifoParam+0xda>
 8002e76:	a201      	add	r2, pc, #4	@ (adr r2, 8002e7c <DMA_CheckFifoParam+0x70>)
 8002e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e7c:	08002e8d 	.word	0x08002e8d
 8002e80:	08002e93 	.word	0x08002e93
 8002e84:	08002e8d 	.word	0x08002e8d
 8002e88:	08002ea5 	.word	0x08002ea5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002e90:	e030      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d025      	beq.n	8002eea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ea2:	e022      	b.n	8002eea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002eac:	d11f      	bne.n	8002eee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002eb2:	e01c      	b.n	8002eee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	2b02      	cmp	r3, #2
 8002eb8:	d903      	bls.n	8002ec2 <DMA_CheckFifoParam+0xb6>
 8002eba:	68bb      	ldr	r3, [r7, #8]
 8002ebc:	2b03      	cmp	r3, #3
 8002ebe:	d003      	beq.n	8002ec8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002ec0:	e018      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ec6:	e015      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ecc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d00e      	beq.n	8002ef2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ed8:	e00b      	b.n	8002ef2 <DMA_CheckFifoParam+0xe6>
      break;
 8002eda:	bf00      	nop
 8002edc:	e00a      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ede:	bf00      	nop
 8002ee0:	e008      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee2:	bf00      	nop
 8002ee4:	e006      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ee6:	bf00      	nop
 8002ee8:	e004      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;
 8002eea:	bf00      	nop
 8002eec:	e002      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;   
 8002eee:	bf00      	nop
 8002ef0:	e000      	b.n	8002ef4 <DMA_CheckFifoParam+0xe8>
      break;
 8002ef2:	bf00      	nop
    }
  } 
  
  return status; 
 8002ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3714      	adds	r7, #20
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop

08002f04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b089      	sub	sp, #36	@ 0x24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61fb      	str	r3, [r7, #28]
 8002f1e:	e177      	b.n	8003210 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f20:	2201      	movs	r2, #1
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	697a      	ldr	r2, [r7, #20]
 8002f30:	4013      	ands	r3, r2
 8002f32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	f040 8166 	bne.w	800320a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d005      	beq.n	8002f56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d130      	bne.n	8002fb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	005b      	lsls	r3, r3, #1
 8002f60:	2203      	movs	r2, #3
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	68da      	ldr	r2, [r3, #12]
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	fa02 f303 	lsl.w	r3, r2, r3
 8002f94:	43db      	mvns	r3, r3
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	685b      	ldr	r3, [r3, #4]
 8002fa0:	091b      	lsrs	r3, r3, #4
 8002fa2:	f003 0201 	and.w	r2, r3, #1
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	69ba      	ldr	r2, [r7, #24]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f003 0303 	and.w	r3, r3, #3
 8002fc0:	2b03      	cmp	r3, #3
 8002fc2:	d017      	beq.n	8002ff4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	005b      	lsls	r3, r3, #1
 8002fce:	2203      	movs	r2, #3
 8002fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd4:	43db      	mvns	r3, r3
 8002fd6:	69ba      	ldr	r2, [r7, #24]
 8002fd8:	4013      	ands	r3, r2
 8002fda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	689a      	ldr	r2, [r3, #8]
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f003 0303 	and.w	r3, r3, #3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d123      	bne.n	8003048 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	08da      	lsrs	r2, r3, #3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3208      	adds	r2, #8
 8003008:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800300c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	220f      	movs	r2, #15
 8003018:	fa02 f303 	lsl.w	r3, r2, r3
 800301c:	43db      	mvns	r3, r3
 800301e:	69ba      	ldr	r2, [r7, #24]
 8003020:	4013      	ands	r3, r2
 8003022:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	691a      	ldr	r2, [r3, #16]
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f003 0307 	and.w	r3, r3, #7
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	4313      	orrs	r3, r2
 8003038:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	08da      	lsrs	r2, r3, #3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	3208      	adds	r2, #8
 8003042:	69b9      	ldr	r1, [r7, #24]
 8003044:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	2203      	movs	r2, #3
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	43db      	mvns	r3, r3
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4013      	ands	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	f003 0203 	and.w	r2, r3, #3
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003084:	2b00      	cmp	r3, #0
 8003086:	f000 80c0 	beq.w	800320a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	4b66      	ldr	r3, [pc, #408]	@ (8003228 <HAL_GPIO_Init+0x324>)
 8003090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003092:	4a65      	ldr	r2, [pc, #404]	@ (8003228 <HAL_GPIO_Init+0x324>)
 8003094:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003098:	6453      	str	r3, [r2, #68]	@ 0x44
 800309a:	4b63      	ldr	r3, [pc, #396]	@ (8003228 <HAL_GPIO_Init+0x324>)
 800309c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800309e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030a6:	4a61      	ldr	r2, [pc, #388]	@ (800322c <HAL_GPIO_Init+0x328>)
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	089b      	lsrs	r3, r3, #2
 80030ac:	3302      	adds	r3, #2
 80030ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f003 0303 	and.w	r3, r3, #3
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	220f      	movs	r2, #15
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	69ba      	ldr	r2, [r7, #24]
 80030c6:	4013      	ands	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a58      	ldr	r2, [pc, #352]	@ (8003230 <HAL_GPIO_Init+0x32c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d037      	beq.n	8003142 <HAL_GPIO_Init+0x23e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a57      	ldr	r2, [pc, #348]	@ (8003234 <HAL_GPIO_Init+0x330>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d031      	beq.n	800313e <HAL_GPIO_Init+0x23a>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a56      	ldr	r2, [pc, #344]	@ (8003238 <HAL_GPIO_Init+0x334>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d02b      	beq.n	800313a <HAL_GPIO_Init+0x236>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a55      	ldr	r2, [pc, #340]	@ (800323c <HAL_GPIO_Init+0x338>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d025      	beq.n	8003136 <HAL_GPIO_Init+0x232>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a54      	ldr	r2, [pc, #336]	@ (8003240 <HAL_GPIO_Init+0x33c>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d01f      	beq.n	8003132 <HAL_GPIO_Init+0x22e>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a53      	ldr	r2, [pc, #332]	@ (8003244 <HAL_GPIO_Init+0x340>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d019      	beq.n	800312e <HAL_GPIO_Init+0x22a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a52      	ldr	r2, [pc, #328]	@ (8003248 <HAL_GPIO_Init+0x344>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d013      	beq.n	800312a <HAL_GPIO_Init+0x226>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a51      	ldr	r2, [pc, #324]	@ (800324c <HAL_GPIO_Init+0x348>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d00d      	beq.n	8003126 <HAL_GPIO_Init+0x222>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a50      	ldr	r2, [pc, #320]	@ (8003250 <HAL_GPIO_Init+0x34c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d007      	beq.n	8003122 <HAL_GPIO_Init+0x21e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a4f      	ldr	r2, [pc, #316]	@ (8003254 <HAL_GPIO_Init+0x350>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d101      	bne.n	800311e <HAL_GPIO_Init+0x21a>
 800311a:	2309      	movs	r3, #9
 800311c:	e012      	b.n	8003144 <HAL_GPIO_Init+0x240>
 800311e:	230a      	movs	r3, #10
 8003120:	e010      	b.n	8003144 <HAL_GPIO_Init+0x240>
 8003122:	2308      	movs	r3, #8
 8003124:	e00e      	b.n	8003144 <HAL_GPIO_Init+0x240>
 8003126:	2307      	movs	r3, #7
 8003128:	e00c      	b.n	8003144 <HAL_GPIO_Init+0x240>
 800312a:	2306      	movs	r3, #6
 800312c:	e00a      	b.n	8003144 <HAL_GPIO_Init+0x240>
 800312e:	2305      	movs	r3, #5
 8003130:	e008      	b.n	8003144 <HAL_GPIO_Init+0x240>
 8003132:	2304      	movs	r3, #4
 8003134:	e006      	b.n	8003144 <HAL_GPIO_Init+0x240>
 8003136:	2303      	movs	r3, #3
 8003138:	e004      	b.n	8003144 <HAL_GPIO_Init+0x240>
 800313a:	2302      	movs	r3, #2
 800313c:	e002      	b.n	8003144 <HAL_GPIO_Init+0x240>
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <HAL_GPIO_Init+0x240>
 8003142:	2300      	movs	r3, #0
 8003144:	69fa      	ldr	r2, [r7, #28]
 8003146:	f002 0203 	and.w	r2, r2, #3
 800314a:	0092      	lsls	r2, r2, #2
 800314c:	4093      	lsls	r3, r2
 800314e:	69ba      	ldr	r2, [r7, #24]
 8003150:	4313      	orrs	r3, r2
 8003152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003154:	4935      	ldr	r1, [pc, #212]	@ (800322c <HAL_GPIO_Init+0x328>)
 8003156:	69fb      	ldr	r3, [r7, #28]
 8003158:	089b      	lsrs	r3, r3, #2
 800315a:	3302      	adds	r3, #2
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003162:	4b3d      	ldr	r3, [pc, #244]	@ (8003258 <HAL_GPIO_Init+0x354>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	43db      	mvns	r3, r3
 800316c:	69ba      	ldr	r2, [r7, #24]
 800316e:	4013      	ands	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800317a:	2b00      	cmp	r3, #0
 800317c:	d003      	beq.n	8003186 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	4313      	orrs	r3, r2
 8003184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003186:	4a34      	ldr	r2, [pc, #208]	@ (8003258 <HAL_GPIO_Init+0x354>)
 8003188:	69bb      	ldr	r3, [r7, #24]
 800318a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800318c:	4b32      	ldr	r3, [pc, #200]	@ (8003258 <HAL_GPIO_Init+0x354>)
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	43db      	mvns	r3, r3
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	4013      	ands	r3, r2
 800319a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80031a8:	69ba      	ldr	r2, [r7, #24]
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031b0:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <HAL_GPIO_Init+0x354>)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031b6:	4b28      	ldr	r3, [pc, #160]	@ (8003258 <HAL_GPIO_Init+0x354>)
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	43db      	mvns	r3, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4013      	ands	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d003      	beq.n	80031da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80031d2:	69ba      	ldr	r2, [r7, #24]
 80031d4:	693b      	ldr	r3, [r7, #16]
 80031d6:	4313      	orrs	r3, r2
 80031d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031da:	4a1f      	ldr	r2, [pc, #124]	@ (8003258 <HAL_GPIO_Init+0x354>)
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003258 <HAL_GPIO_Init+0x354>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	43db      	mvns	r3, r3
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4013      	ands	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d003      	beq.n	8003204 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003204:	4a14      	ldr	r2, [pc, #80]	@ (8003258 <HAL_GPIO_Init+0x354>)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	3301      	adds	r3, #1
 800320e:	61fb      	str	r3, [r7, #28]
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	2b0f      	cmp	r3, #15
 8003214:	f67f ae84 	bls.w	8002f20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003218:	bf00      	nop
 800321a:	bf00      	nop
 800321c:	3724      	adds	r7, #36	@ 0x24
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40023800 	.word	0x40023800
 800322c:	40013800 	.word	0x40013800
 8003230:	40020000 	.word	0x40020000
 8003234:	40020400 	.word	0x40020400
 8003238:	40020800 	.word	0x40020800
 800323c:	40020c00 	.word	0x40020c00
 8003240:	40021000 	.word	0x40021000
 8003244:	40021400 	.word	0x40021400
 8003248:	40021800 	.word	0x40021800
 800324c:	40021c00 	.word	0x40021c00
 8003250:	40022000 	.word	0x40022000
 8003254:	40022400 	.word	0x40022400
 8003258:	40013c00 	.word	0x40013c00

0800325c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	460b      	mov	r3, r1
 8003266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	691a      	ldr	r2, [r3, #16]
 800326c:	887b      	ldrh	r3, [r7, #2]
 800326e:	4013      	ands	r3, r2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d002      	beq.n	800327a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003274:	2301      	movs	r3, #1
 8003276:	73fb      	strb	r3, [r7, #15]
 8003278:	e001      	b.n	800327e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800327a:	2300      	movs	r3, #0
 800327c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800327e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003280:	4618      	mov	r0, r3
 8003282:	3714      	adds	r7, #20
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
 8003294:	460b      	mov	r3, r1
 8003296:	807b      	strh	r3, [r7, #2]
 8003298:	4613      	mov	r3, r2
 800329a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800329c:	787b      	ldrb	r3, [r7, #1]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032a2:	887a      	ldrh	r2, [r7, #2]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80032a8:	e003      	b.n	80032b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80032aa:	887b      	ldrh	r3, [r7, #2]
 80032ac:	041a      	lsls	r2, r3, #16
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	619a      	str	r2, [r3, #24]
}
 80032b2:	bf00      	nop
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr

080032be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032be:	b480      	push	{r7}
 80032c0:	b085      	sub	sp, #20
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	6078      	str	r0, [r7, #4]
 80032c6:	460b      	mov	r3, r1
 80032c8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032d0:	887a      	ldrh	r2, [r7, #2]
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	4013      	ands	r3, r2
 80032d6:	041a      	lsls	r2, r3, #16
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	43d9      	mvns	r1, r3
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	400b      	ands	r3, r1
 80032e0:	431a      	orrs	r2, r3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	619a      	str	r2, [r3, #24]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	4603      	mov	r3, r0
 80032fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80032fe:	4b08      	ldr	r3, [pc, #32]	@ (8003320 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003300:	695a      	ldr	r2, [r3, #20]
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	4013      	ands	r3, r2
 8003306:	2b00      	cmp	r3, #0
 8003308:	d006      	beq.n	8003318 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800330a:	4a05      	ldr	r2, [pc, #20]	@ (8003320 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800330c:	88fb      	ldrh	r3, [r7, #6]
 800330e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003310:	88fb      	ldrh	r3, [r7, #6]
 8003312:	4618      	mov	r0, r3
 8003314:	f7fe f852 	bl	80013bc <HAL_GPIO_EXTI_Callback>
  }
}
 8003318:	bf00      	nop
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}
 8003320:	40013c00 	.word	0x40013c00

08003324 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d101      	bne.n	8003336 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e267      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d075      	beq.n	800342e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003342:	4b88      	ldr	r3, [pc, #544]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	2b04      	cmp	r3, #4
 800334c:	d00c      	beq.n	8003368 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800334e:	4b85      	ldr	r3, [pc, #532]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003356:	2b08      	cmp	r3, #8
 8003358:	d112      	bne.n	8003380 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800335a:	4b82      	ldr	r3, [pc, #520]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003362:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003366:	d10b      	bne.n	8003380 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003368:	4b7e      	ldr	r3, [pc, #504]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d05b      	beq.n	800342c <HAL_RCC_OscConfig+0x108>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d157      	bne.n	800342c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e242      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003388:	d106      	bne.n	8003398 <HAL_RCC_OscConfig+0x74>
 800338a:	4b76      	ldr	r3, [pc, #472]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a75      	ldr	r2, [pc, #468]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003390:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	e01d      	b.n	80033d4 <HAL_RCC_OscConfig+0xb0>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033a0:	d10c      	bne.n	80033bc <HAL_RCC_OscConfig+0x98>
 80033a2:	4b70      	ldr	r3, [pc, #448]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a6f      	ldr	r2, [pc, #444]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033ac:	6013      	str	r3, [r2, #0]
 80033ae:	4b6d      	ldr	r3, [pc, #436]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a6c      	ldr	r2, [pc, #432]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033b8:	6013      	str	r3, [r2, #0]
 80033ba:	e00b      	b.n	80033d4 <HAL_RCC_OscConfig+0xb0>
 80033bc:	4b69      	ldr	r3, [pc, #420]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a68      	ldr	r2, [pc, #416]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033c6:	6013      	str	r3, [r2, #0]
 80033c8:	4b66      	ldr	r3, [pc, #408]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a65      	ldr	r2, [pc, #404]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d013      	beq.n	8003404 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033dc:	f7ff f84e 	bl	800247c <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033e2:	e008      	b.n	80033f6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e4:	f7ff f84a 	bl	800247c <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	2b64      	cmp	r3, #100	@ 0x64
 80033f0:	d901      	bls.n	80033f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033f2:	2303      	movs	r3, #3
 80033f4:	e207      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f6:	4b5b      	ldr	r3, [pc, #364]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0f0      	beq.n	80033e4 <HAL_RCC_OscConfig+0xc0>
 8003402:	e014      	b.n	800342e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003404:	f7ff f83a 	bl	800247c <HAL_GetTick>
 8003408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800340a:	e008      	b.n	800341e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800340c:	f7ff f836 	bl	800247c <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	1ad3      	subs	r3, r2, r3
 8003416:	2b64      	cmp	r3, #100	@ 0x64
 8003418:	d901      	bls.n	800341e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e1f3      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800341e:	4b51      	ldr	r3, [pc, #324]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003426:	2b00      	cmp	r3, #0
 8003428:	d1f0      	bne.n	800340c <HAL_RCC_OscConfig+0xe8>
 800342a:	e000      	b.n	800342e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800342c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d063      	beq.n	8003502 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800343a:	4b4a      	ldr	r3, [pc, #296]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f003 030c 	and.w	r3, r3, #12
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00b      	beq.n	800345e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003446:	4b47      	ldr	r3, [pc, #284]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800344e:	2b08      	cmp	r3, #8
 8003450:	d11c      	bne.n	800348c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003452:	4b44      	ldr	r3, [pc, #272]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d116      	bne.n	800348c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800345e:	4b41      	ldr	r3, [pc, #260]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d005      	beq.n	8003476 <HAL_RCC_OscConfig+0x152>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d001      	beq.n	8003476 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e1c7      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003476:	4b3b      	ldr	r3, [pc, #236]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	691b      	ldr	r3, [r3, #16]
 8003482:	00db      	lsls	r3, r3, #3
 8003484:	4937      	ldr	r1, [pc, #220]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003486:	4313      	orrs	r3, r2
 8003488:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800348a:	e03a      	b.n	8003502 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	68db      	ldr	r3, [r3, #12]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d020      	beq.n	80034d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003494:	4b34      	ldr	r3, [pc, #208]	@ (8003568 <HAL_RCC_OscConfig+0x244>)
 8003496:	2201      	movs	r2, #1
 8003498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800349a:	f7fe ffef 	bl	800247c <HAL_GetTick>
 800349e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034a0:	e008      	b.n	80034b4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034a2:	f7fe ffeb 	bl	800247c <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e1a8      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0f0      	beq.n	80034a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c0:	4b28      	ldr	r3, [pc, #160]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	00db      	lsls	r3, r3, #3
 80034ce:	4925      	ldr	r1, [pc, #148]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	600b      	str	r3, [r1, #0]
 80034d4:	e015      	b.n	8003502 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034d6:	4b24      	ldr	r3, [pc, #144]	@ (8003568 <HAL_RCC_OscConfig+0x244>)
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034dc:	f7fe ffce 	bl	800247c <HAL_GetTick>
 80034e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034e2:	e008      	b.n	80034f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034e4:	f7fe ffca 	bl	800247c <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	2b02      	cmp	r3, #2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e187      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0302 	and.w	r3, r3, #2
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d1f0      	bne.n	80034e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	2b00      	cmp	r3, #0
 800350c:	d036      	beq.n	800357c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	695b      	ldr	r3, [r3, #20]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d016      	beq.n	8003544 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003516:	4b15      	ldr	r3, [pc, #84]	@ (800356c <HAL_RCC_OscConfig+0x248>)
 8003518:	2201      	movs	r2, #1
 800351a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800351c:	f7fe ffae 	bl	800247c <HAL_GetTick>
 8003520:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003522:	e008      	b.n	8003536 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003524:	f7fe ffaa 	bl	800247c <HAL_GetTick>
 8003528:	4602      	mov	r2, r0
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	1ad3      	subs	r3, r2, r3
 800352e:	2b02      	cmp	r3, #2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e167      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003536:	4b0b      	ldr	r3, [pc, #44]	@ (8003564 <HAL_RCC_OscConfig+0x240>)
 8003538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d0f0      	beq.n	8003524 <HAL_RCC_OscConfig+0x200>
 8003542:	e01b      	b.n	800357c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003544:	4b09      	ldr	r3, [pc, #36]	@ (800356c <HAL_RCC_OscConfig+0x248>)
 8003546:	2200      	movs	r2, #0
 8003548:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800354a:	f7fe ff97 	bl	800247c <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003550:	e00e      	b.n	8003570 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003552:	f7fe ff93 	bl	800247c <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d907      	bls.n	8003570 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e150      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
 8003564:	40023800 	.word	0x40023800
 8003568:	42470000 	.word	0x42470000
 800356c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003570:	4b88      	ldr	r3, [pc, #544]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1ea      	bne.n	8003552 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 8097 	beq.w	80036b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800358a:	2300      	movs	r3, #0
 800358c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800358e:	4b81      	ldr	r3, [pc, #516]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10f      	bne.n	80035ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	60bb      	str	r3, [r7, #8]
 800359e:	4b7d      	ldr	r3, [pc, #500]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	4a7c      	ldr	r2, [pc, #496]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80035a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035aa:	4b7a      	ldr	r3, [pc, #488]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035b2:	60bb      	str	r3, [r7, #8]
 80035b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b6:	2301      	movs	r3, #1
 80035b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ba:	4b77      	ldr	r3, [pc, #476]	@ (8003798 <HAL_RCC_OscConfig+0x474>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d118      	bne.n	80035f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035c6:	4b74      	ldr	r3, [pc, #464]	@ (8003798 <HAL_RCC_OscConfig+0x474>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a73      	ldr	r2, [pc, #460]	@ (8003798 <HAL_RCC_OscConfig+0x474>)
 80035cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035d2:	f7fe ff53 	bl	800247c <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d8:	e008      	b.n	80035ec <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035da:	f7fe ff4f 	bl	800247c <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e10c      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003798 <HAL_RCC_OscConfig+0x474>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d0f0      	beq.n	80035da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d106      	bne.n	800360e <HAL_RCC_OscConfig+0x2ea>
 8003600:	4b64      	ldr	r3, [pc, #400]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003604:	4a63      	ldr	r2, [pc, #396]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	6713      	str	r3, [r2, #112]	@ 0x70
 800360c:	e01c      	b.n	8003648 <HAL_RCC_OscConfig+0x324>
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	2b05      	cmp	r3, #5
 8003614:	d10c      	bne.n	8003630 <HAL_RCC_OscConfig+0x30c>
 8003616:	4b5f      	ldr	r3, [pc, #380]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800361a:	4a5e      	ldr	r2, [pc, #376]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 800361c:	f043 0304 	orr.w	r3, r3, #4
 8003620:	6713      	str	r3, [r2, #112]	@ 0x70
 8003622:	4b5c      	ldr	r3, [pc, #368]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003626:	4a5b      	ldr	r2, [pc, #364]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003628:	f043 0301 	orr.w	r3, r3, #1
 800362c:	6713      	str	r3, [r2, #112]	@ 0x70
 800362e:	e00b      	b.n	8003648 <HAL_RCC_OscConfig+0x324>
 8003630:	4b58      	ldr	r3, [pc, #352]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003634:	4a57      	ldr	r2, [pc, #348]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003636:	f023 0301 	bic.w	r3, r3, #1
 800363a:	6713      	str	r3, [r2, #112]	@ 0x70
 800363c:	4b55      	ldr	r3, [pc, #340]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 800363e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003640:	4a54      	ldr	r2, [pc, #336]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003642:	f023 0304 	bic.w	r3, r3, #4
 8003646:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d015      	beq.n	800367c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003650:	f7fe ff14 	bl	800247c <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003656:	e00a      	b.n	800366e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003658:	f7fe ff10 	bl	800247c <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003666:	4293      	cmp	r3, r2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e0cb      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800366e:	4b49      	ldr	r3, [pc, #292]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d0ee      	beq.n	8003658 <HAL_RCC_OscConfig+0x334>
 800367a:	e014      	b.n	80036a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800367c:	f7fe fefe 	bl	800247c <HAL_GetTick>
 8003680:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003682:	e00a      	b.n	800369a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003684:	f7fe fefa 	bl	800247c <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003692:	4293      	cmp	r3, r2
 8003694:	d901      	bls.n	800369a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e0b5      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800369a:	4b3e      	ldr	r3, [pc, #248]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 800369c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800369e:	f003 0302 	and.w	r3, r3, #2
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1ee      	bne.n	8003684 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80036a6:	7dfb      	ldrb	r3, [r7, #23]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d105      	bne.n	80036b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ac:	4b39      	ldr	r3, [pc, #228]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80036ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b0:	4a38      	ldr	r2, [pc, #224]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80036b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	699b      	ldr	r3, [r3, #24]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	f000 80a1 	beq.w	8003804 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036c2:	4b34      	ldr	r3, [pc, #208]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 030c 	and.w	r3, r3, #12
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d05c      	beq.n	8003788 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	699b      	ldr	r3, [r3, #24]
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d141      	bne.n	800375a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036d6:	4b31      	ldr	r3, [pc, #196]	@ (800379c <HAL_RCC_OscConfig+0x478>)
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036dc:	f7fe fece 	bl	800247c <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036e2:	e008      	b.n	80036f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036e4:	f7fe feca 	bl	800247c <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e087      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036f6:	4b27      	ldr	r3, [pc, #156]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d1f0      	bne.n	80036e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69da      	ldr	r2, [r3, #28]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	431a      	orrs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003710:	019b      	lsls	r3, r3, #6
 8003712:	431a      	orrs	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003718:	085b      	lsrs	r3, r3, #1
 800371a:	3b01      	subs	r3, #1
 800371c:	041b      	lsls	r3, r3, #16
 800371e:	431a      	orrs	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003724:	061b      	lsls	r3, r3, #24
 8003726:	491b      	ldr	r1, [pc, #108]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800372c:	4b1b      	ldr	r3, [pc, #108]	@ (800379c <HAL_RCC_OscConfig+0x478>)
 800372e:	2201      	movs	r2, #1
 8003730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003732:	f7fe fea3 	bl	800247c <HAL_GetTick>
 8003736:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003738:	e008      	b.n	800374c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373a:	f7fe fe9f 	bl	800247c <HAL_GetTick>
 800373e:	4602      	mov	r2, r0
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	1ad3      	subs	r3, r2, r3
 8003744:	2b02      	cmp	r3, #2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e05c      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800374c:	4b11      	ldr	r3, [pc, #68]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0f0      	beq.n	800373a <HAL_RCC_OscConfig+0x416>
 8003758:	e054      	b.n	8003804 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375a:	4b10      	ldr	r3, [pc, #64]	@ (800379c <HAL_RCC_OscConfig+0x478>)
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003760:	f7fe fe8c 	bl	800247c <HAL_GetTick>
 8003764:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003766:	e008      	b.n	800377a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003768:	f7fe fe88 	bl	800247c <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	2b02      	cmp	r3, #2
 8003774:	d901      	bls.n	800377a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003776:	2303      	movs	r3, #3
 8003778:	e045      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800377a:	4b06      	ldr	r3, [pc, #24]	@ (8003794 <HAL_RCC_OscConfig+0x470>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f0      	bne.n	8003768 <HAL_RCC_OscConfig+0x444>
 8003786:	e03d      	b.n	8003804 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d107      	bne.n	80037a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e038      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
 8003794:	40023800 	.word	0x40023800
 8003798:	40007000 	.word	0x40007000
 800379c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <HAL_RCC_OscConfig+0x4ec>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	2b01      	cmp	r3, #1
 80037ac:	d028      	beq.n	8003800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d121      	bne.n	8003800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d11a      	bne.n	8003800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037d0:	4013      	ands	r3, r2
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037d8:	4293      	cmp	r3, r2
 80037da:	d111      	bne.n	8003800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037e6:	085b      	lsrs	r3, r3, #1
 80037e8:	3b01      	subs	r3, #1
 80037ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d107      	bne.n	8003800 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d001      	beq.n	8003804 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e000      	b.n	8003806 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40023800 	.word	0x40023800

08003814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0cc      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003828:	4b68      	ldr	r3, [pc, #416]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 030f 	and.w	r3, r3, #15
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	429a      	cmp	r2, r3
 8003834:	d90c      	bls.n	8003850 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003836:	4b65      	ldr	r3, [pc, #404]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	b2d2      	uxtb	r2, r2
 800383c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800383e:	4b63      	ldr	r3, [pc, #396]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 030f 	and.w	r3, r3, #15
 8003846:	683a      	ldr	r2, [r7, #0]
 8003848:	429a      	cmp	r2, r3
 800384a:	d001      	beq.n	8003850 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e0b8      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0302 	and.w	r3, r3, #2
 8003858:	2b00      	cmp	r3, #0
 800385a:	d020      	beq.n	800389e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0304 	and.w	r3, r3, #4
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003868:	4b59      	ldr	r3, [pc, #356]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	4a58      	ldr	r2, [pc, #352]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003872:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0308 	and.w	r3, r3, #8
 800387c:	2b00      	cmp	r3, #0
 800387e:	d005      	beq.n	800388c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003880:	4b53      	ldr	r3, [pc, #332]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	4a52      	ldr	r2, [pc, #328]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003886:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800388a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800388c:	4b50      	ldr	r3, [pc, #320]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	494d      	ldr	r1, [pc, #308]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 800389a:	4313      	orrs	r3, r2
 800389c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0301 	and.w	r3, r3, #1
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d044      	beq.n	8003934 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d107      	bne.n	80038c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038b2:	4b47      	ldr	r3, [pc, #284]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d119      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e07f      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	2b02      	cmp	r3, #2
 80038c8:	d003      	beq.n	80038d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038ce:	2b03      	cmp	r3, #3
 80038d0:	d107      	bne.n	80038e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038d2:	4b3f      	ldr	r3, [pc, #252]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d109      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e06f      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038e2:	4b3b      	ldr	r3, [pc, #236]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d101      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e067      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038f2:	4b37      	ldr	r3, [pc, #220]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	f023 0203 	bic.w	r2, r3, #3
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	4934      	ldr	r1, [pc, #208]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003900:	4313      	orrs	r3, r2
 8003902:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003904:	f7fe fdba 	bl	800247c <HAL_GetTick>
 8003908:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	e00a      	b.n	8003922 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800390c:	f7fe fdb6 	bl	800247c <HAL_GetTick>
 8003910:	4602      	mov	r2, r0
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	f241 3288 	movw	r2, #5000	@ 0x1388
 800391a:	4293      	cmp	r3, r2
 800391c:	d901      	bls.n	8003922 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e04f      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003922:	4b2b      	ldr	r3, [pc, #172]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f003 020c 	and.w	r2, r3, #12
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	429a      	cmp	r2, r3
 8003932:	d1eb      	bne.n	800390c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003934:	4b25      	ldr	r3, [pc, #148]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 030f 	and.w	r3, r3, #15
 800393c:	683a      	ldr	r2, [r7, #0]
 800393e:	429a      	cmp	r2, r3
 8003940:	d20c      	bcs.n	800395c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003942:	4b22      	ldr	r3, [pc, #136]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 8003944:	683a      	ldr	r2, [r7, #0]
 8003946:	b2d2      	uxtb	r2, r2
 8003948:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800394a:	4b20      	ldr	r3, [pc, #128]	@ (80039cc <HAL_RCC_ClockConfig+0x1b8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 030f 	and.w	r3, r3, #15
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	429a      	cmp	r2, r3
 8003956:	d001      	beq.n	800395c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e032      	b.n	80039c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b00      	cmp	r3, #0
 8003966:	d008      	beq.n	800397a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003968:	4b19      	ldr	r3, [pc, #100]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 800396a:	689b      	ldr	r3, [r3, #8]
 800396c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	4916      	ldr	r1, [pc, #88]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003976:	4313      	orrs	r3, r2
 8003978:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0308 	and.w	r3, r3, #8
 8003982:	2b00      	cmp	r3, #0
 8003984:	d009      	beq.n	800399a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003986:	4b12      	ldr	r3, [pc, #72]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	00db      	lsls	r3, r3, #3
 8003994:	490e      	ldr	r1, [pc, #56]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003996:	4313      	orrs	r3, r2
 8003998:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800399a:	f000 f821 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 800399e:	4602      	mov	r2, r0
 80039a0:	4b0b      	ldr	r3, [pc, #44]	@ (80039d0 <HAL_RCC_ClockConfig+0x1bc>)
 80039a2:	689b      	ldr	r3, [r3, #8]
 80039a4:	091b      	lsrs	r3, r3, #4
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	490a      	ldr	r1, [pc, #40]	@ (80039d4 <HAL_RCC_ClockConfig+0x1c0>)
 80039ac:	5ccb      	ldrb	r3, [r1, r3]
 80039ae:	fa22 f303 	lsr.w	r3, r2, r3
 80039b2:	4a09      	ldr	r2, [pc, #36]	@ (80039d8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80039b6:	4b09      	ldr	r3, [pc, #36]	@ (80039dc <HAL_RCC_ClockConfig+0x1c8>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4618      	mov	r0, r3
 80039bc:	f7fe fd1a 	bl	80023f4 <HAL_InitTick>

  return HAL_OK;
 80039c0:	2300      	movs	r3, #0
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	40023c00 	.word	0x40023c00
 80039d0:	40023800 	.word	0x40023800
 80039d4:	080060a0 	.word	0x080060a0
 80039d8:	20000018 	.word	0x20000018
 80039dc:	2000001c 	.word	0x2000001c

080039e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039e4:	b090      	sub	sp, #64	@ 0x40
 80039e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80039ec:	2300      	movs	r3, #0
 80039ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80039f0:	2300      	movs	r3, #0
 80039f2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039f8:	4b59      	ldr	r3, [pc, #356]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 030c 	and.w	r3, r3, #12
 8003a00:	2b08      	cmp	r3, #8
 8003a02:	d00d      	beq.n	8003a20 <HAL_RCC_GetSysClockFreq+0x40>
 8003a04:	2b08      	cmp	r3, #8
 8003a06:	f200 80a1 	bhi.w	8003b4c <HAL_RCC_GetSysClockFreq+0x16c>
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <HAL_RCC_GetSysClockFreq+0x34>
 8003a0e:	2b04      	cmp	r3, #4
 8003a10:	d003      	beq.n	8003a1a <HAL_RCC_GetSysClockFreq+0x3a>
 8003a12:	e09b      	b.n	8003b4c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a14:	4b53      	ldr	r3, [pc, #332]	@ (8003b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a16:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a18:	e09b      	b.n	8003b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a1a:	4b53      	ldr	r3, [pc, #332]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a1e:	e098      	b.n	8003b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a20:	4b4f      	ldr	r3, [pc, #316]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a28:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a2a:	4b4d      	ldr	r3, [pc, #308]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d028      	beq.n	8003a88 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a36:	4b4a      	ldr	r3, [pc, #296]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	099b      	lsrs	r3, r3, #6
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	623b      	str	r3, [r7, #32]
 8003a40:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4b47      	ldr	r3, [pc, #284]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a4c:	fb03 f201 	mul.w	r2, r3, r1
 8003a50:	2300      	movs	r3, #0
 8003a52:	fb00 f303 	mul.w	r3, r0, r3
 8003a56:	4413      	add	r3, r2
 8003a58:	4a43      	ldr	r2, [pc, #268]	@ (8003b68 <HAL_RCC_GetSysClockFreq+0x188>)
 8003a5a:	fba0 1202 	umull	r1, r2, r0, r2
 8003a5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003a60:	460a      	mov	r2, r1
 8003a62:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003a64:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a66:	4413      	add	r3, r2
 8003a68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	61fa      	str	r2, [r7, #28]
 8003a72:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a76:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003a7a:	f7fc fc11 	bl	80002a0 <__aeabi_uldivmod>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	4613      	mov	r3, r2
 8003a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a86:	e053      	b.n	8003b30 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a88:	4b35      	ldr	r3, [pc, #212]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	099b      	lsrs	r3, r3, #6
 8003a8e:	2200      	movs	r2, #0
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	617a      	str	r2, [r7, #20]
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003a9a:	f04f 0b00 	mov.w	fp, #0
 8003a9e:	4652      	mov	r2, sl
 8003aa0:	465b      	mov	r3, fp
 8003aa2:	f04f 0000 	mov.w	r0, #0
 8003aa6:	f04f 0100 	mov.w	r1, #0
 8003aaa:	0159      	lsls	r1, r3, #5
 8003aac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ab0:	0150      	lsls	r0, r2, #5
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	ebb2 080a 	subs.w	r8, r2, sl
 8003aba:	eb63 090b 	sbc.w	r9, r3, fp
 8003abe:	f04f 0200 	mov.w	r2, #0
 8003ac2:	f04f 0300 	mov.w	r3, #0
 8003ac6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003aca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003ace:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003ad2:	ebb2 0408 	subs.w	r4, r2, r8
 8003ad6:	eb63 0509 	sbc.w	r5, r3, r9
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	f04f 0300 	mov.w	r3, #0
 8003ae2:	00eb      	lsls	r3, r5, #3
 8003ae4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ae8:	00e2      	lsls	r2, r4, #3
 8003aea:	4614      	mov	r4, r2
 8003aec:	461d      	mov	r5, r3
 8003aee:	eb14 030a 	adds.w	r3, r4, sl
 8003af2:	603b      	str	r3, [r7, #0]
 8003af4:	eb45 030b 	adc.w	r3, r5, fp
 8003af8:	607b      	str	r3, [r7, #4]
 8003afa:	f04f 0200 	mov.w	r2, #0
 8003afe:	f04f 0300 	mov.w	r3, #0
 8003b02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b06:	4629      	mov	r1, r5
 8003b08:	028b      	lsls	r3, r1, #10
 8003b0a:	4621      	mov	r1, r4
 8003b0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b10:	4621      	mov	r1, r4
 8003b12:	028a      	lsls	r2, r1, #10
 8003b14:	4610      	mov	r0, r2
 8003b16:	4619      	mov	r1, r3
 8003b18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	60bb      	str	r3, [r7, #8]
 8003b1e:	60fa      	str	r2, [r7, #12]
 8003b20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b24:	f7fc fbbc 	bl	80002a0 <__aeabi_uldivmod>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	460b      	mov	r3, r1
 8003b2c:	4613      	mov	r3, r2
 8003b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b30:	4b0b      	ldr	r3, [pc, #44]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	0c1b      	lsrs	r3, r3, #16
 8003b36:	f003 0303 	and.w	r3, r3, #3
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003b40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b48:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b4a:	e002      	b.n	8003b52 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b4c:	4b05      	ldr	r3, [pc, #20]	@ (8003b64 <HAL_RCC_GetSysClockFreq+0x184>)
 8003b4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003b50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3740      	adds	r7, #64	@ 0x40
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b5e:	bf00      	nop
 8003b60:	40023800 	.word	0x40023800
 8003b64:	00f42400 	.word	0x00f42400
 8003b68:	017d7840 	.word	0x017d7840

08003b6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b70:	4b03      	ldr	r3, [pc, #12]	@ (8003b80 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b72:	681b      	ldr	r3, [r3, #0]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	20000018 	.word	0x20000018

08003b84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b88:	f7ff fff0 	bl	8003b6c <HAL_RCC_GetHCLKFreq>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ba4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	0a9b      	lsrs	r3, r3, #10
 8003b94:	f003 0307 	and.w	r3, r3, #7
 8003b98:	4903      	ldr	r1, [pc, #12]	@ (8003ba8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b9a:	5ccb      	ldrb	r3, [r1, r3]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	40023800 	.word	0x40023800
 8003ba8:	080060b0 	.word	0x080060b0

08003bac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003bb0:	f7ff ffdc 	bl	8003b6c <HAL_RCC_GetHCLKFreq>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003bb8:	689b      	ldr	r3, [r3, #8]
 8003bba:	0b5b      	lsrs	r3, r3, #13
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	4903      	ldr	r1, [pc, #12]	@ (8003bd0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bc2:	5ccb      	ldrb	r3, [r1, r3]
 8003bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	40023800 	.word	0x40023800
 8003bd0:	080060b0 	.word	0x080060b0

08003bd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d101      	bne.n	8003be6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e07b      	b.n	8003cde <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d108      	bne.n	8003c00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bf6:	d009      	beq.n	8003c0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	61da      	str	r2, [r3, #28]
 8003bfe:	e005      	b.n	8003c0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d106      	bne.n	8003c2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fe f930 	bl	8001e8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c54:	431a      	orrs	r2, r3
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	691b      	ldr	r3, [r3, #16]
 8003c64:	f003 0302 	and.w	r3, r3, #2
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	699b      	ldr	r3, [r3, #24]
 8003c78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7c:	431a      	orrs	r2, r3
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69db      	ldr	r3, [r3, #28]
 8003c82:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c90:	ea42 0103 	orr.w	r1, r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c98:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	430a      	orrs	r2, r1
 8003ca2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	0c1b      	lsrs	r3, r3, #16
 8003caa:	f003 0104 	and.w	r1, r3, #4
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb2:	f003 0210 	and.w	r2, r3, #16
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	69da      	ldr	r2, [r3, #28]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ccc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b082      	sub	sp, #8
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d101      	bne.n	8003cf8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e042      	b.n	8003d7e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cfe:	b2db      	uxtb	r3, r3
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d106      	bne.n	8003d12 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f7fe f905 	bl	8001f1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2224      	movs	r2, #36	@ 0x24
 8003d16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d28:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f001 f8a6 	bl	8004e7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d3e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695a      	ldr	r2, [r3, #20]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d4e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d5e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2220      	movs	r2, #32
 8003d72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3708      	adds	r7, #8
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d86:	b580      	push	{r7, lr}
 8003d88:	b08a      	sub	sp, #40	@ 0x28
 8003d8a:	af02      	add	r7, sp, #8
 8003d8c:	60f8      	str	r0, [r7, #12]
 8003d8e:	60b9      	str	r1, [r7, #8]
 8003d90:	603b      	str	r3, [r7, #0]
 8003d92:	4613      	mov	r3, r2
 8003d94:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b20      	cmp	r3, #32
 8003da4:	d175      	bne.n	8003e92 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d002      	beq.n	8003db2 <HAL_UART_Transmit+0x2c>
 8003dac:	88fb      	ldrh	r3, [r7, #6]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e06e      	b.n	8003e94 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2221      	movs	r2, #33	@ 0x21
 8003dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dc4:	f7fe fb5a 	bl	800247c <HAL_GetTick>
 8003dc8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	88fa      	ldrh	r2, [r7, #6]
 8003dce:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	88fa      	ldrh	r2, [r7, #6]
 8003dd4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dde:	d108      	bne.n	8003df2 <HAL_UART_Transmit+0x6c>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	691b      	ldr	r3, [r3, #16]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d104      	bne.n	8003df2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003de8:	2300      	movs	r3, #0
 8003dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	61bb      	str	r3, [r7, #24]
 8003df0:	e003      	b.n	8003dfa <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dfa:	e02e      	b.n	8003e5a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	9300      	str	r3, [sp, #0]
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	2200      	movs	r2, #0
 8003e04:	2180      	movs	r1, #128	@ 0x80
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 fd77 	bl	80048fa <UART_WaitOnFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d005      	beq.n	8003e1e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e03a      	b.n	8003e94 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10b      	bne.n	8003e3c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	881b      	ldrh	r3, [r3, #0]
 8003e28:	461a      	mov	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e32:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	3302      	adds	r3, #2
 8003e38:	61bb      	str	r3, [r7, #24]
 8003e3a:	e007      	b.n	8003e4c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	781a      	ldrb	r2, [r3, #0]
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	3b01      	subs	r3, #1
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d1cb      	bne.n	8003dfc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	2140      	movs	r1, #64	@ 0x40
 8003e6e:	68f8      	ldr	r0, [r7, #12]
 8003e70:	f000 fd43 	bl	80048fa <UART_WaitOnFlagUntilTimeout>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2220      	movs	r2, #32
 8003e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e006      	b.n	8003e94 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2220      	movs	r2, #32
 8003e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e000      	b.n	8003e94 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e92:	2302      	movs	r3, #2
  }
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3720      	adds	r7, #32
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b08c      	sub	sp, #48	@ 0x30
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b20      	cmp	r3, #32
 8003eb4:	d162      	bne.n	8003f7c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d002      	beq.n	8003ec2 <HAL_UART_Transmit_DMA+0x26>
 8003ebc:	88fb      	ldrh	r3, [r7, #6]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d101      	bne.n	8003ec6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	e05b      	b.n	8003f7e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	88fa      	ldrh	r2, [r7, #6]
 8003ed6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2221      	movs	r2, #33	@ 0x21
 8003ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eea:	4a27      	ldr	r2, [pc, #156]	@ (8003f88 <HAL_UART_Transmit_DMA+0xec>)
 8003eec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	4a26      	ldr	r2, [pc, #152]	@ (8003f8c <HAL_UART_Transmit_DMA+0xf0>)
 8003ef4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efa:	4a25      	ldr	r2, [pc, #148]	@ (8003f90 <HAL_UART_Transmit_DMA+0xf4>)
 8003efc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f02:	2200      	movs	r2, #0
 8003f04:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003f06:	f107 0308 	add.w	r3, r7, #8
 8003f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f12:	6819      	ldr	r1, [r3, #0]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3304      	adds	r3, #4
 8003f1a:	461a      	mov	r2, r3
 8003f1c:	88fb      	ldrh	r3, [r7, #6]
 8003f1e:	f7fe fc9d 	bl	800285c <HAL_DMA_Start_IT>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d008      	beq.n	8003f3a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2210      	movs	r2, #16
 8003f2c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e021      	b.n	8003f7e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f42:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	3314      	adds	r3, #20
 8003f4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	e853 3f00 	ldrex	r3, [r3]
 8003f52:	617b      	str	r3, [r7, #20]
   return(result);
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3314      	adds	r3, #20
 8003f62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f64:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f68:	6a39      	ldr	r1, [r7, #32]
 8003f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f6c:	e841 2300 	strex	r3, r2, [r1]
 8003f70:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1e5      	bne.n	8003f44 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	e000      	b.n	8003f7e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003f7c:	2302      	movs	r3, #2
  }
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3730      	adds	r7, #48	@ 0x30
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	08004649 	.word	0x08004649
 8003f8c:	080046e3 	.word	0x080046e3
 8003f90:	08004867 	.word	0x08004867

08003f94 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b084      	sub	sp, #16
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003fa8:	b2db      	uxtb	r3, r3
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	d112      	bne.n	8003fd4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d002      	beq.n	8003fba <HAL_UART_Receive_DMA+0x26>
 8003fb4:	88fb      	ldrh	r3, [r7, #6]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d101      	bne.n	8003fbe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e00b      	b.n	8003fd6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8003fc4:	88fb      	ldrh	r3, [r7, #6]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	68b9      	ldr	r1, [r7, #8]
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f000 fcee 	bl	80049ac <UART_Start_Receive_DMA>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	e000      	b.n	8003fd6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003fd4:	2302      	movs	r3, #2
  }
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}

08003fde <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003fde:	b580      	push	{r7, lr}
 8003fe0:	b090      	sub	sp, #64	@ 0x40
 8003fe2:	af00      	add	r7, sp, #0
 8003fe4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff4:	2b80      	cmp	r3, #128	@ 0x80
 8003ff6:	bf0c      	ite	eq
 8003ff8:	2301      	moveq	r3, #1
 8003ffa:	2300      	movne	r3, #0
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004006:	b2db      	uxtb	r3, r3
 8004008:	2b21      	cmp	r3, #33	@ 0x21
 800400a:	d128      	bne.n	800405e <HAL_UART_DMAStop+0x80>
 800400c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800400e:	2b00      	cmp	r3, #0
 8004010:	d025      	beq.n	800405e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3314      	adds	r3, #20
 8004018:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	623b      	str	r3, [r7, #32]
   return(result);
 8004022:	6a3b      	ldr	r3, [r7, #32]
 8004024:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004028:	63bb      	str	r3, [r7, #56]	@ 0x38
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	3314      	adds	r3, #20
 8004030:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004032:	633a      	str	r2, [r7, #48]	@ 0x30
 8004034:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004036:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004038:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800403a:	e841 2300 	strex	r3, r2, [r1]
 800403e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1e5      	bne.n	8004012 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d004      	beq.n	8004058 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004052:	4618      	mov	r0, r3
 8004054:	f7fe fc5a 	bl	800290c <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 fd4d 	bl	8004af8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004068:	2b40      	cmp	r3, #64	@ 0x40
 800406a:	bf0c      	ite	eq
 800406c:	2301      	moveq	r3, #1
 800406e:	2300      	movne	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800407a:	b2db      	uxtb	r3, r3
 800407c:	2b22      	cmp	r3, #34	@ 0x22
 800407e:	d128      	bne.n	80040d2 <HAL_UART_DMAStop+0xf4>
 8004080:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004082:	2b00      	cmp	r3, #0
 8004084:	d025      	beq.n	80040d2 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3314      	adds	r3, #20
 800408c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	e853 3f00 	ldrex	r3, [r3]
 8004094:	60fb      	str	r3, [r7, #12]
   return(result);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800409c:	637b      	str	r3, [r7, #52]	@ 0x34
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	3314      	adds	r3, #20
 80040a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80040a6:	61fa      	str	r2, [r7, #28]
 80040a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040aa:	69b9      	ldr	r1, [r7, #24]
 80040ac:	69fa      	ldr	r2, [r7, #28]
 80040ae:	e841 2300 	strex	r3, r2, [r1]
 80040b2:	617b      	str	r3, [r7, #20]
   return(result);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1e5      	bne.n	8004086 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d004      	beq.n	80040cc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe fc20 	bl	800290c <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 fd3b 	bl	8004b48 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3740      	adds	r7, #64	@ 0x40
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b0ba      	sub	sp, #232	@ 0xe8
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004102:	2300      	movs	r3, #0
 8004104:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004108:	2300      	movs	r3, #0
 800410a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800410e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800411a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10f      	bne.n	8004142 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d009      	beq.n	8004142 <HAL_UART_IRQHandler+0x66>
 800412e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004132:	f003 0320 	and.w	r3, r3, #32
 8004136:	2b00      	cmp	r3, #0
 8004138:	d003      	beq.n	8004142 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 fde0 	bl	8004d00 <UART_Receive_IT>
      return;
 8004140:	e273      	b.n	800462a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004142:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004146:	2b00      	cmp	r3, #0
 8004148:	f000 80de 	beq.w	8004308 <HAL_UART_IRQHandler+0x22c>
 800414c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	d106      	bne.n	8004166 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004158:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800415c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004160:	2b00      	cmp	r3, #0
 8004162:	f000 80d1 	beq.w	8004308 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800416a:	f003 0301 	and.w	r3, r3, #1
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <HAL_UART_IRQHandler+0xae>
 8004172:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800417a:	2b00      	cmp	r3, #0
 800417c:	d005      	beq.n	800418a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004182:	f043 0201 	orr.w	r2, r3, #1
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800418a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00b      	beq.n	80041ae <HAL_UART_IRQHandler+0xd2>
 8004196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800419a:	f003 0301 	and.w	r3, r3, #1
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d005      	beq.n	80041ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a6:	f043 0202 	orr.w	r2, r3, #2
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041b2:	f003 0302 	and.w	r3, r3, #2
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d00b      	beq.n	80041d2 <HAL_UART_IRQHandler+0xf6>
 80041ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041be:	f003 0301 	and.w	r3, r3, #1
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d005      	beq.n	80041d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ca:	f043 0204 	orr.w	r2, r3, #4
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80041d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d011      	beq.n	8004202 <HAL_UART_IRQHandler+0x126>
 80041de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e2:	f003 0320 	and.w	r3, r3, #32
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d105      	bne.n	80041f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d005      	beq.n	8004202 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	f043 0208 	orr.w	r2, r3, #8
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 820a 	beq.w	8004620 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800420c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d008      	beq.n	800422a <HAL_UART_IRQHandler+0x14e>
 8004218:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800421c:	f003 0320 	and.w	r3, r3, #32
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	f000 fd6b 	bl	8004d00 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004234:	2b40      	cmp	r3, #64	@ 0x40
 8004236:	bf0c      	ite	eq
 8004238:	2301      	moveq	r3, #1
 800423a:	2300      	movne	r3, #0
 800423c:	b2db      	uxtb	r3, r3
 800423e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004246:	f003 0308 	and.w	r3, r3, #8
 800424a:	2b00      	cmp	r3, #0
 800424c:	d103      	bne.n	8004256 <HAL_UART_IRQHandler+0x17a>
 800424e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004252:	2b00      	cmp	r3, #0
 8004254:	d04f      	beq.n	80042f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f000 fc76 	bl	8004b48 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004266:	2b40      	cmp	r3, #64	@ 0x40
 8004268:	d141      	bne.n	80042ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	3314      	adds	r3, #20
 8004270:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004274:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004278:	e853 3f00 	ldrex	r3, [r3]
 800427c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004280:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004284:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004288:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	3314      	adds	r3, #20
 8004292:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004296:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800429a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80042a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80042a6:	e841 2300 	strex	r3, r2, [r1]
 80042aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80042ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1d9      	bne.n	800426a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d013      	beq.n	80042e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c2:	4a8a      	ldr	r2, [pc, #552]	@ (80044ec <HAL_UART_IRQHandler+0x410>)
 80042c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fe fb8e 	bl	80029ec <HAL_DMA_Abort_IT>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d016      	beq.n	8004304 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042e0:	4610      	mov	r0, r2
 80042e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e4:	e00e      	b.n	8004304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7fc fa7c 	bl	80007e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ec:	e00a      	b.n	8004304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fc fa78 	bl	80007e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f4:	e006      	b.n	8004304 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fc fa74 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2200      	movs	r2, #0
 8004300:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004302:	e18d      	b.n	8004620 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004304:	bf00      	nop
    return;
 8004306:	e18b      	b.n	8004620 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430c:	2b01      	cmp	r3, #1
 800430e:	f040 8167 	bne.w	80045e0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004316:	f003 0310 	and.w	r3, r3, #16
 800431a:	2b00      	cmp	r3, #0
 800431c:	f000 8160 	beq.w	80045e0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004320:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004324:	f003 0310 	and.w	r3, r3, #16
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 8159 	beq.w	80045e0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800432e:	2300      	movs	r3, #0
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	60bb      	str	r3, [r7, #8]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	60bb      	str	r3, [r7, #8]
 8004342:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800434e:	2b40      	cmp	r3, #64	@ 0x40
 8004350:	f040 80ce 	bne.w	80044f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004360:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 80a9 	beq.w	80044bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800436e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004372:	429a      	cmp	r2, r3
 8004374:	f080 80a2 	bcs.w	80044bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800437e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800438a:	f000 8088 	beq.w	800449e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004398:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800439c:	e853 3f00 	ldrex	r3, [r3]
 80043a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80043a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80043a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80043ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	330c      	adds	r3, #12
 80043b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80043ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80043c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80043ca:	e841 2300 	strex	r3, r2, [r1]
 80043ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80043d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1d9      	bne.n	800438e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3314      	adds	r3, #20
 80043e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043e4:	e853 3f00 	ldrex	r3, [r3]
 80043e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043ec:	f023 0301 	bic.w	r3, r3, #1
 80043f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3314      	adds	r3, #20
 80043fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004402:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004404:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004406:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800440a:	e841 2300 	strex	r3, r2, [r1]
 800440e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004410:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004412:	2b00      	cmp	r3, #0
 8004414:	d1e1      	bne.n	80043da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	3314      	adds	r3, #20
 800441c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800441e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004420:	e853 3f00 	ldrex	r3, [r3]
 8004424:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004426:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800442c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3314      	adds	r3, #20
 8004436:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800443a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800443c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800443e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004440:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004442:	e841 2300 	strex	r3, r2, [r1]
 8004446:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004448:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800444a:	2b00      	cmp	r3, #0
 800444c:	d1e3      	bne.n	8004416 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	330c      	adds	r3, #12
 8004462:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004464:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004466:	e853 3f00 	ldrex	r3, [r3]
 800446a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800446c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800446e:	f023 0310 	bic.w	r3, r3, #16
 8004472:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	330c      	adds	r3, #12
 800447c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004480:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004482:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004484:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004486:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004488:	e841 2300 	strex	r3, r2, [r1]
 800448c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800448e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1e3      	bne.n	800445c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004498:	4618      	mov	r0, r3
 800449a:	f7fe fa37 	bl	800290c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2202      	movs	r2, #2
 80044a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	4619      	mov	r1, r3
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f8bb 	bl	8004630 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80044ba:	e0b3      	b.n	8004624 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80044c4:	429a      	cmp	r2, r3
 80044c6:	f040 80ad 	bne.w	8004624 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ce:	69db      	ldr	r3, [r3, #28]
 80044d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044d4:	f040 80a6 	bne.w	8004624 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044e2:	4619      	mov	r1, r3
 80044e4:	6878      	ldr	r0, [r7, #4]
 80044e6:	f000 f8a3 	bl	8004630 <HAL_UARTEx_RxEventCallback>
      return;
 80044ea:	e09b      	b.n	8004624 <HAL_UART_IRQHandler+0x548>
 80044ec:	08004c0f 	.word	0x08004c0f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004504:	b29b      	uxth	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	f000 808e 	beq.w	8004628 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800450c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004510:	2b00      	cmp	r3, #0
 8004512:	f000 8089 	beq.w	8004628 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	330c      	adds	r3, #12
 800451c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004520:	e853 3f00 	ldrex	r3, [r3]
 8004524:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800452c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800453a:	647a      	str	r2, [r7, #68]	@ 0x44
 800453c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1e3      	bne.n	8004516 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	3314      	adds	r3, #20
 8004554:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004558:	e853 3f00 	ldrex	r3, [r3]
 800455c:	623b      	str	r3, [r7, #32]
   return(result);
 800455e:	6a3b      	ldr	r3, [r7, #32]
 8004560:	f023 0301 	bic.w	r3, r3, #1
 8004564:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	3314      	adds	r3, #20
 800456e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004572:	633a      	str	r2, [r7, #48]	@ 0x30
 8004574:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800457a:	e841 2300 	strex	r3, r2, [r1]
 800457e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004582:	2b00      	cmp	r3, #0
 8004584:	d1e3      	bne.n	800454e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	330c      	adds	r3, #12
 800459a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	e853 3f00 	ldrex	r3, [r3]
 80045a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f023 0310 	bic.w	r3, r3, #16
 80045aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	330c      	adds	r3, #12
 80045b4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80045b8:	61fa      	str	r2, [r7, #28]
 80045ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	69b9      	ldr	r1, [r7, #24]
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	e841 2300 	strex	r3, r2, [r1]
 80045c4:	617b      	str	r3, [r7, #20]
   return(result);
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1e3      	bne.n	8004594 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2202      	movs	r2, #2
 80045d0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80045d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80045d6:	4619      	mov	r1, r3
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f829 	bl	8004630 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045de:	e023      	b.n	8004628 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d009      	beq.n	8004600 <HAL_UART_IRQHandler+0x524>
 80045ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d003      	beq.n	8004600 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fb19 	bl	8004c30 <UART_Transmit_IT>
    return;
 80045fe:	e014      	b.n	800462a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004600:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00e      	beq.n	800462a <HAL_UART_IRQHandler+0x54e>
 800460c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004610:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004614:	2b00      	cmp	r3, #0
 8004616:	d008      	beq.n	800462a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 fb59 	bl	8004cd0 <UART_EndTransmit_IT>
    return;
 800461e:	e004      	b.n	800462a <HAL_UART_IRQHandler+0x54e>
    return;
 8004620:	bf00      	nop
 8004622:	e002      	b.n	800462a <HAL_UART_IRQHandler+0x54e>
      return;
 8004624:	bf00      	nop
 8004626:	e000      	b.n	800462a <HAL_UART_IRQHandler+0x54e>
      return;
 8004628:	bf00      	nop
  }
}
 800462a:	37e8      	adds	r7, #232	@ 0xe8
 800462c:	46bd      	mov	sp, r7
 800462e:	bd80      	pop	{r7, pc}

08004630 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004630:	b480      	push	{r7}
 8004632:	b083      	sub	sp, #12
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	460b      	mov	r3, r1
 800463a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800463c:	bf00      	nop
 800463e:	370c      	adds	r7, #12
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr

08004648 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b090      	sub	sp, #64	@ 0x40
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004654:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004660:	2b00      	cmp	r3, #0
 8004662:	d137      	bne.n	80046d4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004666:	2200      	movs	r2, #0
 8004668:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800466a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3314      	adds	r3, #20
 8004670:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004674:	e853 3f00 	ldrex	r3, [r3]
 8004678:	623b      	str	r3, [r7, #32]
   return(result);
 800467a:	6a3b      	ldr	r3, [r7, #32]
 800467c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004680:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004682:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	3314      	adds	r3, #20
 8004688:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800468a:	633a      	str	r2, [r7, #48]	@ 0x30
 800468c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800468e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004690:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004692:	e841 2300 	strex	r3, r2, [r1]
 8004696:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1e5      	bne.n	800466a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800469e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	330c      	adds	r3, #12
 80046a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	e853 3f00 	ldrex	r3, [r3]
 80046ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80046b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	330c      	adds	r3, #12
 80046bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80046be:	61fa      	str	r2, [r7, #28]
 80046c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c2:	69b9      	ldr	r1, [r7, #24]
 80046c4:	69fa      	ldr	r2, [r7, #28]
 80046c6:	e841 2300 	strex	r3, r2, [r1]
 80046ca:	617b      	str	r3, [r7, #20]
   return(result);
 80046cc:	697b      	ldr	r3, [r7, #20]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1e5      	bne.n	800469e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80046d2:	e002      	b.n	80046da <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80046d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80046d6:	f7fc f855 	bl	8000784 <HAL_UART_TxCpltCallback>
}
 80046da:	bf00      	nop
 80046dc:	3740      	adds	r7, #64	@ 0x40
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}

080046e2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80046e2:	b580      	push	{r7, lr}
 80046e4:	b084      	sub	sp, #16
 80046e6:	af00      	add	r7, sp, #0
 80046e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ee:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f7fc f85f 	bl	80007b4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b09c      	sub	sp, #112	@ 0x70
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004716:	2b00      	cmp	r3, #0
 8004718:	d172      	bne.n	8004800 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800471a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800471c:	2200      	movs	r2, #0
 800471e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004720:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	330c      	adds	r3, #12
 8004726:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004728:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800472a:	e853 3f00 	ldrex	r3, [r3]
 800472e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004730:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004732:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004736:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004738:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	330c      	adds	r3, #12
 800473e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004740:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004742:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004746:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004748:	e841 2300 	strex	r3, r2, [r1]
 800474c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800474e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e5      	bne.n	8004720 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004754:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	3314      	adds	r3, #20
 800475a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800475e:	e853 3f00 	ldrex	r3, [r3]
 8004762:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	667b      	str	r3, [r7, #100]	@ 0x64
 800476c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	3314      	adds	r3, #20
 8004772:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004774:	647a      	str	r2, [r7, #68]	@ 0x44
 8004776:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004778:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800477a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800477c:	e841 2300 	strex	r3, r2, [r1]
 8004780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1e5      	bne.n	8004754 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004788:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	3314      	adds	r3, #20
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004792:	e853 3f00 	ldrex	r3, [r3]
 8004796:	623b      	str	r3, [r7, #32]
   return(result);
 8004798:	6a3b      	ldr	r3, [r7, #32]
 800479a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800479e:	663b      	str	r3, [r7, #96]	@ 0x60
 80047a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3314      	adds	r3, #20
 80047a6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80047a8:	633a      	str	r2, [r7, #48]	@ 0x30
 80047aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047b0:	e841 2300 	strex	r3, r2, [r1]
 80047b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d1e5      	bne.n	8004788 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80047bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047be:	2220      	movs	r2, #32
 80047c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d119      	bne.n	8004800 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	330c      	adds	r3, #12
 80047d2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	e853 3f00 	ldrex	r3, [r3]
 80047da:	60fb      	str	r3, [r7, #12]
   return(result);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f023 0310 	bic.w	r3, r3, #16
 80047e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	330c      	adds	r3, #12
 80047ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80047ec:	61fa      	str	r2, [r7, #28]
 80047ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f0:	69b9      	ldr	r1, [r7, #24]
 80047f2:	69fa      	ldr	r2, [r7, #28]
 80047f4:	e841 2300 	strex	r3, r2, [r1]
 80047f8:	617b      	str	r3, [r7, #20]
   return(result);
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1e5      	bne.n	80047cc <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004800:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004802:	2200      	movs	r2, #0
 8004804:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004806:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800480a:	2b01      	cmp	r3, #1
 800480c:	d106      	bne.n	800481c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800480e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004810:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004812:	4619      	mov	r1, r3
 8004814:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004816:	f7ff ff0b 	bl	8004630 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800481a:	e002      	b.n	8004822 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800481c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800481e:	f7fb ff5d 	bl	80006dc <HAL_UART_RxCpltCallback>
}
 8004822:	bf00      	nop
 8004824:	3770      	adds	r7, #112	@ 0x70
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800482a:	b580      	push	{r7, lr}
 800482c:	b084      	sub	sp, #16
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2201      	movs	r2, #1
 800483c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004842:	2b01      	cmp	r3, #1
 8004844:	d108      	bne.n	8004858 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800484a:	085b      	lsrs	r3, r3, #1
 800484c:	b29b      	uxth	r3, r3
 800484e:	4619      	mov	r1, r3
 8004850:	68f8      	ldr	r0, [r7, #12]
 8004852:	f7ff feed 	bl	8004630 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004856:	e002      	b.n	800485e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f7fb ff75 	bl	8000748 <HAL_UART_RxHalfCpltCallback>
}
 800485e:	bf00      	nop
 8004860:	3710      	adds	r7, #16
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}

08004866 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004866:	b580      	push	{r7, lr}
 8004868:	b084      	sub	sp, #16
 800486a:	af00      	add	r7, sp, #0
 800486c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800486e:	2300      	movs	r3, #0
 8004870:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004882:	2b80      	cmp	r3, #128	@ 0x80
 8004884:	bf0c      	ite	eq
 8004886:	2301      	moveq	r3, #1
 8004888:	2300      	movne	r3, #0
 800488a:	b2db      	uxtb	r3, r3
 800488c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b21      	cmp	r3, #33	@ 0x21
 8004898:	d108      	bne.n	80048ac <UART_DMAError+0x46>
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d005      	beq.n	80048ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80048a0:	68bb      	ldr	r3, [r7, #8]
 80048a2:	2200      	movs	r2, #0
 80048a4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80048a6:	68b8      	ldr	r0, [r7, #8]
 80048a8:	f000 f926 	bl	8004af8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b6:	2b40      	cmp	r3, #64	@ 0x40
 80048b8:	bf0c      	ite	eq
 80048ba:	2301      	moveq	r3, #1
 80048bc:	2300      	movne	r3, #0
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b22      	cmp	r3, #34	@ 0x22
 80048cc:	d108      	bne.n	80048e0 <UART_DMAError+0x7a>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	2200      	movs	r2, #0
 80048d8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80048da:	68b8      	ldr	r0, [r7, #8]
 80048dc:	f000 f934 	bl	8004b48 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048e4:	f043 0210 	orr.w	r2, r3, #16
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80048ec:	68b8      	ldr	r0, [r7, #8]
 80048ee:	f7fb ff79 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048f2:	bf00      	nop
 80048f4:	3710      	adds	r7, #16
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b086      	sub	sp, #24
 80048fe:	af00      	add	r7, sp, #0
 8004900:	60f8      	str	r0, [r7, #12]
 8004902:	60b9      	str	r1, [r7, #8]
 8004904:	603b      	str	r3, [r7, #0]
 8004906:	4613      	mov	r3, r2
 8004908:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800490a:	e03b      	b.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004912:	d037      	beq.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004914:	f7fd fdb2 	bl	800247c <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	6a3a      	ldr	r2, [r7, #32]
 8004920:	429a      	cmp	r2, r3
 8004922:	d302      	bcc.n	800492a <UART_WaitOnFlagUntilTimeout+0x30>
 8004924:	6a3b      	ldr	r3, [r7, #32]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d101      	bne.n	800492e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e03a      	b.n	80049a4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d023      	beq.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b80      	cmp	r3, #128	@ 0x80
 8004940:	d020      	beq.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	d01d      	beq.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b08      	cmp	r3, #8
 8004954:	d116      	bne.n	8004984 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004956:	2300      	movs	r3, #0
 8004958:	617b      	str	r3, [r7, #20]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	617b      	str	r3, [r7, #20]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	617b      	str	r3, [r7, #20]
 800496a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800496c:	68f8      	ldr	r0, [r7, #12]
 800496e:	f000 f8eb 	bl	8004b48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2208      	movs	r2, #8
 8004976:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e00f      	b.n	80049a4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	4013      	ands	r3, r2
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	429a      	cmp	r2, r3
 8004992:	bf0c      	ite	eq
 8004994:	2301      	moveq	r3, #1
 8004996:	2300      	movne	r3, #0
 8004998:	b2db      	uxtb	r3, r3
 800499a:	461a      	mov	r2, r3
 800499c:	79fb      	ldrb	r3, [r7, #7]
 800499e:	429a      	cmp	r2, r3
 80049a0:	d0b4      	beq.n	800490c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3718      	adds	r7, #24
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b098      	sub	sp, #96	@ 0x60
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	4613      	mov	r3, r2
 80049b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80049ba:	68ba      	ldr	r2, [r7, #8]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	88fa      	ldrh	r2, [r7, #6]
 80049c4:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2222      	movs	r2, #34	@ 0x22
 80049d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049d8:	4a44      	ldr	r2, [pc, #272]	@ (8004aec <UART_Start_Receive_DMA+0x140>)
 80049da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e0:	4a43      	ldr	r2, [pc, #268]	@ (8004af0 <UART_Start_Receive_DMA+0x144>)
 80049e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e8:	4a42      	ldr	r2, [pc, #264]	@ (8004af4 <UART_Start_Receive_DMA+0x148>)
 80049ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f0:	2200      	movs	r2, #0
 80049f2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80049f4:	f107 0308 	add.w	r3, r7, #8
 80049f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	3304      	adds	r3, #4
 8004a04:	4619      	mov	r1, r3
 8004a06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	88fb      	ldrh	r3, [r7, #6]
 8004a0c:	f7fd ff26 	bl	800285c <HAL_DMA_Start_IT>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d008      	beq.n	8004a28 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	2210      	movs	r2, #16
 8004a1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e05d      	b.n	8004ae4 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004a28:	2300      	movs	r3, #0
 8004a2a:	613b      	str	r3, [r7, #16]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	613b      	str	r3, [r7, #16]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	613b      	str	r3, [r7, #16]
 8004a3c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d019      	beq.n	8004a7a <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	330c      	adds	r3, #12
 8004a4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a50:	e853 3f00 	ldrex	r3, [r3]
 8004a54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a5c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	330c      	adds	r3, #12
 8004a64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a66:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004a68:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004a6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a6e:	e841 2300 	strex	r3, r2, [r1]
 8004a72:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004a74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1e5      	bne.n	8004a46 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3314      	adds	r3, #20
 8004a80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a84:	e853 3f00 	ldrex	r3, [r3]
 8004a88:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8c:	f043 0301 	orr.w	r3, r3, #1
 8004a90:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3314      	adds	r3, #20
 8004a98:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004a9a:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004a9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004aa0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004aa2:	e841 2300 	strex	r3, r2, [r1]
 8004aa6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d1e5      	bne.n	8004a7a <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3314      	adds	r3, #20
 8004ab4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	e853 3f00 	ldrex	r3, [r3]
 8004abc:	617b      	str	r3, [r7, #20]
   return(result);
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ac4:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	3314      	adds	r3, #20
 8004acc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004ace:	627a      	str	r2, [r7, #36]	@ 0x24
 8004ad0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad2:	6a39      	ldr	r1, [r7, #32]
 8004ad4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad6:	e841 2300 	strex	r3, r2, [r1]
 8004ada:	61fb      	str	r3, [r7, #28]
   return(result);
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d1e5      	bne.n	8004aae <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3760      	adds	r7, #96	@ 0x60
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	080046ff 	.word	0x080046ff
 8004af0:	0800482b 	.word	0x0800482b
 8004af4:	08004867 	.word	0x08004867

08004af8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b089      	sub	sp, #36	@ 0x24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	330c      	adds	r3, #12
 8004b06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	e853 3f00 	ldrex	r3, [r3]
 8004b0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004b16:	61fb      	str	r3, [r7, #28]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	330c      	adds	r3, #12
 8004b1e:	69fa      	ldr	r2, [r7, #28]
 8004b20:	61ba      	str	r2, [r7, #24]
 8004b22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b24:	6979      	ldr	r1, [r7, #20]
 8004b26:	69ba      	ldr	r2, [r7, #24]
 8004b28:	e841 2300 	strex	r3, r2, [r1]
 8004b2c:	613b      	str	r3, [r7, #16]
   return(result);
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d1e5      	bne.n	8004b00 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004b3c:	bf00      	nop
 8004b3e:	3724      	adds	r7, #36	@ 0x24
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b095      	sub	sp, #84	@ 0x54
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	330c      	adds	r3, #12
 8004b56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b5a:	e853 3f00 	ldrex	r3, [r3]
 8004b5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	330c      	adds	r3, #12
 8004b6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b70:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e5      	bne.n	8004b50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	3314      	adds	r3, #20
 8004b8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8c:	6a3b      	ldr	r3, [r7, #32]
 8004b8e:	e853 3f00 	ldrex	r3, [r3]
 8004b92:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	f023 0301 	bic.w	r3, r3, #1
 8004b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	3314      	adds	r3, #20
 8004ba2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ba4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004baa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004bac:	e841 2300 	strex	r3, r2, [r1]
 8004bb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d1e5      	bne.n	8004b84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d119      	bne.n	8004bf4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	330c      	adds	r3, #12
 8004bc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	f023 0310 	bic.w	r3, r3, #16
 8004bd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	330c      	adds	r3, #12
 8004bde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004be0:	61ba      	str	r2, [r7, #24]
 8004be2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	6979      	ldr	r1, [r7, #20]
 8004be6:	69ba      	ldr	r2, [r7, #24]
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	613b      	str	r3, [r7, #16]
   return(result);
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e5      	bne.n	8004bc0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c02:	bf00      	nop
 8004c04:	3754      	adds	r7, #84	@ 0x54
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b084      	sub	sp, #16
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c1a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f7fb fdde 	bl	80007e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c28:	bf00      	nop
 8004c2a:	3710      	adds	r7, #16
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b085      	sub	sp, #20
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b21      	cmp	r3, #33	@ 0x21
 8004c42:	d13e      	bne.n	8004cc2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c4c:	d114      	bne.n	8004c78 <UART_Transmit_IT+0x48>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691b      	ldr	r3, [r3, #16]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d110      	bne.n	8004c78 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	461a      	mov	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c6a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	1c9a      	adds	r2, r3, #2
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	621a      	str	r2, [r3, #32]
 8004c76:	e008      	b.n	8004c8a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	1c59      	adds	r1, r3, #1
 8004c7e:	687a      	ldr	r2, [r7, #4]
 8004c80:	6211      	str	r1, [r2, #32]
 8004c82:	781a      	ldrb	r2, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004c8e:	b29b      	uxth	r3, r3
 8004c90:	3b01      	subs	r3, #1
 8004c92:	b29b      	uxth	r3, r3
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	4619      	mov	r1, r3
 8004c98:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d10f      	bne.n	8004cbe <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	68da      	ldr	r2, [r3, #12]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cac:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004cbc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	e000      	b.n	8004cc4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004cc2:	2302      	movs	r3, #2
  }
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ce6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2220      	movs	r2, #32
 8004cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7fb fd47 	bl	8000784 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3708      	adds	r7, #8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b08c      	sub	sp, #48	@ 0x30
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b22      	cmp	r3, #34	@ 0x22
 8004d1a:	f040 80aa 	bne.w	8004e72 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d26:	d115      	bne.n	8004d54 <UART_Receive_IT+0x54>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d111      	bne.n	8004d54 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d34:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d46:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d4c:	1c9a      	adds	r2, r3, #2
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d52:	e024      	b.n	8004d9e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d62:	d007      	beq.n	8004d74 <UART_Receive_IT+0x74>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10a      	bne.n	8004d82 <UART_Receive_IT+0x82>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d106      	bne.n	8004d82 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d7e:	701a      	strb	r2, [r3, #0]
 8004d80:	e008      	b.n	8004d94 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d8e:	b2da      	uxtb	r2, r3
 8004d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d92:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d98:	1c5a      	adds	r2, r3, #1
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	3b01      	subs	r3, #1
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	4619      	mov	r1, r3
 8004dac:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d15d      	bne.n	8004e6e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	68da      	ldr	r2, [r3, #12]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f022 0220 	bic.w	r2, r2, #32
 8004dc0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	68da      	ldr	r2, [r3, #12]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004dd0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	695a      	ldr	r2, [r3, #20]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f022 0201 	bic.w	r2, r2, #1
 8004de0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2200      	movs	r2, #0
 8004dee:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d135      	bne.n	8004e64 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	330c      	adds	r3, #12
 8004e04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	e853 3f00 	ldrex	r3, [r3]
 8004e0c:	613b      	str	r3, [r7, #16]
   return(result);
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f023 0310 	bic.w	r3, r3, #16
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	330c      	adds	r3, #12
 8004e1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e1e:	623a      	str	r2, [r7, #32]
 8004e20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e22:	69f9      	ldr	r1, [r7, #28]
 8004e24:	6a3a      	ldr	r2, [r7, #32]
 8004e26:	e841 2300 	strex	r3, r2, [r1]
 8004e2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1e5      	bne.n	8004dfe <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f003 0310 	and.w	r3, r3, #16
 8004e3c:	2b10      	cmp	r3, #16
 8004e3e:	d10a      	bne.n	8004e56 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e40:	2300      	movs	r3, #0
 8004e42:	60fb      	str	r3, [r7, #12]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	60fb      	str	r3, [r7, #12]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7ff fbe7 	bl	8004630 <HAL_UARTEx_RxEventCallback>
 8004e62:	e002      	b.n	8004e6a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f7fb fc39 	bl	80006dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	e002      	b.n	8004e74 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	e000      	b.n	8004e74 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004e72:	2302      	movs	r3, #2
  }
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	3730      	adds	r7, #48	@ 0x30
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}

08004e7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e80:	b0c0      	sub	sp, #256	@ 0x100
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e98:	68d9      	ldr	r1, [r3, #12]
 8004e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	ea40 0301 	orr.w	r3, r0, r1
 8004ea4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eaa:	689a      	ldr	r2, [r3, #8]
 8004eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	431a      	orrs	r2, r3
 8004ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ec0:	69db      	ldr	r3, [r3, #28]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ed4:	f021 010c 	bic.w	r1, r1, #12
 8004ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004edc:	681a      	ldr	r2, [r3, #0]
 8004ede:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ee2:	430b      	orrs	r3, r1
 8004ee4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ef6:	6999      	ldr	r1, [r3, #24]
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	ea40 0301 	orr.w	r3, r0, r1
 8004f02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	4b8f      	ldr	r3, [pc, #572]	@ (8005148 <UART_SetConfig+0x2cc>)
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d005      	beq.n	8004f1c <UART_SetConfig+0xa0>
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	4b8d      	ldr	r3, [pc, #564]	@ (800514c <UART_SetConfig+0x2d0>)
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d104      	bne.n	8004f26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f1c:	f7fe fe46 	bl	8003bac <HAL_RCC_GetPCLK2Freq>
 8004f20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004f24:	e003      	b.n	8004f2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f26:	f7fe fe2d 	bl	8003b84 <HAL_RCC_GetPCLK1Freq>
 8004f2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f32:	69db      	ldr	r3, [r3, #28]
 8004f34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f38:	f040 810c 	bne.w	8005154 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f40:	2200      	movs	r2, #0
 8004f42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004f46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004f4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004f4e:	4622      	mov	r2, r4
 8004f50:	462b      	mov	r3, r5
 8004f52:	1891      	adds	r1, r2, r2
 8004f54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004f56:	415b      	adcs	r3, r3
 8004f58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004f5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004f5e:	4621      	mov	r1, r4
 8004f60:	eb12 0801 	adds.w	r8, r2, r1
 8004f64:	4629      	mov	r1, r5
 8004f66:	eb43 0901 	adc.w	r9, r3, r1
 8004f6a:	f04f 0200 	mov.w	r2, #0
 8004f6e:	f04f 0300 	mov.w	r3, #0
 8004f72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004f76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004f7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004f7e:	4690      	mov	r8, r2
 8004f80:	4699      	mov	r9, r3
 8004f82:	4623      	mov	r3, r4
 8004f84:	eb18 0303 	adds.w	r3, r8, r3
 8004f88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f8c:	462b      	mov	r3, r5
 8004f8e:	eb49 0303 	adc.w	r3, r9, r3
 8004f92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fa2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004fa6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004faa:	460b      	mov	r3, r1
 8004fac:	18db      	adds	r3, r3, r3
 8004fae:	653b      	str	r3, [r7, #80]	@ 0x50
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	eb42 0303 	adc.w	r3, r2, r3
 8004fb6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004fb8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004fbc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004fc0:	f7fb f96e 	bl	80002a0 <__aeabi_uldivmod>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	460b      	mov	r3, r1
 8004fc8:	4b61      	ldr	r3, [pc, #388]	@ (8005150 <UART_SetConfig+0x2d4>)
 8004fca:	fba3 2302 	umull	r2, r3, r3, r2
 8004fce:	095b      	lsrs	r3, r3, #5
 8004fd0:	011c      	lsls	r4, r3, #4
 8004fd2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004fdc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004fe0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004fe4:	4642      	mov	r2, r8
 8004fe6:	464b      	mov	r3, r9
 8004fe8:	1891      	adds	r1, r2, r2
 8004fea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004fec:	415b      	adcs	r3, r3
 8004fee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ff0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004ff4:	4641      	mov	r1, r8
 8004ff6:	eb12 0a01 	adds.w	sl, r2, r1
 8004ffa:	4649      	mov	r1, r9
 8004ffc:	eb43 0b01 	adc.w	fp, r3, r1
 8005000:	f04f 0200 	mov.w	r2, #0
 8005004:	f04f 0300 	mov.w	r3, #0
 8005008:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800500c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005010:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005014:	4692      	mov	sl, r2
 8005016:	469b      	mov	fp, r3
 8005018:	4643      	mov	r3, r8
 800501a:	eb1a 0303 	adds.w	r3, sl, r3
 800501e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005022:	464b      	mov	r3, r9
 8005024:	eb4b 0303 	adc.w	r3, fp, r3
 8005028:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800502c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005038:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800503c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005040:	460b      	mov	r3, r1
 8005042:	18db      	adds	r3, r3, r3
 8005044:	643b      	str	r3, [r7, #64]	@ 0x40
 8005046:	4613      	mov	r3, r2
 8005048:	eb42 0303 	adc.w	r3, r2, r3
 800504c:	647b      	str	r3, [r7, #68]	@ 0x44
 800504e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005052:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005056:	f7fb f923 	bl	80002a0 <__aeabi_uldivmod>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4611      	mov	r1, r2
 8005060:	4b3b      	ldr	r3, [pc, #236]	@ (8005150 <UART_SetConfig+0x2d4>)
 8005062:	fba3 2301 	umull	r2, r3, r3, r1
 8005066:	095b      	lsrs	r3, r3, #5
 8005068:	2264      	movs	r2, #100	@ 0x64
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	1acb      	subs	r3, r1, r3
 8005070:	00db      	lsls	r3, r3, #3
 8005072:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005076:	4b36      	ldr	r3, [pc, #216]	@ (8005150 <UART_SetConfig+0x2d4>)
 8005078:	fba3 2302 	umull	r2, r3, r3, r2
 800507c:	095b      	lsrs	r3, r3, #5
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005084:	441c      	add	r4, r3
 8005086:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800508a:	2200      	movs	r2, #0
 800508c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005090:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005094:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005098:	4642      	mov	r2, r8
 800509a:	464b      	mov	r3, r9
 800509c:	1891      	adds	r1, r2, r2
 800509e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80050a0:	415b      	adcs	r3, r3
 80050a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80050a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80050a8:	4641      	mov	r1, r8
 80050aa:	1851      	adds	r1, r2, r1
 80050ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80050ae:	4649      	mov	r1, r9
 80050b0:	414b      	adcs	r3, r1
 80050b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80050b4:	f04f 0200 	mov.w	r2, #0
 80050b8:	f04f 0300 	mov.w	r3, #0
 80050bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80050c0:	4659      	mov	r1, fp
 80050c2:	00cb      	lsls	r3, r1, #3
 80050c4:	4651      	mov	r1, sl
 80050c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050ca:	4651      	mov	r1, sl
 80050cc:	00ca      	lsls	r2, r1, #3
 80050ce:	4610      	mov	r0, r2
 80050d0:	4619      	mov	r1, r3
 80050d2:	4603      	mov	r3, r0
 80050d4:	4642      	mov	r2, r8
 80050d6:	189b      	adds	r3, r3, r2
 80050d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80050dc:	464b      	mov	r3, r9
 80050de:	460a      	mov	r2, r1
 80050e0:	eb42 0303 	adc.w	r3, r2, r3
 80050e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80050f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80050f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80050fc:	460b      	mov	r3, r1
 80050fe:	18db      	adds	r3, r3, r3
 8005100:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005102:	4613      	mov	r3, r2
 8005104:	eb42 0303 	adc.w	r3, r2, r3
 8005108:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800510a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800510e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005112:	f7fb f8c5 	bl	80002a0 <__aeabi_uldivmod>
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4b0d      	ldr	r3, [pc, #52]	@ (8005150 <UART_SetConfig+0x2d4>)
 800511c:	fba3 1302 	umull	r1, r3, r3, r2
 8005120:	095b      	lsrs	r3, r3, #5
 8005122:	2164      	movs	r1, #100	@ 0x64
 8005124:	fb01 f303 	mul.w	r3, r1, r3
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	00db      	lsls	r3, r3, #3
 800512c:	3332      	adds	r3, #50	@ 0x32
 800512e:	4a08      	ldr	r2, [pc, #32]	@ (8005150 <UART_SetConfig+0x2d4>)
 8005130:	fba2 2303 	umull	r2, r3, r2, r3
 8005134:	095b      	lsrs	r3, r3, #5
 8005136:	f003 0207 	and.w	r2, r3, #7
 800513a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4422      	add	r2, r4
 8005142:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005144:	e106      	b.n	8005354 <UART_SetConfig+0x4d8>
 8005146:	bf00      	nop
 8005148:	40011000 	.word	0x40011000
 800514c:	40011400 	.word	0x40011400
 8005150:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005154:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005158:	2200      	movs	r2, #0
 800515a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800515e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005162:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005166:	4642      	mov	r2, r8
 8005168:	464b      	mov	r3, r9
 800516a:	1891      	adds	r1, r2, r2
 800516c:	6239      	str	r1, [r7, #32]
 800516e:	415b      	adcs	r3, r3
 8005170:	627b      	str	r3, [r7, #36]	@ 0x24
 8005172:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005176:	4641      	mov	r1, r8
 8005178:	1854      	adds	r4, r2, r1
 800517a:	4649      	mov	r1, r9
 800517c:	eb43 0501 	adc.w	r5, r3, r1
 8005180:	f04f 0200 	mov.w	r2, #0
 8005184:	f04f 0300 	mov.w	r3, #0
 8005188:	00eb      	lsls	r3, r5, #3
 800518a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800518e:	00e2      	lsls	r2, r4, #3
 8005190:	4614      	mov	r4, r2
 8005192:	461d      	mov	r5, r3
 8005194:	4643      	mov	r3, r8
 8005196:	18e3      	adds	r3, r4, r3
 8005198:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800519c:	464b      	mov	r3, r9
 800519e:	eb45 0303 	adc.w	r3, r5, r3
 80051a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80051b2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80051b6:	f04f 0200 	mov.w	r2, #0
 80051ba:	f04f 0300 	mov.w	r3, #0
 80051be:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80051c2:	4629      	mov	r1, r5
 80051c4:	008b      	lsls	r3, r1, #2
 80051c6:	4621      	mov	r1, r4
 80051c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051cc:	4621      	mov	r1, r4
 80051ce:	008a      	lsls	r2, r1, #2
 80051d0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80051d4:	f7fb f864 	bl	80002a0 <__aeabi_uldivmod>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4b60      	ldr	r3, [pc, #384]	@ (8005360 <UART_SetConfig+0x4e4>)
 80051de:	fba3 2302 	umull	r2, r3, r3, r2
 80051e2:	095b      	lsrs	r3, r3, #5
 80051e4:	011c      	lsls	r4, r3, #4
 80051e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051ea:	2200      	movs	r2, #0
 80051ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80051f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80051f4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80051f8:	4642      	mov	r2, r8
 80051fa:	464b      	mov	r3, r9
 80051fc:	1891      	adds	r1, r2, r2
 80051fe:	61b9      	str	r1, [r7, #24]
 8005200:	415b      	adcs	r3, r3
 8005202:	61fb      	str	r3, [r7, #28]
 8005204:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005208:	4641      	mov	r1, r8
 800520a:	1851      	adds	r1, r2, r1
 800520c:	6139      	str	r1, [r7, #16]
 800520e:	4649      	mov	r1, r9
 8005210:	414b      	adcs	r3, r1
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	f04f 0300 	mov.w	r3, #0
 800521c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005220:	4659      	mov	r1, fp
 8005222:	00cb      	lsls	r3, r1, #3
 8005224:	4651      	mov	r1, sl
 8005226:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800522a:	4651      	mov	r1, sl
 800522c:	00ca      	lsls	r2, r1, #3
 800522e:	4610      	mov	r0, r2
 8005230:	4619      	mov	r1, r3
 8005232:	4603      	mov	r3, r0
 8005234:	4642      	mov	r2, r8
 8005236:	189b      	adds	r3, r3, r2
 8005238:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800523c:	464b      	mov	r3, r9
 800523e:	460a      	mov	r2, r1
 8005240:	eb42 0303 	adc.w	r3, r2, r3
 8005244:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	2200      	movs	r2, #0
 8005250:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005252:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005254:	f04f 0200 	mov.w	r2, #0
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005260:	4649      	mov	r1, r9
 8005262:	008b      	lsls	r3, r1, #2
 8005264:	4641      	mov	r1, r8
 8005266:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800526a:	4641      	mov	r1, r8
 800526c:	008a      	lsls	r2, r1, #2
 800526e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005272:	f7fb f815 	bl	80002a0 <__aeabi_uldivmod>
 8005276:	4602      	mov	r2, r0
 8005278:	460b      	mov	r3, r1
 800527a:	4611      	mov	r1, r2
 800527c:	4b38      	ldr	r3, [pc, #224]	@ (8005360 <UART_SetConfig+0x4e4>)
 800527e:	fba3 2301 	umull	r2, r3, r3, r1
 8005282:	095b      	lsrs	r3, r3, #5
 8005284:	2264      	movs	r2, #100	@ 0x64
 8005286:	fb02 f303 	mul.w	r3, r2, r3
 800528a:	1acb      	subs	r3, r1, r3
 800528c:	011b      	lsls	r3, r3, #4
 800528e:	3332      	adds	r3, #50	@ 0x32
 8005290:	4a33      	ldr	r2, [pc, #204]	@ (8005360 <UART_SetConfig+0x4e4>)
 8005292:	fba2 2303 	umull	r2, r3, r2, r3
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800529c:	441c      	add	r4, r3
 800529e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052a2:	2200      	movs	r2, #0
 80052a4:	673b      	str	r3, [r7, #112]	@ 0x70
 80052a6:	677a      	str	r2, [r7, #116]	@ 0x74
 80052a8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80052ac:	4642      	mov	r2, r8
 80052ae:	464b      	mov	r3, r9
 80052b0:	1891      	adds	r1, r2, r2
 80052b2:	60b9      	str	r1, [r7, #8]
 80052b4:	415b      	adcs	r3, r3
 80052b6:	60fb      	str	r3, [r7, #12]
 80052b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052bc:	4641      	mov	r1, r8
 80052be:	1851      	adds	r1, r2, r1
 80052c0:	6039      	str	r1, [r7, #0]
 80052c2:	4649      	mov	r1, r9
 80052c4:	414b      	adcs	r3, r1
 80052c6:	607b      	str	r3, [r7, #4]
 80052c8:	f04f 0200 	mov.w	r2, #0
 80052cc:	f04f 0300 	mov.w	r3, #0
 80052d0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80052d4:	4659      	mov	r1, fp
 80052d6:	00cb      	lsls	r3, r1, #3
 80052d8:	4651      	mov	r1, sl
 80052da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052de:	4651      	mov	r1, sl
 80052e0:	00ca      	lsls	r2, r1, #3
 80052e2:	4610      	mov	r0, r2
 80052e4:	4619      	mov	r1, r3
 80052e6:	4603      	mov	r3, r0
 80052e8:	4642      	mov	r2, r8
 80052ea:	189b      	adds	r3, r3, r2
 80052ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80052ee:	464b      	mov	r3, r9
 80052f0:	460a      	mov	r2, r1
 80052f2:	eb42 0303 	adc.w	r3, r2, r3
 80052f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80052f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	663b      	str	r3, [r7, #96]	@ 0x60
 8005302:	667a      	str	r2, [r7, #100]	@ 0x64
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	f04f 0300 	mov.w	r3, #0
 800530c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005310:	4649      	mov	r1, r9
 8005312:	008b      	lsls	r3, r1, #2
 8005314:	4641      	mov	r1, r8
 8005316:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800531a:	4641      	mov	r1, r8
 800531c:	008a      	lsls	r2, r1, #2
 800531e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005322:	f7fa ffbd 	bl	80002a0 <__aeabi_uldivmod>
 8005326:	4602      	mov	r2, r0
 8005328:	460b      	mov	r3, r1
 800532a:	4b0d      	ldr	r3, [pc, #52]	@ (8005360 <UART_SetConfig+0x4e4>)
 800532c:	fba3 1302 	umull	r1, r3, r3, r2
 8005330:	095b      	lsrs	r3, r3, #5
 8005332:	2164      	movs	r1, #100	@ 0x64
 8005334:	fb01 f303 	mul.w	r3, r1, r3
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	011b      	lsls	r3, r3, #4
 800533c:	3332      	adds	r3, #50	@ 0x32
 800533e:	4a08      	ldr	r2, [pc, #32]	@ (8005360 <UART_SetConfig+0x4e4>)
 8005340:	fba2 2303 	umull	r2, r3, r2, r3
 8005344:	095b      	lsrs	r3, r3, #5
 8005346:	f003 020f 	and.w	r2, r3, #15
 800534a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4422      	add	r2, r4
 8005352:	609a      	str	r2, [r3, #8]
}
 8005354:	bf00      	nop
 8005356:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800535a:	46bd      	mov	sp, r7
 800535c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005360:	51eb851f 	.word	0x51eb851f

08005364 <malloc>:
 8005364:	4b02      	ldr	r3, [pc, #8]	@ (8005370 <malloc+0xc>)
 8005366:	4601      	mov	r1, r0
 8005368:	6818      	ldr	r0, [r3, #0]
 800536a:	f000 b82d 	b.w	80053c8 <_malloc_r>
 800536e:	bf00      	nop
 8005370:	20000024 	.word	0x20000024

08005374 <free>:
 8005374:	4b02      	ldr	r3, [pc, #8]	@ (8005380 <free+0xc>)
 8005376:	4601      	mov	r1, r0
 8005378:	6818      	ldr	r0, [r3, #0]
 800537a:	f000 b93d 	b.w	80055f8 <_free_r>
 800537e:	bf00      	nop
 8005380:	20000024 	.word	0x20000024

08005384 <sbrk_aligned>:
 8005384:	b570      	push	{r4, r5, r6, lr}
 8005386:	4e0f      	ldr	r6, [pc, #60]	@ (80053c4 <sbrk_aligned+0x40>)
 8005388:	460c      	mov	r4, r1
 800538a:	6831      	ldr	r1, [r6, #0]
 800538c:	4605      	mov	r5, r0
 800538e:	b911      	cbnz	r1, 8005396 <sbrk_aligned+0x12>
 8005390:	f000 f8e8 	bl	8005564 <_sbrk_r>
 8005394:	6030      	str	r0, [r6, #0]
 8005396:	4621      	mov	r1, r4
 8005398:	4628      	mov	r0, r5
 800539a:	f000 f8e3 	bl	8005564 <_sbrk_r>
 800539e:	1c43      	adds	r3, r0, #1
 80053a0:	d103      	bne.n	80053aa <sbrk_aligned+0x26>
 80053a2:	f04f 34ff 	mov.w	r4, #4294967295
 80053a6:	4620      	mov	r0, r4
 80053a8:	bd70      	pop	{r4, r5, r6, pc}
 80053aa:	1cc4      	adds	r4, r0, #3
 80053ac:	f024 0403 	bic.w	r4, r4, #3
 80053b0:	42a0      	cmp	r0, r4
 80053b2:	d0f8      	beq.n	80053a6 <sbrk_aligned+0x22>
 80053b4:	1a21      	subs	r1, r4, r0
 80053b6:	4628      	mov	r0, r5
 80053b8:	f000 f8d4 	bl	8005564 <_sbrk_r>
 80053bc:	3001      	adds	r0, #1
 80053be:	d1f2      	bne.n	80053a6 <sbrk_aligned+0x22>
 80053c0:	e7ef      	b.n	80053a2 <sbrk_aligned+0x1e>
 80053c2:	bf00      	nop
 80053c4:	200003dc 	.word	0x200003dc

080053c8 <_malloc_r>:
 80053c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053cc:	1ccd      	adds	r5, r1, #3
 80053ce:	f025 0503 	bic.w	r5, r5, #3
 80053d2:	3508      	adds	r5, #8
 80053d4:	2d0c      	cmp	r5, #12
 80053d6:	bf38      	it	cc
 80053d8:	250c      	movcc	r5, #12
 80053da:	2d00      	cmp	r5, #0
 80053dc:	4606      	mov	r6, r0
 80053de:	db01      	blt.n	80053e4 <_malloc_r+0x1c>
 80053e0:	42a9      	cmp	r1, r5
 80053e2:	d904      	bls.n	80053ee <_malloc_r+0x26>
 80053e4:	230c      	movs	r3, #12
 80053e6:	6033      	str	r3, [r6, #0]
 80053e8:	2000      	movs	r0, #0
 80053ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80054c4 <_malloc_r+0xfc>
 80053f2:	f000 f869 	bl	80054c8 <__malloc_lock>
 80053f6:	f8d8 3000 	ldr.w	r3, [r8]
 80053fa:	461c      	mov	r4, r3
 80053fc:	bb44      	cbnz	r4, 8005450 <_malloc_r+0x88>
 80053fe:	4629      	mov	r1, r5
 8005400:	4630      	mov	r0, r6
 8005402:	f7ff ffbf 	bl	8005384 <sbrk_aligned>
 8005406:	1c43      	adds	r3, r0, #1
 8005408:	4604      	mov	r4, r0
 800540a:	d158      	bne.n	80054be <_malloc_r+0xf6>
 800540c:	f8d8 4000 	ldr.w	r4, [r8]
 8005410:	4627      	mov	r7, r4
 8005412:	2f00      	cmp	r7, #0
 8005414:	d143      	bne.n	800549e <_malloc_r+0xd6>
 8005416:	2c00      	cmp	r4, #0
 8005418:	d04b      	beq.n	80054b2 <_malloc_r+0xea>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	4639      	mov	r1, r7
 800541e:	4630      	mov	r0, r6
 8005420:	eb04 0903 	add.w	r9, r4, r3
 8005424:	f000 f89e 	bl	8005564 <_sbrk_r>
 8005428:	4581      	cmp	r9, r0
 800542a:	d142      	bne.n	80054b2 <_malloc_r+0xea>
 800542c:	6821      	ldr	r1, [r4, #0]
 800542e:	1a6d      	subs	r5, r5, r1
 8005430:	4629      	mov	r1, r5
 8005432:	4630      	mov	r0, r6
 8005434:	f7ff ffa6 	bl	8005384 <sbrk_aligned>
 8005438:	3001      	adds	r0, #1
 800543a:	d03a      	beq.n	80054b2 <_malloc_r+0xea>
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	442b      	add	r3, r5
 8005440:	6023      	str	r3, [r4, #0]
 8005442:	f8d8 3000 	ldr.w	r3, [r8]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	bb62      	cbnz	r2, 80054a4 <_malloc_r+0xdc>
 800544a:	f8c8 7000 	str.w	r7, [r8]
 800544e:	e00f      	b.n	8005470 <_malloc_r+0xa8>
 8005450:	6822      	ldr	r2, [r4, #0]
 8005452:	1b52      	subs	r2, r2, r5
 8005454:	d420      	bmi.n	8005498 <_malloc_r+0xd0>
 8005456:	2a0b      	cmp	r2, #11
 8005458:	d917      	bls.n	800548a <_malloc_r+0xc2>
 800545a:	1961      	adds	r1, r4, r5
 800545c:	42a3      	cmp	r3, r4
 800545e:	6025      	str	r5, [r4, #0]
 8005460:	bf18      	it	ne
 8005462:	6059      	strne	r1, [r3, #4]
 8005464:	6863      	ldr	r3, [r4, #4]
 8005466:	bf08      	it	eq
 8005468:	f8c8 1000 	streq.w	r1, [r8]
 800546c:	5162      	str	r2, [r4, r5]
 800546e:	604b      	str	r3, [r1, #4]
 8005470:	4630      	mov	r0, r6
 8005472:	f000 f82f 	bl	80054d4 <__malloc_unlock>
 8005476:	f104 000b 	add.w	r0, r4, #11
 800547a:	1d23      	adds	r3, r4, #4
 800547c:	f020 0007 	bic.w	r0, r0, #7
 8005480:	1ac2      	subs	r2, r0, r3
 8005482:	bf1c      	itt	ne
 8005484:	1a1b      	subne	r3, r3, r0
 8005486:	50a3      	strne	r3, [r4, r2]
 8005488:	e7af      	b.n	80053ea <_malloc_r+0x22>
 800548a:	6862      	ldr	r2, [r4, #4]
 800548c:	42a3      	cmp	r3, r4
 800548e:	bf0c      	ite	eq
 8005490:	f8c8 2000 	streq.w	r2, [r8]
 8005494:	605a      	strne	r2, [r3, #4]
 8005496:	e7eb      	b.n	8005470 <_malloc_r+0xa8>
 8005498:	4623      	mov	r3, r4
 800549a:	6864      	ldr	r4, [r4, #4]
 800549c:	e7ae      	b.n	80053fc <_malloc_r+0x34>
 800549e:	463c      	mov	r4, r7
 80054a0:	687f      	ldr	r7, [r7, #4]
 80054a2:	e7b6      	b.n	8005412 <_malloc_r+0x4a>
 80054a4:	461a      	mov	r2, r3
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	42a3      	cmp	r3, r4
 80054aa:	d1fb      	bne.n	80054a4 <_malloc_r+0xdc>
 80054ac:	2300      	movs	r3, #0
 80054ae:	6053      	str	r3, [r2, #4]
 80054b0:	e7de      	b.n	8005470 <_malloc_r+0xa8>
 80054b2:	230c      	movs	r3, #12
 80054b4:	6033      	str	r3, [r6, #0]
 80054b6:	4630      	mov	r0, r6
 80054b8:	f000 f80c 	bl	80054d4 <__malloc_unlock>
 80054bc:	e794      	b.n	80053e8 <_malloc_r+0x20>
 80054be:	6005      	str	r5, [r0, #0]
 80054c0:	e7d6      	b.n	8005470 <_malloc_r+0xa8>
 80054c2:	bf00      	nop
 80054c4:	200003e0 	.word	0x200003e0

080054c8 <__malloc_lock>:
 80054c8:	4801      	ldr	r0, [pc, #4]	@ (80054d0 <__malloc_lock+0x8>)
 80054ca:	f000 b885 	b.w	80055d8 <__retarget_lock_acquire_recursive>
 80054ce:	bf00      	nop
 80054d0:	20000520 	.word	0x20000520

080054d4 <__malloc_unlock>:
 80054d4:	4801      	ldr	r0, [pc, #4]	@ (80054dc <__malloc_unlock+0x8>)
 80054d6:	f000 b880 	b.w	80055da <__retarget_lock_release_recursive>
 80054da:	bf00      	nop
 80054dc:	20000520 	.word	0x20000520

080054e0 <_vsniprintf_r>:
 80054e0:	b530      	push	{r4, r5, lr}
 80054e2:	4614      	mov	r4, r2
 80054e4:	2c00      	cmp	r4, #0
 80054e6:	b09b      	sub	sp, #108	@ 0x6c
 80054e8:	4605      	mov	r5, r0
 80054ea:	461a      	mov	r2, r3
 80054ec:	da05      	bge.n	80054fa <_vsniprintf_r+0x1a>
 80054ee:	238b      	movs	r3, #139	@ 0x8b
 80054f0:	6003      	str	r3, [r0, #0]
 80054f2:	f04f 30ff 	mov.w	r0, #4294967295
 80054f6:	b01b      	add	sp, #108	@ 0x6c
 80054f8:	bd30      	pop	{r4, r5, pc}
 80054fa:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80054fe:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005502:	bf14      	ite	ne
 8005504:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005508:	4623      	moveq	r3, r4
 800550a:	9302      	str	r3, [sp, #8]
 800550c:	9305      	str	r3, [sp, #20]
 800550e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005512:	9100      	str	r1, [sp, #0]
 8005514:	9104      	str	r1, [sp, #16]
 8005516:	f8ad 300e 	strh.w	r3, [sp, #14]
 800551a:	4669      	mov	r1, sp
 800551c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800551e:	f000 f911 	bl	8005744 <_svfiprintf_r>
 8005522:	1c43      	adds	r3, r0, #1
 8005524:	bfbc      	itt	lt
 8005526:	238b      	movlt	r3, #139	@ 0x8b
 8005528:	602b      	strlt	r3, [r5, #0]
 800552a:	2c00      	cmp	r4, #0
 800552c:	d0e3      	beq.n	80054f6 <_vsniprintf_r+0x16>
 800552e:	9b00      	ldr	r3, [sp, #0]
 8005530:	2200      	movs	r2, #0
 8005532:	701a      	strb	r2, [r3, #0]
 8005534:	e7df      	b.n	80054f6 <_vsniprintf_r+0x16>
	...

08005538 <vsniprintf>:
 8005538:	b507      	push	{r0, r1, r2, lr}
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	460a      	mov	r2, r1
 8005540:	4601      	mov	r1, r0
 8005542:	4803      	ldr	r0, [pc, #12]	@ (8005550 <vsniprintf+0x18>)
 8005544:	6800      	ldr	r0, [r0, #0]
 8005546:	f7ff ffcb 	bl	80054e0 <_vsniprintf_r>
 800554a:	b003      	add	sp, #12
 800554c:	f85d fb04 	ldr.w	pc, [sp], #4
 8005550:	20000024 	.word	0x20000024

08005554 <memset>:
 8005554:	4402      	add	r2, r0
 8005556:	4603      	mov	r3, r0
 8005558:	4293      	cmp	r3, r2
 800555a:	d100      	bne.n	800555e <memset+0xa>
 800555c:	4770      	bx	lr
 800555e:	f803 1b01 	strb.w	r1, [r3], #1
 8005562:	e7f9      	b.n	8005558 <memset+0x4>

08005564 <_sbrk_r>:
 8005564:	b538      	push	{r3, r4, r5, lr}
 8005566:	4d06      	ldr	r5, [pc, #24]	@ (8005580 <_sbrk_r+0x1c>)
 8005568:	2300      	movs	r3, #0
 800556a:	4604      	mov	r4, r0
 800556c:	4608      	mov	r0, r1
 800556e:	602b      	str	r3, [r5, #0]
 8005570:	f7fc feac 	bl	80022cc <_sbrk>
 8005574:	1c43      	adds	r3, r0, #1
 8005576:	d102      	bne.n	800557e <_sbrk_r+0x1a>
 8005578:	682b      	ldr	r3, [r5, #0]
 800557a:	b103      	cbz	r3, 800557e <_sbrk_r+0x1a>
 800557c:	6023      	str	r3, [r4, #0]
 800557e:	bd38      	pop	{r3, r4, r5, pc}
 8005580:	2000051c 	.word	0x2000051c

08005584 <__errno>:
 8005584:	4b01      	ldr	r3, [pc, #4]	@ (800558c <__errno+0x8>)
 8005586:	6818      	ldr	r0, [r3, #0]
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop
 800558c:	20000024 	.word	0x20000024

08005590 <__libc_init_array>:
 8005590:	b570      	push	{r4, r5, r6, lr}
 8005592:	4d0d      	ldr	r5, [pc, #52]	@ (80055c8 <__libc_init_array+0x38>)
 8005594:	4c0d      	ldr	r4, [pc, #52]	@ (80055cc <__libc_init_array+0x3c>)
 8005596:	1b64      	subs	r4, r4, r5
 8005598:	10a4      	asrs	r4, r4, #2
 800559a:	2600      	movs	r6, #0
 800559c:	42a6      	cmp	r6, r4
 800559e:	d109      	bne.n	80055b4 <__libc_init_array+0x24>
 80055a0:	4d0b      	ldr	r5, [pc, #44]	@ (80055d0 <__libc_init_array+0x40>)
 80055a2:	4c0c      	ldr	r4, [pc, #48]	@ (80055d4 <__libc_init_array+0x44>)
 80055a4:	f000 fba8 	bl	8005cf8 <_init>
 80055a8:	1b64      	subs	r4, r4, r5
 80055aa:	10a4      	asrs	r4, r4, #2
 80055ac:	2600      	movs	r6, #0
 80055ae:	42a6      	cmp	r6, r4
 80055b0:	d105      	bne.n	80055be <__libc_init_array+0x2e>
 80055b2:	bd70      	pop	{r4, r5, r6, pc}
 80055b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80055b8:	4798      	blx	r3
 80055ba:	3601      	adds	r6, #1
 80055bc:	e7ee      	b.n	800559c <__libc_init_array+0xc>
 80055be:	f855 3b04 	ldr.w	r3, [r5], #4
 80055c2:	4798      	blx	r3
 80055c4:	3601      	adds	r6, #1
 80055c6:	e7f2      	b.n	80055ae <__libc_init_array+0x1e>
 80055c8:	080060fc 	.word	0x080060fc
 80055cc:	080060fc 	.word	0x080060fc
 80055d0:	080060fc 	.word	0x080060fc
 80055d4:	08006100 	.word	0x08006100

080055d8 <__retarget_lock_acquire_recursive>:
 80055d8:	4770      	bx	lr

080055da <__retarget_lock_release_recursive>:
 80055da:	4770      	bx	lr

080055dc <memcpy>:
 80055dc:	440a      	add	r2, r1
 80055de:	4291      	cmp	r1, r2
 80055e0:	f100 33ff 	add.w	r3, r0, #4294967295
 80055e4:	d100      	bne.n	80055e8 <memcpy+0xc>
 80055e6:	4770      	bx	lr
 80055e8:	b510      	push	{r4, lr}
 80055ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055f2:	4291      	cmp	r1, r2
 80055f4:	d1f9      	bne.n	80055ea <memcpy+0xe>
 80055f6:	bd10      	pop	{r4, pc}

080055f8 <_free_r>:
 80055f8:	b538      	push	{r3, r4, r5, lr}
 80055fa:	4605      	mov	r5, r0
 80055fc:	2900      	cmp	r1, #0
 80055fe:	d041      	beq.n	8005684 <_free_r+0x8c>
 8005600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005604:	1f0c      	subs	r4, r1, #4
 8005606:	2b00      	cmp	r3, #0
 8005608:	bfb8      	it	lt
 800560a:	18e4      	addlt	r4, r4, r3
 800560c:	f7ff ff5c 	bl	80054c8 <__malloc_lock>
 8005610:	4a1d      	ldr	r2, [pc, #116]	@ (8005688 <_free_r+0x90>)
 8005612:	6813      	ldr	r3, [r2, #0]
 8005614:	b933      	cbnz	r3, 8005624 <_free_r+0x2c>
 8005616:	6063      	str	r3, [r4, #4]
 8005618:	6014      	str	r4, [r2, #0]
 800561a:	4628      	mov	r0, r5
 800561c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005620:	f7ff bf58 	b.w	80054d4 <__malloc_unlock>
 8005624:	42a3      	cmp	r3, r4
 8005626:	d908      	bls.n	800563a <_free_r+0x42>
 8005628:	6820      	ldr	r0, [r4, #0]
 800562a:	1821      	adds	r1, r4, r0
 800562c:	428b      	cmp	r3, r1
 800562e:	bf01      	itttt	eq
 8005630:	6819      	ldreq	r1, [r3, #0]
 8005632:	685b      	ldreq	r3, [r3, #4]
 8005634:	1809      	addeq	r1, r1, r0
 8005636:	6021      	streq	r1, [r4, #0]
 8005638:	e7ed      	b.n	8005616 <_free_r+0x1e>
 800563a:	461a      	mov	r2, r3
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	b10b      	cbz	r3, 8005644 <_free_r+0x4c>
 8005640:	42a3      	cmp	r3, r4
 8005642:	d9fa      	bls.n	800563a <_free_r+0x42>
 8005644:	6811      	ldr	r1, [r2, #0]
 8005646:	1850      	adds	r0, r2, r1
 8005648:	42a0      	cmp	r0, r4
 800564a:	d10b      	bne.n	8005664 <_free_r+0x6c>
 800564c:	6820      	ldr	r0, [r4, #0]
 800564e:	4401      	add	r1, r0
 8005650:	1850      	adds	r0, r2, r1
 8005652:	4283      	cmp	r3, r0
 8005654:	6011      	str	r1, [r2, #0]
 8005656:	d1e0      	bne.n	800561a <_free_r+0x22>
 8005658:	6818      	ldr	r0, [r3, #0]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	6053      	str	r3, [r2, #4]
 800565e:	4408      	add	r0, r1
 8005660:	6010      	str	r0, [r2, #0]
 8005662:	e7da      	b.n	800561a <_free_r+0x22>
 8005664:	d902      	bls.n	800566c <_free_r+0x74>
 8005666:	230c      	movs	r3, #12
 8005668:	602b      	str	r3, [r5, #0]
 800566a:	e7d6      	b.n	800561a <_free_r+0x22>
 800566c:	6820      	ldr	r0, [r4, #0]
 800566e:	1821      	adds	r1, r4, r0
 8005670:	428b      	cmp	r3, r1
 8005672:	bf04      	itt	eq
 8005674:	6819      	ldreq	r1, [r3, #0]
 8005676:	685b      	ldreq	r3, [r3, #4]
 8005678:	6063      	str	r3, [r4, #4]
 800567a:	bf04      	itt	eq
 800567c:	1809      	addeq	r1, r1, r0
 800567e:	6021      	streq	r1, [r4, #0]
 8005680:	6054      	str	r4, [r2, #4]
 8005682:	e7ca      	b.n	800561a <_free_r+0x22>
 8005684:	bd38      	pop	{r3, r4, r5, pc}
 8005686:	bf00      	nop
 8005688:	200003e0 	.word	0x200003e0

0800568c <__ssputs_r>:
 800568c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005690:	688e      	ldr	r6, [r1, #8]
 8005692:	461f      	mov	r7, r3
 8005694:	42be      	cmp	r6, r7
 8005696:	680b      	ldr	r3, [r1, #0]
 8005698:	4682      	mov	sl, r0
 800569a:	460c      	mov	r4, r1
 800569c:	4690      	mov	r8, r2
 800569e:	d82d      	bhi.n	80056fc <__ssputs_r+0x70>
 80056a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056a8:	d026      	beq.n	80056f8 <__ssputs_r+0x6c>
 80056aa:	6965      	ldr	r5, [r4, #20]
 80056ac:	6909      	ldr	r1, [r1, #16]
 80056ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056b2:	eba3 0901 	sub.w	r9, r3, r1
 80056b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056ba:	1c7b      	adds	r3, r7, #1
 80056bc:	444b      	add	r3, r9
 80056be:	106d      	asrs	r5, r5, #1
 80056c0:	429d      	cmp	r5, r3
 80056c2:	bf38      	it	cc
 80056c4:	461d      	movcc	r5, r3
 80056c6:	0553      	lsls	r3, r2, #21
 80056c8:	d527      	bpl.n	800571a <__ssputs_r+0x8e>
 80056ca:	4629      	mov	r1, r5
 80056cc:	f7ff fe7c 	bl	80053c8 <_malloc_r>
 80056d0:	4606      	mov	r6, r0
 80056d2:	b360      	cbz	r0, 800572e <__ssputs_r+0xa2>
 80056d4:	6921      	ldr	r1, [r4, #16]
 80056d6:	464a      	mov	r2, r9
 80056d8:	f7ff ff80 	bl	80055dc <memcpy>
 80056dc:	89a3      	ldrh	r3, [r4, #12]
 80056de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80056e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056e6:	81a3      	strh	r3, [r4, #12]
 80056e8:	6126      	str	r6, [r4, #16]
 80056ea:	6165      	str	r5, [r4, #20]
 80056ec:	444e      	add	r6, r9
 80056ee:	eba5 0509 	sub.w	r5, r5, r9
 80056f2:	6026      	str	r6, [r4, #0]
 80056f4:	60a5      	str	r5, [r4, #8]
 80056f6:	463e      	mov	r6, r7
 80056f8:	42be      	cmp	r6, r7
 80056fa:	d900      	bls.n	80056fe <__ssputs_r+0x72>
 80056fc:	463e      	mov	r6, r7
 80056fe:	6820      	ldr	r0, [r4, #0]
 8005700:	4632      	mov	r2, r6
 8005702:	4641      	mov	r1, r8
 8005704:	f000 faa8 	bl	8005c58 <memmove>
 8005708:	68a3      	ldr	r3, [r4, #8]
 800570a:	1b9b      	subs	r3, r3, r6
 800570c:	60a3      	str	r3, [r4, #8]
 800570e:	6823      	ldr	r3, [r4, #0]
 8005710:	4433      	add	r3, r6
 8005712:	6023      	str	r3, [r4, #0]
 8005714:	2000      	movs	r0, #0
 8005716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800571a:	462a      	mov	r2, r5
 800571c:	f000 fab6 	bl	8005c8c <_realloc_r>
 8005720:	4606      	mov	r6, r0
 8005722:	2800      	cmp	r0, #0
 8005724:	d1e0      	bne.n	80056e8 <__ssputs_r+0x5c>
 8005726:	6921      	ldr	r1, [r4, #16]
 8005728:	4650      	mov	r0, sl
 800572a:	f7ff ff65 	bl	80055f8 <_free_r>
 800572e:	230c      	movs	r3, #12
 8005730:	f8ca 3000 	str.w	r3, [sl]
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800573a:	81a3      	strh	r3, [r4, #12]
 800573c:	f04f 30ff 	mov.w	r0, #4294967295
 8005740:	e7e9      	b.n	8005716 <__ssputs_r+0x8a>
	...

08005744 <_svfiprintf_r>:
 8005744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005748:	4698      	mov	r8, r3
 800574a:	898b      	ldrh	r3, [r1, #12]
 800574c:	061b      	lsls	r3, r3, #24
 800574e:	b09d      	sub	sp, #116	@ 0x74
 8005750:	4607      	mov	r7, r0
 8005752:	460d      	mov	r5, r1
 8005754:	4614      	mov	r4, r2
 8005756:	d510      	bpl.n	800577a <_svfiprintf_r+0x36>
 8005758:	690b      	ldr	r3, [r1, #16]
 800575a:	b973      	cbnz	r3, 800577a <_svfiprintf_r+0x36>
 800575c:	2140      	movs	r1, #64	@ 0x40
 800575e:	f7ff fe33 	bl	80053c8 <_malloc_r>
 8005762:	6028      	str	r0, [r5, #0]
 8005764:	6128      	str	r0, [r5, #16]
 8005766:	b930      	cbnz	r0, 8005776 <_svfiprintf_r+0x32>
 8005768:	230c      	movs	r3, #12
 800576a:	603b      	str	r3, [r7, #0]
 800576c:	f04f 30ff 	mov.w	r0, #4294967295
 8005770:	b01d      	add	sp, #116	@ 0x74
 8005772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005776:	2340      	movs	r3, #64	@ 0x40
 8005778:	616b      	str	r3, [r5, #20]
 800577a:	2300      	movs	r3, #0
 800577c:	9309      	str	r3, [sp, #36]	@ 0x24
 800577e:	2320      	movs	r3, #32
 8005780:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005784:	f8cd 800c 	str.w	r8, [sp, #12]
 8005788:	2330      	movs	r3, #48	@ 0x30
 800578a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005928 <_svfiprintf_r+0x1e4>
 800578e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005792:	f04f 0901 	mov.w	r9, #1
 8005796:	4623      	mov	r3, r4
 8005798:	469a      	mov	sl, r3
 800579a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800579e:	b10a      	cbz	r2, 80057a4 <_svfiprintf_r+0x60>
 80057a0:	2a25      	cmp	r2, #37	@ 0x25
 80057a2:	d1f9      	bne.n	8005798 <_svfiprintf_r+0x54>
 80057a4:	ebba 0b04 	subs.w	fp, sl, r4
 80057a8:	d00b      	beq.n	80057c2 <_svfiprintf_r+0x7e>
 80057aa:	465b      	mov	r3, fp
 80057ac:	4622      	mov	r2, r4
 80057ae:	4629      	mov	r1, r5
 80057b0:	4638      	mov	r0, r7
 80057b2:	f7ff ff6b 	bl	800568c <__ssputs_r>
 80057b6:	3001      	adds	r0, #1
 80057b8:	f000 80a7 	beq.w	800590a <_svfiprintf_r+0x1c6>
 80057bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057be:	445a      	add	r2, fp
 80057c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80057c2:	f89a 3000 	ldrb.w	r3, [sl]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 809f 	beq.w	800590a <_svfiprintf_r+0x1c6>
 80057cc:	2300      	movs	r3, #0
 80057ce:	f04f 32ff 	mov.w	r2, #4294967295
 80057d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80057d6:	f10a 0a01 	add.w	sl, sl, #1
 80057da:	9304      	str	r3, [sp, #16]
 80057dc:	9307      	str	r3, [sp, #28]
 80057de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80057e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80057e4:	4654      	mov	r4, sl
 80057e6:	2205      	movs	r2, #5
 80057e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057ec:	484e      	ldr	r0, [pc, #312]	@ (8005928 <_svfiprintf_r+0x1e4>)
 80057ee:	f7fa fd07 	bl	8000200 <memchr>
 80057f2:	9a04      	ldr	r2, [sp, #16]
 80057f4:	b9d8      	cbnz	r0, 800582e <_svfiprintf_r+0xea>
 80057f6:	06d0      	lsls	r0, r2, #27
 80057f8:	bf44      	itt	mi
 80057fa:	2320      	movmi	r3, #32
 80057fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005800:	0711      	lsls	r1, r2, #28
 8005802:	bf44      	itt	mi
 8005804:	232b      	movmi	r3, #43	@ 0x2b
 8005806:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800580a:	f89a 3000 	ldrb.w	r3, [sl]
 800580e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005810:	d015      	beq.n	800583e <_svfiprintf_r+0xfa>
 8005812:	9a07      	ldr	r2, [sp, #28]
 8005814:	4654      	mov	r4, sl
 8005816:	2000      	movs	r0, #0
 8005818:	f04f 0c0a 	mov.w	ip, #10
 800581c:	4621      	mov	r1, r4
 800581e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005822:	3b30      	subs	r3, #48	@ 0x30
 8005824:	2b09      	cmp	r3, #9
 8005826:	d94b      	bls.n	80058c0 <_svfiprintf_r+0x17c>
 8005828:	b1b0      	cbz	r0, 8005858 <_svfiprintf_r+0x114>
 800582a:	9207      	str	r2, [sp, #28]
 800582c:	e014      	b.n	8005858 <_svfiprintf_r+0x114>
 800582e:	eba0 0308 	sub.w	r3, r0, r8
 8005832:	fa09 f303 	lsl.w	r3, r9, r3
 8005836:	4313      	orrs	r3, r2
 8005838:	9304      	str	r3, [sp, #16]
 800583a:	46a2      	mov	sl, r4
 800583c:	e7d2      	b.n	80057e4 <_svfiprintf_r+0xa0>
 800583e:	9b03      	ldr	r3, [sp, #12]
 8005840:	1d19      	adds	r1, r3, #4
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	9103      	str	r1, [sp, #12]
 8005846:	2b00      	cmp	r3, #0
 8005848:	bfbb      	ittet	lt
 800584a:	425b      	neglt	r3, r3
 800584c:	f042 0202 	orrlt.w	r2, r2, #2
 8005850:	9307      	strge	r3, [sp, #28]
 8005852:	9307      	strlt	r3, [sp, #28]
 8005854:	bfb8      	it	lt
 8005856:	9204      	strlt	r2, [sp, #16]
 8005858:	7823      	ldrb	r3, [r4, #0]
 800585a:	2b2e      	cmp	r3, #46	@ 0x2e
 800585c:	d10a      	bne.n	8005874 <_svfiprintf_r+0x130>
 800585e:	7863      	ldrb	r3, [r4, #1]
 8005860:	2b2a      	cmp	r3, #42	@ 0x2a
 8005862:	d132      	bne.n	80058ca <_svfiprintf_r+0x186>
 8005864:	9b03      	ldr	r3, [sp, #12]
 8005866:	1d1a      	adds	r2, r3, #4
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	9203      	str	r2, [sp, #12]
 800586c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005870:	3402      	adds	r4, #2
 8005872:	9305      	str	r3, [sp, #20]
 8005874:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005938 <_svfiprintf_r+0x1f4>
 8005878:	7821      	ldrb	r1, [r4, #0]
 800587a:	2203      	movs	r2, #3
 800587c:	4650      	mov	r0, sl
 800587e:	f7fa fcbf 	bl	8000200 <memchr>
 8005882:	b138      	cbz	r0, 8005894 <_svfiprintf_r+0x150>
 8005884:	9b04      	ldr	r3, [sp, #16]
 8005886:	eba0 000a 	sub.w	r0, r0, sl
 800588a:	2240      	movs	r2, #64	@ 0x40
 800588c:	4082      	lsls	r2, r0
 800588e:	4313      	orrs	r3, r2
 8005890:	3401      	adds	r4, #1
 8005892:	9304      	str	r3, [sp, #16]
 8005894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005898:	4824      	ldr	r0, [pc, #144]	@ (800592c <_svfiprintf_r+0x1e8>)
 800589a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800589e:	2206      	movs	r2, #6
 80058a0:	f7fa fcae 	bl	8000200 <memchr>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d036      	beq.n	8005916 <_svfiprintf_r+0x1d2>
 80058a8:	4b21      	ldr	r3, [pc, #132]	@ (8005930 <_svfiprintf_r+0x1ec>)
 80058aa:	bb1b      	cbnz	r3, 80058f4 <_svfiprintf_r+0x1b0>
 80058ac:	9b03      	ldr	r3, [sp, #12]
 80058ae:	3307      	adds	r3, #7
 80058b0:	f023 0307 	bic.w	r3, r3, #7
 80058b4:	3308      	adds	r3, #8
 80058b6:	9303      	str	r3, [sp, #12]
 80058b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058ba:	4433      	add	r3, r6
 80058bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80058be:	e76a      	b.n	8005796 <_svfiprintf_r+0x52>
 80058c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80058c4:	460c      	mov	r4, r1
 80058c6:	2001      	movs	r0, #1
 80058c8:	e7a8      	b.n	800581c <_svfiprintf_r+0xd8>
 80058ca:	2300      	movs	r3, #0
 80058cc:	3401      	adds	r4, #1
 80058ce:	9305      	str	r3, [sp, #20]
 80058d0:	4619      	mov	r1, r3
 80058d2:	f04f 0c0a 	mov.w	ip, #10
 80058d6:	4620      	mov	r0, r4
 80058d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80058dc:	3a30      	subs	r2, #48	@ 0x30
 80058de:	2a09      	cmp	r2, #9
 80058e0:	d903      	bls.n	80058ea <_svfiprintf_r+0x1a6>
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d0c6      	beq.n	8005874 <_svfiprintf_r+0x130>
 80058e6:	9105      	str	r1, [sp, #20]
 80058e8:	e7c4      	b.n	8005874 <_svfiprintf_r+0x130>
 80058ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80058ee:	4604      	mov	r4, r0
 80058f0:	2301      	movs	r3, #1
 80058f2:	e7f0      	b.n	80058d6 <_svfiprintf_r+0x192>
 80058f4:	ab03      	add	r3, sp, #12
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	462a      	mov	r2, r5
 80058fa:	4b0e      	ldr	r3, [pc, #56]	@ (8005934 <_svfiprintf_r+0x1f0>)
 80058fc:	a904      	add	r1, sp, #16
 80058fe:	4638      	mov	r0, r7
 8005900:	f3af 8000 	nop.w
 8005904:	1c42      	adds	r2, r0, #1
 8005906:	4606      	mov	r6, r0
 8005908:	d1d6      	bne.n	80058b8 <_svfiprintf_r+0x174>
 800590a:	89ab      	ldrh	r3, [r5, #12]
 800590c:	065b      	lsls	r3, r3, #25
 800590e:	f53f af2d 	bmi.w	800576c <_svfiprintf_r+0x28>
 8005912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005914:	e72c      	b.n	8005770 <_svfiprintf_r+0x2c>
 8005916:	ab03      	add	r3, sp, #12
 8005918:	9300      	str	r3, [sp, #0]
 800591a:	462a      	mov	r2, r5
 800591c:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <_svfiprintf_r+0x1f0>)
 800591e:	a904      	add	r1, sp, #16
 8005920:	4638      	mov	r0, r7
 8005922:	f000 f879 	bl	8005a18 <_printf_i>
 8005926:	e7ed      	b.n	8005904 <_svfiprintf_r+0x1c0>
 8005928:	080060c0 	.word	0x080060c0
 800592c:	080060ca 	.word	0x080060ca
 8005930:	00000000 	.word	0x00000000
 8005934:	0800568d 	.word	0x0800568d
 8005938:	080060c6 	.word	0x080060c6

0800593c <_printf_common>:
 800593c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005940:	4616      	mov	r6, r2
 8005942:	4698      	mov	r8, r3
 8005944:	688a      	ldr	r2, [r1, #8]
 8005946:	690b      	ldr	r3, [r1, #16]
 8005948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800594c:	4293      	cmp	r3, r2
 800594e:	bfb8      	it	lt
 8005950:	4613      	movlt	r3, r2
 8005952:	6033      	str	r3, [r6, #0]
 8005954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005958:	4607      	mov	r7, r0
 800595a:	460c      	mov	r4, r1
 800595c:	b10a      	cbz	r2, 8005962 <_printf_common+0x26>
 800595e:	3301      	adds	r3, #1
 8005960:	6033      	str	r3, [r6, #0]
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	0699      	lsls	r1, r3, #26
 8005966:	bf42      	ittt	mi
 8005968:	6833      	ldrmi	r3, [r6, #0]
 800596a:	3302      	addmi	r3, #2
 800596c:	6033      	strmi	r3, [r6, #0]
 800596e:	6825      	ldr	r5, [r4, #0]
 8005970:	f015 0506 	ands.w	r5, r5, #6
 8005974:	d106      	bne.n	8005984 <_printf_common+0x48>
 8005976:	f104 0a19 	add.w	sl, r4, #25
 800597a:	68e3      	ldr	r3, [r4, #12]
 800597c:	6832      	ldr	r2, [r6, #0]
 800597e:	1a9b      	subs	r3, r3, r2
 8005980:	42ab      	cmp	r3, r5
 8005982:	dc26      	bgt.n	80059d2 <_printf_common+0x96>
 8005984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005988:	6822      	ldr	r2, [r4, #0]
 800598a:	3b00      	subs	r3, #0
 800598c:	bf18      	it	ne
 800598e:	2301      	movne	r3, #1
 8005990:	0692      	lsls	r2, r2, #26
 8005992:	d42b      	bmi.n	80059ec <_printf_common+0xb0>
 8005994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005998:	4641      	mov	r1, r8
 800599a:	4638      	mov	r0, r7
 800599c:	47c8      	blx	r9
 800599e:	3001      	adds	r0, #1
 80059a0:	d01e      	beq.n	80059e0 <_printf_common+0xa4>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	6922      	ldr	r2, [r4, #16]
 80059a6:	f003 0306 	and.w	r3, r3, #6
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	bf02      	ittt	eq
 80059ae:	68e5      	ldreq	r5, [r4, #12]
 80059b0:	6833      	ldreq	r3, [r6, #0]
 80059b2:	1aed      	subeq	r5, r5, r3
 80059b4:	68a3      	ldr	r3, [r4, #8]
 80059b6:	bf0c      	ite	eq
 80059b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059bc:	2500      	movne	r5, #0
 80059be:	4293      	cmp	r3, r2
 80059c0:	bfc4      	itt	gt
 80059c2:	1a9b      	subgt	r3, r3, r2
 80059c4:	18ed      	addgt	r5, r5, r3
 80059c6:	2600      	movs	r6, #0
 80059c8:	341a      	adds	r4, #26
 80059ca:	42b5      	cmp	r5, r6
 80059cc:	d11a      	bne.n	8005a04 <_printf_common+0xc8>
 80059ce:	2000      	movs	r0, #0
 80059d0:	e008      	b.n	80059e4 <_printf_common+0xa8>
 80059d2:	2301      	movs	r3, #1
 80059d4:	4652      	mov	r2, sl
 80059d6:	4641      	mov	r1, r8
 80059d8:	4638      	mov	r0, r7
 80059da:	47c8      	blx	r9
 80059dc:	3001      	adds	r0, #1
 80059de:	d103      	bne.n	80059e8 <_printf_common+0xac>
 80059e0:	f04f 30ff 	mov.w	r0, #4294967295
 80059e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e8:	3501      	adds	r5, #1
 80059ea:	e7c6      	b.n	800597a <_printf_common+0x3e>
 80059ec:	18e1      	adds	r1, r4, r3
 80059ee:	1c5a      	adds	r2, r3, #1
 80059f0:	2030      	movs	r0, #48	@ 0x30
 80059f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059f6:	4422      	add	r2, r4
 80059f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a00:	3302      	adds	r3, #2
 8005a02:	e7c7      	b.n	8005994 <_printf_common+0x58>
 8005a04:	2301      	movs	r3, #1
 8005a06:	4622      	mov	r2, r4
 8005a08:	4641      	mov	r1, r8
 8005a0a:	4638      	mov	r0, r7
 8005a0c:	47c8      	blx	r9
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d0e6      	beq.n	80059e0 <_printf_common+0xa4>
 8005a12:	3601      	adds	r6, #1
 8005a14:	e7d9      	b.n	80059ca <_printf_common+0x8e>
	...

08005a18 <_printf_i>:
 8005a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a1c:	7e0f      	ldrb	r7, [r1, #24]
 8005a1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a20:	2f78      	cmp	r7, #120	@ 0x78
 8005a22:	4691      	mov	r9, r2
 8005a24:	4680      	mov	r8, r0
 8005a26:	460c      	mov	r4, r1
 8005a28:	469a      	mov	sl, r3
 8005a2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a2e:	d807      	bhi.n	8005a40 <_printf_i+0x28>
 8005a30:	2f62      	cmp	r7, #98	@ 0x62
 8005a32:	d80a      	bhi.n	8005a4a <_printf_i+0x32>
 8005a34:	2f00      	cmp	r7, #0
 8005a36:	f000 80d2 	beq.w	8005bde <_printf_i+0x1c6>
 8005a3a:	2f58      	cmp	r7, #88	@ 0x58
 8005a3c:	f000 80b9 	beq.w	8005bb2 <_printf_i+0x19a>
 8005a40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a48:	e03a      	b.n	8005ac0 <_printf_i+0xa8>
 8005a4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a4e:	2b15      	cmp	r3, #21
 8005a50:	d8f6      	bhi.n	8005a40 <_printf_i+0x28>
 8005a52:	a101      	add	r1, pc, #4	@ (adr r1, 8005a58 <_printf_i+0x40>)
 8005a54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a58:	08005ab1 	.word	0x08005ab1
 8005a5c:	08005ac5 	.word	0x08005ac5
 8005a60:	08005a41 	.word	0x08005a41
 8005a64:	08005a41 	.word	0x08005a41
 8005a68:	08005a41 	.word	0x08005a41
 8005a6c:	08005a41 	.word	0x08005a41
 8005a70:	08005ac5 	.word	0x08005ac5
 8005a74:	08005a41 	.word	0x08005a41
 8005a78:	08005a41 	.word	0x08005a41
 8005a7c:	08005a41 	.word	0x08005a41
 8005a80:	08005a41 	.word	0x08005a41
 8005a84:	08005bc5 	.word	0x08005bc5
 8005a88:	08005aef 	.word	0x08005aef
 8005a8c:	08005b7f 	.word	0x08005b7f
 8005a90:	08005a41 	.word	0x08005a41
 8005a94:	08005a41 	.word	0x08005a41
 8005a98:	08005be7 	.word	0x08005be7
 8005a9c:	08005a41 	.word	0x08005a41
 8005aa0:	08005aef 	.word	0x08005aef
 8005aa4:	08005a41 	.word	0x08005a41
 8005aa8:	08005a41 	.word	0x08005a41
 8005aac:	08005b87 	.word	0x08005b87
 8005ab0:	6833      	ldr	r3, [r6, #0]
 8005ab2:	1d1a      	adds	r2, r3, #4
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	6032      	str	r2, [r6, #0]
 8005ab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005abc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	e09d      	b.n	8005c00 <_printf_i+0x1e8>
 8005ac4:	6833      	ldr	r3, [r6, #0]
 8005ac6:	6820      	ldr	r0, [r4, #0]
 8005ac8:	1d19      	adds	r1, r3, #4
 8005aca:	6031      	str	r1, [r6, #0]
 8005acc:	0606      	lsls	r6, r0, #24
 8005ace:	d501      	bpl.n	8005ad4 <_printf_i+0xbc>
 8005ad0:	681d      	ldr	r5, [r3, #0]
 8005ad2:	e003      	b.n	8005adc <_printf_i+0xc4>
 8005ad4:	0645      	lsls	r5, r0, #25
 8005ad6:	d5fb      	bpl.n	8005ad0 <_printf_i+0xb8>
 8005ad8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005adc:	2d00      	cmp	r5, #0
 8005ade:	da03      	bge.n	8005ae8 <_printf_i+0xd0>
 8005ae0:	232d      	movs	r3, #45	@ 0x2d
 8005ae2:	426d      	negs	r5, r5
 8005ae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ae8:	4859      	ldr	r0, [pc, #356]	@ (8005c50 <_printf_i+0x238>)
 8005aea:	230a      	movs	r3, #10
 8005aec:	e011      	b.n	8005b12 <_printf_i+0xfa>
 8005aee:	6821      	ldr	r1, [r4, #0]
 8005af0:	6833      	ldr	r3, [r6, #0]
 8005af2:	0608      	lsls	r0, r1, #24
 8005af4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005af8:	d402      	bmi.n	8005b00 <_printf_i+0xe8>
 8005afa:	0649      	lsls	r1, r1, #25
 8005afc:	bf48      	it	mi
 8005afe:	b2ad      	uxthmi	r5, r5
 8005b00:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b02:	4853      	ldr	r0, [pc, #332]	@ (8005c50 <_printf_i+0x238>)
 8005b04:	6033      	str	r3, [r6, #0]
 8005b06:	bf14      	ite	ne
 8005b08:	230a      	movne	r3, #10
 8005b0a:	2308      	moveq	r3, #8
 8005b0c:	2100      	movs	r1, #0
 8005b0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b12:	6866      	ldr	r6, [r4, #4]
 8005b14:	60a6      	str	r6, [r4, #8]
 8005b16:	2e00      	cmp	r6, #0
 8005b18:	bfa2      	ittt	ge
 8005b1a:	6821      	ldrge	r1, [r4, #0]
 8005b1c:	f021 0104 	bicge.w	r1, r1, #4
 8005b20:	6021      	strge	r1, [r4, #0]
 8005b22:	b90d      	cbnz	r5, 8005b28 <_printf_i+0x110>
 8005b24:	2e00      	cmp	r6, #0
 8005b26:	d04b      	beq.n	8005bc0 <_printf_i+0x1a8>
 8005b28:	4616      	mov	r6, r2
 8005b2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b2e:	fb03 5711 	mls	r7, r3, r1, r5
 8005b32:	5dc7      	ldrb	r7, [r0, r7]
 8005b34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b38:	462f      	mov	r7, r5
 8005b3a:	42bb      	cmp	r3, r7
 8005b3c:	460d      	mov	r5, r1
 8005b3e:	d9f4      	bls.n	8005b2a <_printf_i+0x112>
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d10b      	bne.n	8005b5c <_printf_i+0x144>
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	07df      	lsls	r7, r3, #31
 8005b48:	d508      	bpl.n	8005b5c <_printf_i+0x144>
 8005b4a:	6923      	ldr	r3, [r4, #16]
 8005b4c:	6861      	ldr	r1, [r4, #4]
 8005b4e:	4299      	cmp	r1, r3
 8005b50:	bfde      	ittt	le
 8005b52:	2330      	movle	r3, #48	@ 0x30
 8005b54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b5c:	1b92      	subs	r2, r2, r6
 8005b5e:	6122      	str	r2, [r4, #16]
 8005b60:	f8cd a000 	str.w	sl, [sp]
 8005b64:	464b      	mov	r3, r9
 8005b66:	aa03      	add	r2, sp, #12
 8005b68:	4621      	mov	r1, r4
 8005b6a:	4640      	mov	r0, r8
 8005b6c:	f7ff fee6 	bl	800593c <_printf_common>
 8005b70:	3001      	adds	r0, #1
 8005b72:	d14a      	bne.n	8005c0a <_printf_i+0x1f2>
 8005b74:	f04f 30ff 	mov.w	r0, #4294967295
 8005b78:	b004      	add	sp, #16
 8005b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	f043 0320 	orr.w	r3, r3, #32
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	4833      	ldr	r0, [pc, #204]	@ (8005c54 <_printf_i+0x23c>)
 8005b88:	2778      	movs	r7, #120	@ 0x78
 8005b8a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b8e:	6823      	ldr	r3, [r4, #0]
 8005b90:	6831      	ldr	r1, [r6, #0]
 8005b92:	061f      	lsls	r7, r3, #24
 8005b94:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b98:	d402      	bmi.n	8005ba0 <_printf_i+0x188>
 8005b9a:	065f      	lsls	r7, r3, #25
 8005b9c:	bf48      	it	mi
 8005b9e:	b2ad      	uxthmi	r5, r5
 8005ba0:	6031      	str	r1, [r6, #0]
 8005ba2:	07d9      	lsls	r1, r3, #31
 8005ba4:	bf44      	itt	mi
 8005ba6:	f043 0320 	orrmi.w	r3, r3, #32
 8005baa:	6023      	strmi	r3, [r4, #0]
 8005bac:	b11d      	cbz	r5, 8005bb6 <_printf_i+0x19e>
 8005bae:	2310      	movs	r3, #16
 8005bb0:	e7ac      	b.n	8005b0c <_printf_i+0xf4>
 8005bb2:	4827      	ldr	r0, [pc, #156]	@ (8005c50 <_printf_i+0x238>)
 8005bb4:	e7e9      	b.n	8005b8a <_printf_i+0x172>
 8005bb6:	6823      	ldr	r3, [r4, #0]
 8005bb8:	f023 0320 	bic.w	r3, r3, #32
 8005bbc:	6023      	str	r3, [r4, #0]
 8005bbe:	e7f6      	b.n	8005bae <_printf_i+0x196>
 8005bc0:	4616      	mov	r6, r2
 8005bc2:	e7bd      	b.n	8005b40 <_printf_i+0x128>
 8005bc4:	6833      	ldr	r3, [r6, #0]
 8005bc6:	6825      	ldr	r5, [r4, #0]
 8005bc8:	6961      	ldr	r1, [r4, #20]
 8005bca:	1d18      	adds	r0, r3, #4
 8005bcc:	6030      	str	r0, [r6, #0]
 8005bce:	062e      	lsls	r6, r5, #24
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	d501      	bpl.n	8005bd8 <_printf_i+0x1c0>
 8005bd4:	6019      	str	r1, [r3, #0]
 8005bd6:	e002      	b.n	8005bde <_printf_i+0x1c6>
 8005bd8:	0668      	lsls	r0, r5, #25
 8005bda:	d5fb      	bpl.n	8005bd4 <_printf_i+0x1bc>
 8005bdc:	8019      	strh	r1, [r3, #0]
 8005bde:	2300      	movs	r3, #0
 8005be0:	6123      	str	r3, [r4, #16]
 8005be2:	4616      	mov	r6, r2
 8005be4:	e7bc      	b.n	8005b60 <_printf_i+0x148>
 8005be6:	6833      	ldr	r3, [r6, #0]
 8005be8:	1d1a      	adds	r2, r3, #4
 8005bea:	6032      	str	r2, [r6, #0]
 8005bec:	681e      	ldr	r6, [r3, #0]
 8005bee:	6862      	ldr	r2, [r4, #4]
 8005bf0:	2100      	movs	r1, #0
 8005bf2:	4630      	mov	r0, r6
 8005bf4:	f7fa fb04 	bl	8000200 <memchr>
 8005bf8:	b108      	cbz	r0, 8005bfe <_printf_i+0x1e6>
 8005bfa:	1b80      	subs	r0, r0, r6
 8005bfc:	6060      	str	r0, [r4, #4]
 8005bfe:	6863      	ldr	r3, [r4, #4]
 8005c00:	6123      	str	r3, [r4, #16]
 8005c02:	2300      	movs	r3, #0
 8005c04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c08:	e7aa      	b.n	8005b60 <_printf_i+0x148>
 8005c0a:	6923      	ldr	r3, [r4, #16]
 8005c0c:	4632      	mov	r2, r6
 8005c0e:	4649      	mov	r1, r9
 8005c10:	4640      	mov	r0, r8
 8005c12:	47d0      	blx	sl
 8005c14:	3001      	adds	r0, #1
 8005c16:	d0ad      	beq.n	8005b74 <_printf_i+0x15c>
 8005c18:	6823      	ldr	r3, [r4, #0]
 8005c1a:	079b      	lsls	r3, r3, #30
 8005c1c:	d413      	bmi.n	8005c46 <_printf_i+0x22e>
 8005c1e:	68e0      	ldr	r0, [r4, #12]
 8005c20:	9b03      	ldr	r3, [sp, #12]
 8005c22:	4298      	cmp	r0, r3
 8005c24:	bfb8      	it	lt
 8005c26:	4618      	movlt	r0, r3
 8005c28:	e7a6      	b.n	8005b78 <_printf_i+0x160>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	4632      	mov	r2, r6
 8005c2e:	4649      	mov	r1, r9
 8005c30:	4640      	mov	r0, r8
 8005c32:	47d0      	blx	sl
 8005c34:	3001      	adds	r0, #1
 8005c36:	d09d      	beq.n	8005b74 <_printf_i+0x15c>
 8005c38:	3501      	adds	r5, #1
 8005c3a:	68e3      	ldr	r3, [r4, #12]
 8005c3c:	9903      	ldr	r1, [sp, #12]
 8005c3e:	1a5b      	subs	r3, r3, r1
 8005c40:	42ab      	cmp	r3, r5
 8005c42:	dcf2      	bgt.n	8005c2a <_printf_i+0x212>
 8005c44:	e7eb      	b.n	8005c1e <_printf_i+0x206>
 8005c46:	2500      	movs	r5, #0
 8005c48:	f104 0619 	add.w	r6, r4, #25
 8005c4c:	e7f5      	b.n	8005c3a <_printf_i+0x222>
 8005c4e:	bf00      	nop
 8005c50:	080060d1 	.word	0x080060d1
 8005c54:	080060e2 	.word	0x080060e2

08005c58 <memmove>:
 8005c58:	4288      	cmp	r0, r1
 8005c5a:	b510      	push	{r4, lr}
 8005c5c:	eb01 0402 	add.w	r4, r1, r2
 8005c60:	d902      	bls.n	8005c68 <memmove+0x10>
 8005c62:	4284      	cmp	r4, r0
 8005c64:	4623      	mov	r3, r4
 8005c66:	d807      	bhi.n	8005c78 <memmove+0x20>
 8005c68:	1e43      	subs	r3, r0, #1
 8005c6a:	42a1      	cmp	r1, r4
 8005c6c:	d008      	beq.n	8005c80 <memmove+0x28>
 8005c6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005c76:	e7f8      	b.n	8005c6a <memmove+0x12>
 8005c78:	4402      	add	r2, r0
 8005c7a:	4601      	mov	r1, r0
 8005c7c:	428a      	cmp	r2, r1
 8005c7e:	d100      	bne.n	8005c82 <memmove+0x2a>
 8005c80:	bd10      	pop	{r4, pc}
 8005c82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005c86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005c8a:	e7f7      	b.n	8005c7c <memmove+0x24>

08005c8c <_realloc_r>:
 8005c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c90:	4680      	mov	r8, r0
 8005c92:	4615      	mov	r5, r2
 8005c94:	460c      	mov	r4, r1
 8005c96:	b921      	cbnz	r1, 8005ca2 <_realloc_r+0x16>
 8005c98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c9c:	4611      	mov	r1, r2
 8005c9e:	f7ff bb93 	b.w	80053c8 <_malloc_r>
 8005ca2:	b92a      	cbnz	r2, 8005cb0 <_realloc_r+0x24>
 8005ca4:	f7ff fca8 	bl	80055f8 <_free_r>
 8005ca8:	2400      	movs	r4, #0
 8005caa:	4620      	mov	r0, r4
 8005cac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cb0:	f000 f81a 	bl	8005ce8 <_malloc_usable_size_r>
 8005cb4:	4285      	cmp	r5, r0
 8005cb6:	4606      	mov	r6, r0
 8005cb8:	d802      	bhi.n	8005cc0 <_realloc_r+0x34>
 8005cba:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005cbe:	d8f4      	bhi.n	8005caa <_realloc_r+0x1e>
 8005cc0:	4629      	mov	r1, r5
 8005cc2:	4640      	mov	r0, r8
 8005cc4:	f7ff fb80 	bl	80053c8 <_malloc_r>
 8005cc8:	4607      	mov	r7, r0
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	d0ec      	beq.n	8005ca8 <_realloc_r+0x1c>
 8005cce:	42b5      	cmp	r5, r6
 8005cd0:	462a      	mov	r2, r5
 8005cd2:	4621      	mov	r1, r4
 8005cd4:	bf28      	it	cs
 8005cd6:	4632      	movcs	r2, r6
 8005cd8:	f7ff fc80 	bl	80055dc <memcpy>
 8005cdc:	4621      	mov	r1, r4
 8005cde:	4640      	mov	r0, r8
 8005ce0:	f7ff fc8a 	bl	80055f8 <_free_r>
 8005ce4:	463c      	mov	r4, r7
 8005ce6:	e7e0      	b.n	8005caa <_realloc_r+0x1e>

08005ce8 <_malloc_usable_size_r>:
 8005ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cec:	1f18      	subs	r0, r3, #4
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	bfbc      	itt	lt
 8005cf2:	580b      	ldrlt	r3, [r1, r0]
 8005cf4:	18c0      	addlt	r0, r0, r3
 8005cf6:	4770      	bx	lr

08005cf8 <_init>:
 8005cf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cfa:	bf00      	nop
 8005cfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cfe:	bc08      	pop	{r3}
 8005d00:	469e      	mov	lr, r3
 8005d02:	4770      	bx	lr

08005d04 <_fini>:
 8005d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d06:	bf00      	nop
 8005d08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d0a:	bc08      	pop	{r3}
 8005d0c:	469e      	mov	lr, r3
 8005d0e:	4770      	bx	lr
