$date
	Mon Oct 07 11:21:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module somador8_tb $end
$var wire 9 ! s [8:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 9 & s [8:0] $end
$var wire 7 ' c [6:0] $end
$scope module u1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + s $end
$upscope $end
$scope module u2 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 . c_in $end
$var wire 1 / c_out $end
$var wire 1 0 s $end
$upscope $end
$scope module u3 $end
$var wire 1 1 a $end
$var wire 1 2 b $end
$var wire 1 3 c_in $end
$var wire 1 4 c_out $end
$var wire 1 5 s $end
$upscope $end
$scope module u4 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 8 c_in $end
$var wire 1 9 c_out $end
$var wire 1 : s $end
$upscope $end
$scope module u5 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 = c_in $end
$var wire 1 > c_out $end
$var wire 1 ? s $end
$upscope $end
$scope module u6 $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 B c_in $end
$var wire 1 C c_out $end
$var wire 1 D s $end
$upscope $end
$scope module u7 $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 G c_in $end
$var wire 1 H c_out $end
$var wire 1 I s $end
$upscope $end
$scope module u8 $end
$var wire 1 J a $end
$var wire 1 K b $end
$var wire 1 L c_in $end
$var wire 1 M c_out $end
$var wire 1 N s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1N
0M
1L
0K
0J
0I
1H
1G
0F
1E
0D
1C
1B
0A
1@
1?
1>
1=
1<
1;
0:
19
08
17
16
15
04
03
02
11
10
0/
1.
0-
0,
1+
0*
0)
1(
b1111001 '
b10010110 &
b11000 %
b1111101 $
b11000 #
b1111101 "
b10010110 !
$end
#10
