declare system Threshold(t, di1, di2, di3, do, c, end): in -> out

import And31

component Gate = And31<t, di1, di2, di3, do, c, end>: in + Th2_in + in -> out
