{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706581423116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 10:23:42 2024 " "Processing started: Tue Jan 30 10:23:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706581423116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706581423116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DAC8563 -c DAC8563 " "Command: quartus_sta DAC8563 -c DAC8563" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706581423116 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1706581423163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1706581423257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706581423303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1706581423303 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "TimeQuest Timing Analyzer is analyzing 6 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1706581423444 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423491 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423491 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1706581423491 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1706581423491 ""}
{ "Info" "ISTA_SDC_FOUND" "../doc/SDC1.sdc " "Reading SDC File: '../doc/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1706581423491 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 12 SYS_CLK clock " "Ignored filter at SDC1.sdc(12): SYS_CLK could not be matched with a clock" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -hold -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(12): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_from with value SYS_CLK could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150 " "set_clock_uncertainty -setup -rise_from SYS_CLK -rise_to SYS_CLK 0.150" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk ) " "Ignored set_clock_uncertainty at SDC1.sdc(13): Argument -rise_to with value SYS_CLK could not match any element of the following types: ( clk )" {  } { { "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" "" { Text "E:/FPGA/DAC8563/FPGA_Cyclone_IV_F17/doc/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 5 -duty_cycle 50.00 -name \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1706581423506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581423506 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423569 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581423585 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1706581423585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1706581423585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581423600 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581423600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.060 " "Worst-case setup slack is -1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060       -21.340 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.060       -21.340 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.686         0.000 CLK_50Mhz  " "   15.686         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.235         0.000 altera_reserved_tck  " "   42.235         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 CLK_50Mhz  " "    0.301         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.426         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "    0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581423600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.061 " "Worst-case recovery slack is 17.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.061         0.000 CLK_50Mhz  " "   17.061         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.332         0.000 altera_reserved_tck  " "   48.332         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814         0.000 CLK_50Mhz  " "    0.814         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.131         0.000 altera_reserved_tck  " "    1.131         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.201 " "Worst-case minimum pulse width slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729         0.000 CLK_50Mhz  " "    9.729         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 MOSI  " "   15.556         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SCLK  " "   15.556         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SYNC  " "   15.556         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.459         0.000 altera_reserved_tck  " "   49.459         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581423616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706581423710 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1706581423725 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1706581423944 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581424006 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424006 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581424006 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581424022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581424022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.745 " "Worst-case setup slack is -0.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745        -9.493 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.745        -9.493 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.906         0.000 CLK_50Mhz  " "   15.906         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.802         0.000 altera_reserved_tck  " "   42.802         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 CLK_50Mhz  " "    0.243         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.161 " "Worst-case recovery slack is 17.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.161         0.000 CLK_50Mhz  " "   17.161         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.636         0.000 altera_reserved_tck  " "   48.636         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 CLK_50Mhz  " "    0.664         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.034         0.000 altera_reserved_tck  " "    1.034         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.201 " "Worst-case minimum pulse width slack is -0.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.201        -0.603 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.653         0.000 CLK_50Mhz  " "    9.653         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 MOSI  " "   15.556         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SCLK  " "   15.556         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.556         0.000 SYNC  " "   15.556         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.303         0.000 altera_reserved_tck  " "   49.303         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424038 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1706581424178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RST_N " "Node: RST_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1706581424319 "|DAC8563_TOP|RST_N"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424319 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1706581424319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.186 " "Worst-case setup slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.147         0.000 CLK_50Mhz  " "   18.147         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.716         0.000 altera_reserved_tck  " "   46.716         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1706581424334 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1706581424334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.004 " "Worst-case hold slack is -0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004        -0.004 CLK_50Mhz  " "   -0.004        -0.004 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 altera_reserved_tck  " "    0.185         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.608 " "Worst-case recovery slack is 18.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.608         0.000 CLK_50Mhz  " "   18.608         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.375         0.000 altera_reserved_tck  " "   49.375         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.317 " "Worst-case removal slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317         0.000 CLK_50Mhz  " "    0.317         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495         0.000 altera_reserved_tck  " "    0.495         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.734 " "Worst-case minimum pulse width slack is 1.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.734         0.000 pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.410         0.000 CLK_50Mhz  " "    9.410         0.000 CLK_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 MOSI  " "   16.000         0.000 MOSI " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 SCLK  " "   16.000         0.000 SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 SYNC  " "   16.000         0.000 SYNC " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1706581424350 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706581424772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1706581424772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706581424866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 10:23:44 2024 " "Processing ended: Tue Jan 30 10:23:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706581424866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706581424866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706581424866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706581424866 ""}
