<stg><name>computeSeeds_2</name>


<trans_list>

<trans id="549" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="7" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="9" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="15" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="16" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="16" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="17" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="25" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="27" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="34" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="35" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="38" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="39" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="41" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="47" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="48" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="49" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="49" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="51" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="52" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="54" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="54" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="55" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="60" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="72" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="73" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="74" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashInit.exit:0  %messageByteLength_re = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %messageByteLength)

]]></Node>
<StgValue><ssdm name="messageByteLength_re"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:1  %stateAsWords_11 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_11"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:2  %stateAsWords = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
HashInit.exit:3  %temp = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:4  %stateAsWords_10 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_10"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
HashInit.exit:5  %temp_1 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:6  %stateAsWords_12 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_12"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
HashInit.exit:7  %temp_2 = alloca [75 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:8  %stateAsWords_9 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_9"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
HashInit.exit:9  %stateAsWords_8 = alloca [25 x i64], align 16

]]></Node>
<StgValue><ssdm name="stateAsWords_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
HashInit.exit:10  %ctx_sponge_state = alloca [200 x i8], align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
HashInit.exit:11  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %loop_0_i1 = phi i8 [ 0, %HashInit.exit ], [ %loop_33, %1 ]

]]></Node>
<StgValue><ssdm name="loop_0_i1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln139 = icmp eq i8 %loop_0_i1, -56

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %loop_33 = add i8 %loop_0_i1, 1

]]></Node>
<StgValue><ssdm name="loop_33"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln139, label %KeccakP1600_Initialize.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln140"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln140 = zext i8 %loop_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %ctx_sponge_state_add = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln140

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  store i8 0, i8* %ctx_sponge_state_add, align 1

]]></Node>
<StgValue><ssdm name="store_ln140"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_Initialize.exit:0  br label %meminst.i79

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i79:0  %phi_ln34 = phi i7 [ 0, %KeccakP1600_Initialize.exit ], [ %add_ln34, %meminst.i79 ]

]]></Node>
<StgValue><ssdm name="phi_ln34"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i79:1  %add_ln34 = add i7 %phi_ln34, 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="7">
<![CDATA[
meminst.i79:2  %zext_ln34 = zext i7 %phi_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i79:3  %temp_addr = getelementptr [75 x i8]* %temp, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i79:4  store i8 0, i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i79:5  %icmp_ln34 = icmp eq i7 %phi_ln34, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i79:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i79:7  %empty_104 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i79:8  br i1 %icmp_ln34, label %.preheader129.preheader, label %meminst.i79

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader129.preheader:0  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader129:0  %loop_0_i80 = phi i5 [ %loop, %2 ], [ 0, %.preheader129.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i80"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
.preheader129:1  %zext_ln37 = zext i5 %loop_0_i80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader129:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i80, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader129:3  %empty_105 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader129:4  br i1 %tmp, label %.preheader2.preheader.i.i.i88, label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i80, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38 = zext i2 %trunc_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %privateKey_addr = getelementptr [8 x i32]* %privateKey, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="privateKey_addr"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2 = load i32* %privateKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37 = trunc i5 %loop_0_i80 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop = add i5 4, %loop_0_i80

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i88:0  %ctx_sponge_byteIOInd = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i88:1  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i88:2  br label %.preheader2.i.i.i91

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="123" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2 = load i32* %privateKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39 = trunc i32 %temp2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_addr_2 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39, i8* %temp_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41 = or i4 %trunc_ln37, 1

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41 = zext i4 %or_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_addr_3 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="temp_addr_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln2, i8* %temp_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43 = or i4 %trunc_ln37, 2

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43 = zext i4 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_addr_4 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln3, i8* %temp_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45 = or i4 %trunc_ln37, 3

]]></Node>
<StgValue><ssdm name="or_ln45"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45 = zext i4 %or_ln45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_addr_5 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="temp_addr_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln4, i8* %temp_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader129

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i91:0  %i_0_i_i_i89 = phi i32 [ 0, %.preheader2.preheader.i.i.i88 ], [ %add_ln231, %._crit_edge6.i.i.i110 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i89"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i91:1  %p_01_rec_i_i_i90 = phi i32 [ 0, %.preheader2.preheader.i.i.i88 ], [ %p_2_rec_i_i_i113, %._crit_edge6.i.i.i110 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i90"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i91:2  %ctx_sponge_byteIOInd_31 = load i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_31"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i91:3  %tmp_56 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %i_0_i_i_i89, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader2.i.i.i91:4  %icmp_ln194 = icmp eq i28 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i.i.i91:5  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i91:6  br i1 %icmp_ln194, label %._crit_edge.i.i.i103, label %HashUpdate_2.exit114

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i103:0  %trunc_ln225 = trunc i32 %i_0_i_i_i89 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i103:1  %partialBlock = sub i5 -16, %trunc_ln225

]]></Node>
<StgValue><ssdm name="partialBlock"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit114:0  %i_15 = alloca i64

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit114:1  %ctx_sponge_byteIOInd_33 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_33"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="61" op_0_bw="64">
<![CDATA[
HashUpdate_2.exit114:2  %trunc_ln41 = trunc i64 %messageByteLength_re to i61

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="61">
<![CDATA[
HashUpdate_2.exit114:3  %zext_ln41_1 = zext i61 %trunc_ln41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit114:4  store i32 %ctx_sponge_byteIOInd_31, i32* %ctx_sponge_byteIOInd_33

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
HashUpdate_2.exit114:5  store i64 0, i64* %i_15

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit114:6  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i103:2  %zext_ln225 = zext i5 %partialBlock to i32

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i103:3  %add_ln226 = add i32 %ctx_sponge_byteIOInd_31, %zext_ln225

]]></Node>
<StgValue><ssdm name="add_ln226"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i103:4  %icmp_ln226 = icmp ugt i32 %add_ln226, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i103:5  %partialBlock_13 = sub i32 168, %ctx_sponge_byteIOInd_31

]]></Node>
<StgValue><ssdm name="partialBlock_13"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i103:6  %select_ln226 = select i1 %icmp_ln226, i32 %partialBlock_13, i32 %zext_ln225

]]></Node>
<StgValue><ssdm name="select_ln226"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i103:7  %add_ln231 = add i32 %select_ln226, %i_0_i_i_i89

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i103:8  br label %3

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i106 = phi i32 [ 0, %._crit_edge.i.i.i103 ], [ %loop_34, %KeccakP1600_AddByte.exit.i.i.i109 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i106"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233 = icmp eq i32 %loop_1_i_i_i106, %select_ln226

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_34 = add nsw i32 %loop_1_i_i_i106, 1

]]></Node>
<StgValue><ssdm name="loop_34"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233, label %4, label %KeccakP1600_AddByte.exit.i.i.i109

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:0  %trunc_ln234 = trunc i32 %loop_1_i_i_i106 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:1  %trunc_ln194 = trunc i32 %p_01_rec_i_i_i90 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:2  %add_ln234 = add i8 %trunc_ln194, %trunc_ln234

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:3  %zext_ln234 = zext i8 %add_ln234 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:4  %temp_addr_6 = getelementptr inbounds [75 x i8]* %temp, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="temp_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:5  %temp_load = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:6  %add_ln234_16 = add i32 %ctx_sponge_byteIOInd_31, %loop_1_i_i_i106

]]></Node>
<StgValue><ssdm name="add_ln234_16"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:7  %zext_ln149 = zext i32 %add_ln234_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:8  %ctx_sponge_state_add_17 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_17"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:9  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_17, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_32 = add i32 %ctx_sponge_byteIOInd_31, %select_ln226

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_32"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239 = icmp eq i32 %ctx_sponge_byteIOInd_32, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239, label %5, label %.._crit_edge6.i.i.i110_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i110_crit_edge:0  store i32 %ctx_sponge_byteIOInd_32, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i110_crit_edge:1  br label %._crit_edge6.i.i.i110

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233" val="1"/>
<literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="188" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:5  %temp_load = load i8* %temp_addr_6, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:9  %ctx_sponge_state_loa = load i8* %ctx_sponge_state_add_17, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:10  %xor_ln149 = xor i8 %ctx_sponge_state_loa, %temp_load

]]></Node>
<StgValue><ssdm name="xor_ln149"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:11  store i8 %xor_ln149, i8* %ctx_sponge_state_add_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i109:12  br label %3

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="194" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="195" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="196" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="197" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i110

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6.i.i.i110:0  %p_2_rec_i_i_i113 = add i32 %select_ln226, %p_01_rec_i_i_i90

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i113"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i110:1  br label %.preheader2.i.i.i91

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i:0  %p_01_rec_i_i_i = phi i64 [ 0, %HashUpdate_2.exit114 ], [ %p_2_rec_i_i_i, %._crit_edge6.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i:1  %i_15_load = load i64* %i_15

]]></Node>
<StgValue><ssdm name="i_15_load"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i:2  %ctx_sponge_byteIOInd_34 = load i32* %ctx_sponge_byteIOInd_33

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_34"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2.i.i.i:3  %icmp_ln194_3 = icmp ult i64 %i_15_load, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="icmp_ln194_3"/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i:4  br i1 %icmp_ln194_3, label %6, label %HashUpdate.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="64">
<![CDATA[
:0  %trunc_ln194_4 = trunc i64 %p_01_rec_i_i_i to i13

]]></Node>
<StgValue><ssdm name="trunc_ln194_4"/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln195 = icmp eq i32 %ctx_sponge_byteIOInd_34, 0

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln195, label %7, label %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln195 = add i64 %i_15_load, 168

]]></Node>
<StgValue><ssdm name="add_ln195"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln195_1 = icmp ugt i64 %add_ln195, %zext_ln41_1

]]></Node>
<StgValue><ssdm name="icmp_ln195_1"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln195_1, label %._crit_edge.i.i.i, label %8

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %j = sub i64 %zext_ln41_1, %i_15_load

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
:1  store i64 %j, i64* %i_15

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="1"/>
<literal name="icmp_ln195_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %9

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i:0  %sub_ln225 = sub i64 %messageByteLength_re, %i_15_load

]]></Node>
<StgValue><ssdm name="sub_ln225"/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln194_3" val="1"/>
<literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge.i.i.i:1  %partialBlock_14 = trunc i64 %sub_ln225 to i32

]]></Node>
<StgValue><ssdm name="partialBlock_14"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate.exit:0  br label %meminst.i37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %p_1_rec_i_i_i = phi i64 [ 0, %8 ], [ %add_ln216, %10 ]

]]></Node>
<StgValue><ssdm name="p_1_rec_i_i_i"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  %i_15_load_1 = load i64* %i_15

]]></Node>
<StgValue><ssdm name="i_15_load_1"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %icmp_ln206 = icmp ult i64 %i_15_load_1, 168

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln206, label %11, label %.preheader.i.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="13" op_0_bw="64">
<![CDATA[
.preheader.i.i.i.preheader:0  %trunc_ln206 = trunc i64 %p_1_rec_i_i_i to i13

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.i.preheader:1  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_16 = sub i64 %zext_ln41_1, %i_15_load_1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:1  store i32 0, i32* %ctx_sponge_byteIOInd_33

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64" op_4_bw="0" op_5_bw="64">
<![CDATA[
:2  store i64 %i_16, i64* %i_15

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln222"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.i.i.i:0  %offset_assign_12 = phi i8 [ %loop_37, %KeccakWidth1600_SpongeAbsorb_label10 ], [ 0, %.preheader.i.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="offset_assign_12"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i.i:1  %icmp_ln211 = icmp eq i8 %offset_assign_12, -88

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.i:2  %empty_107 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 168, i64 168, i64 0)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i.i:3  %loop_37 = add i8 %offset_assign_12, 1

]]></Node>
<StgValue><ssdm name="loop_37"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:4  br i1 %icmp_ln211, label %10, label %KeccakWidth1600_SpongeAbsorb_label10

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:3  %zext_ln212 = zext i8 %offset_assign_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:4  %zext_ln212_1 = zext i8 %offset_assign_12 to i13

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:5  %add_ln212 = add i13 %trunc_ln194_4, %zext_ln212_1

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:6  %add_ln212_1 = add i13 %add_ln212, %trunc_ln206

]]></Node>
<StgValue><ssdm name="add_ln212_1"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="13">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:7  %zext_ln212_2 = zext i13 %add_ln212_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:8  %message_addr_1 = getelementptr [3300 x i8]* %message, i64 0, i64 %zext_ln212_2

]]></Node>
<StgValue><ssdm name="message_addr_1"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="12">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:9  %message_load_1 = load i8* %message_addr_1, align 1

]]></Node>
<StgValue><ssdm name="message_load_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:10  %ctx_sponge_state_add_18 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln212

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_18"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:11  %ctx_sponge_state_loa_15 = load i8* %ctx_sponge_state_add_18, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_15"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:0  call void (...)* @_ssdm_op_SpecLoopName([37 x i8]* @p_str227) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([37 x i8]* @p_str227)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln212"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="12">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:9  %message_load_1 = load i8* %message_addr_1, align 1

]]></Node>
<StgValue><ssdm name="message_load_1"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:11  %ctx_sponge_state_loa_15 = load i8* %ctx_sponge_state_add_18, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_15"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:12  %xor_ln149_11 = xor i8 %ctx_sponge_state_loa_15, %message_load_1

]]></Node>
<StgValue><ssdm name="xor_ln149_11"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:13  store i8 %xor_ln149_11, i8* %ctx_sponge_state_add_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:14  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([37 x i8]* @p_str227, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
KeccakWidth1600_SpongeAbsorb_label10:15  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="251" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_9, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %j_8 = add i64 %i_15_load_1, -168

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64" op_4_bw="0" op_5_bw="64">
<![CDATA[
:5  store i64 %j_8, i64* %i_15

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="254" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_9, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="255" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_9)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="256" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_9)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="257" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_9)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="258" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_9)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %add_ln216 = add i64 %p_1_rec_i_i_i, 168

]]></Node>
<StgValue><ssdm name="add_ln216"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="261" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:2  %add_ln226_4 = add i32 %ctx_sponge_byteIOInd_34, %partialBlock_14

]]></Node>
<StgValue><ssdm name="add_ln226_4"/></StgValue>
</operation>

<operation id="262" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:3  %icmp_ln226_4 = icmp ugt i32 %add_ln226_4, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_4"/></StgValue>
</operation>

<operation id="263" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:4  %partialBlock_15 = sub i32 168, %ctx_sponge_byteIOInd_34

]]></Node>
<StgValue><ssdm name="partialBlock_15"/></StgValue>
</operation>

<operation id="264" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:5  %select_ln226_7 = select i1 %icmp_ln226_4, i32 %partialBlock_15, i32 %partialBlock_14

]]></Node>
<StgValue><ssdm name="select_ln226_7"/></StgValue>
</operation>

<operation id="265" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %zext_ln231_3 = zext i32 %select_ln226_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_3"/></StgValue>
</operation>

<operation id="266" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.i.i.i:7  %i = add i64 %i_15_load, %zext_ln231_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="267" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:8  br label %12

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i = phi i32 [ 0, %._crit_edge.i.i.i ], [ %loop_35, %KeccakP1600_AddByte.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_4 = icmp eq i32 %loop_1_i_i_i, %select_ln226_7

]]></Node>
<StgValue><ssdm name="icmp_ln233_4"/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_35 = add nsw i32 %loop_1_i_i_i, 1

]]></Node>
<StgValue><ssdm name="loop_35"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_4, label %13, label %KeccakP1600_AddByte.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="272" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="13" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:0  %trunc_ln234_4 = trunc i32 %loop_1_i_i_i to i13

]]></Node>
<StgValue><ssdm name="trunc_ln234_4"/></StgValue>
</operation>

<operation id="273" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:1  %add_ln234_10 = add i13 %trunc_ln194_4, %trunc_ln234_4

]]></Node>
<StgValue><ssdm name="add_ln234_10"/></StgValue>
</operation>

<operation id="274" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="13">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:2  %zext_ln234_6 = zext i13 %add_ln234_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_6"/></StgValue>
</operation>

<operation id="275" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:3  %message_addr = getelementptr [3300 x i8]* %message, i64 0, i64 %zext_ln234_6

]]></Node>
<StgValue><ssdm name="message_addr"/></StgValue>
</operation>

<operation id="276" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="12">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %message_load = load i8* %message_addr, align 1

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="277" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:5  %add_ln234_17 = add i32 %ctx_sponge_byteIOInd_34, %loop_1_i_i_i

]]></Node>
<StgValue><ssdm name="add_ln234_17"/></StgValue>
</operation>

<operation id="278" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:6  %zext_ln149_8 = zext i32 %add_ln234_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_8"/></StgValue>
</operation>

<operation id="279" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:7  %ctx_sponge_state_add_19 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_8

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_19"/></StgValue>
</operation>

<operation id="280" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %ctx_sponge_state_loa_16 = load i8* %ctx_sponge_state_add_19, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_16"/></StgValue>
</operation>

<operation id="281" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_35 = add i32 %ctx_sponge_byteIOInd_34, %select_ln226_7

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_35"/></StgValue>
</operation>

<operation id="282" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_4 = icmp eq i32 %ctx_sponge_byteIOInd_35, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_4"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
:2  store i64 %i, i64* %i_15

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_4, label %14, label %.._crit_edge6.i.i.i_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:0  store i32 %ctx_sponge_byteIOInd_35, i32* %ctx_sponge_byteIOInd_33

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i_crit_edge:1  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="287" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_8, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_4" val="1"/>
<literal name="icmp_ln239_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_33

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="289" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="12">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:4  %message_load = load i8* %message_addr, align 1

]]></Node>
<StgValue><ssdm name="message_load"/></StgValue>
</operation>

<operation id="290" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:8  %ctx_sponge_state_loa_16 = load i8* %ctx_sponge_state_add_19, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_16"/></StgValue>
</operation>

<operation id="291" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:9  %xor_ln149_10 = xor i8 %ctx_sponge_state_loa_16, %message_load

]]></Node>
<StgValue><ssdm name="xor_ln149_10"/></StgValue>
</operation>

<operation id="292" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:10  store i8 %xor_ln149_10, i8* %ctx_sponge_state_add_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="293" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i:11  br label %12

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="294" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_8, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="295" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_8)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="296" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_8)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="297" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_8)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="298" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_8)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="300" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
._crit_edge6.i.i.i:0  %p_1_rec_pn_i_i_i = phi i64 [ %p_1_rec_i_i_i, %11 ], [ %zext_ln231_3, %14 ], [ %zext_ln231_3, %.._crit_edge6.i.i.i_crit_edge ]

]]></Node>
<StgValue><ssdm name="p_1_rec_pn_i_i_i"/></StgValue>
</operation>

<operation id="301" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i:1  %p_2_rec_i_i_i = add i64 %p_1_rec_pn_i_i_i, %p_01_rec_i_i_i

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i"/></StgValue>
</operation>

<operation id="302" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i:2  br label %.preheader2.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="303" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i37:0  %phi_ln34_1 = phi i7 [ 0, %HashUpdate.exit ], [ %add_ln34_1, %meminst.i37 ]

]]></Node>
<StgValue><ssdm name="phi_ln34_1"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i37:1  %add_ln34_1 = add i7 %phi_ln34_1, 1

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="7">
<![CDATA[
meminst.i37:2  %zext_ln34_1 = zext i7 %phi_ln34_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i37:3  %temp_1_addr = getelementptr [75 x i8]* %temp_1, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="temp_1_addr"/></StgValue>
</operation>

<operation id="307" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i37:4  store i8 0, i8* %temp_1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="308" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i37:5  %icmp_ln34_1 = icmp eq i7 %phi_ln34_1, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="309" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i37:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="310" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i37:7  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="311" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i37:8  br i1 %icmp_ln34_1, label %.preheader124.preheader, label %meminst.i37

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="312" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.preheader:0  br label %.preheader124

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="313" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader124:0  %loop_0_i38 = phi i5 [ %loop_36, %15 ], [ 0, %.preheader124.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i38"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="5">
<![CDATA[
.preheader124:1  %zext_ln37_1 = zext i5 %loop_0_i38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader124:2  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i38, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader124:3  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124:4  br i1 %tmp_57, label %.preheader2.preheader.i.i.i46, label %15

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_3 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i38, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_3"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38_1 = zext i2 %trunc_ln38_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_1"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %publicKey_addr = getelementptr [8 x i32]* %publicKey, i64 0, i64 %zext_ln38_1

]]></Node>
<StgValue><ssdm name="publicKey_addr"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_1 = load i32* %publicKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37_1 = trunc i5 %loop_0_i38 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_36 = add i5 4, %loop_0_i38

]]></Node>
<StgValue><ssdm name="loop_36"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i46:0  %ctx_sponge_byteIOInd_36 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_36"/></StgValue>
</operation>

<operation id="325" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i46:1  store i32 %ctx_sponge_byteIOInd_34, i32* %ctx_sponge_byteIOInd_36

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i46:2  br label %.preheader2.i.i.i49

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="327" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_1 = load i32* %publicKey_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_1"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39_1 = trunc i32 %temp2_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_1_addr_1 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln37_1

]]></Node>
<StgValue><ssdm name="temp_1_addr_1"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39_1, i8* %temp_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_1 = or i4 %trunc_ln37_1, 1

]]></Node>
<StgValue><ssdm name="or_ln41_1"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41_2 = zext i4 %or_ln41_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_1_addr_2 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="temp_1_addr_2"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_1, i8* %temp_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="338" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_1 = or i4 %trunc_ln37_1, 2

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43_1 = zext i4 %or_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_1_addr_3 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="temp_1_addr_3"/></StgValue>
</operation>

<operation id="342" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_1, i8* %temp_1_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="343" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_1 = or i4 %trunc_ln37_1, 3

]]></Node>
<StgValue><ssdm name="or_ln45_1"/></StgValue>
</operation>

<operation id="344" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45_1 = zext i4 %or_ln45_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="345" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_1_addr_4 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="temp_1_addr_4"/></StgValue>
</operation>

<operation id="346" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_1, i8* %temp_1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="347" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader124

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="348" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i49:0  %i_0_i_i_i47 = phi i33 [ 0, %.preheader2.preheader.i.i.i46 ], [ %i_17, %._crit_edge6.i.i.i68 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i47"/></StgValue>
</operation>

<operation id="349" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i49:1  %p_01_rec_i_i_i48 = phi i64 [ 0, %.preheader2.preheader.i.i.i46 ], [ %p_2_rec_i_i_i71, %._crit_edge6.i.i.i68 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i48"/></StgValue>
</operation>

<operation id="350" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2.i.i.i49:2  %ctx_sponge_byteIOInd_37 = load i32* %ctx_sponge_byteIOInd_36

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_37"/></StgValue>
</operation>

<operation id="351" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i49:3  %tmp_58 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i47, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="352" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i49:4  %icmp_ln194_5 = icmp eq i29 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_5"/></StgValue>
</operation>

<operation id="353" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i49:5  br i1 %icmp_ln194_5, label %._crit_edge.i.i.i61, label %HashUpdate_2.exit72

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="354" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i61:0  %trunc_ln225_6 = trunc i33 %i_0_i_i_i47 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_6"/></StgValue>
</operation>

<operation id="355" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i61:1  %partialBlock_16 = sub i5 -16, %trunc_ln225_6

]]></Node>
<StgValue><ssdm name="partialBlock_16"/></StgValue>
</operation>

<operation id="356" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit72:0  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="357" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i61:2  %zext_ln225_5 = zext i5 %partialBlock_16 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_5"/></StgValue>
</operation>

<operation id="358" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i61:3  %add_ln226_5 = add i32 %ctx_sponge_byteIOInd_37, %zext_ln225_5

]]></Node>
<StgValue><ssdm name="add_ln226_5"/></StgValue>
</operation>

<operation id="359" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i61:4  %icmp_ln226_5 = icmp ugt i32 %add_ln226_5, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_5"/></StgValue>
</operation>

<operation id="360" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i61:5  %partialBlock_17 = sub i32 168, %ctx_sponge_byteIOInd_37

]]></Node>
<StgValue><ssdm name="partialBlock_17"/></StgValue>
</operation>

<operation id="361" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i61:6  %select_ln226_8 = select i1 %icmp_ln226_5, i32 %partialBlock_17, i32 %zext_ln225_5

]]></Node>
<StgValue><ssdm name="select_ln226_8"/></StgValue>
</operation>

<operation id="362" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i61:7  %zext_ln231_4 = zext i32 %select_ln226_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_4"/></StgValue>
</operation>

<operation id="363" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i61:8  %zext_ln231 = zext i32 %select_ln226_8 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="364" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i61:9  %i_17 = add i33 %zext_ln231, %i_0_i_i_i47

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="365" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i61:10  br label %16

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="366" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i64 = phi i32 [ 0, %._crit_edge.i.i.i61 ], [ %loop_38, %KeccakP1600_AddByte.exit.i.i.i67 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i64"/></StgValue>
</operation>

<operation id="367" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_5 = icmp eq i32 %loop_1_i_i_i64, %select_ln226_8

]]></Node>
<StgValue><ssdm name="icmp_ln233_5"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_38 = add nsw i32 %loop_1_i_i_i64, 1

]]></Node>
<StgValue><ssdm name="loop_38"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_5, label %17, label %KeccakP1600_AddByte.exit.i.i.i67

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:0  %trunc_ln234_5 = trunc i32 %loop_1_i_i_i64 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_5"/></StgValue>
</operation>

<operation id="371" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:1  %trunc_ln194_5 = trunc i64 %p_01_rec_i_i_i48 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_5"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:2  %add_ln234_11 = add i8 %trunc_ln194_5, %trunc_ln234_5

]]></Node>
<StgValue><ssdm name="add_ln234_11"/></StgValue>
</operation>

<operation id="373" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:3  %zext_ln234_7 = zext i8 %add_ln234_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_7"/></StgValue>
</operation>

<operation id="374" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:4  %temp_1_addr_5 = getelementptr inbounds [75 x i8]* %temp_1, i64 0, i64 %zext_ln234_7

]]></Node>
<StgValue><ssdm name="temp_1_addr_5"/></StgValue>
</operation>

<operation id="375" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:5  %temp_1_load = load i8* %temp_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="376" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:6  %add_ln234_18 = add i32 %ctx_sponge_byteIOInd_37, %loop_1_i_i_i64

]]></Node>
<StgValue><ssdm name="add_ln234_18"/></StgValue>
</operation>

<operation id="377" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:7  %zext_ln149_9 = zext i32 %add_ln234_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_9"/></StgValue>
</operation>

<operation id="378" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:8  %ctx_sponge_state_add_20 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_9

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_20"/></StgValue>
</operation>

<operation id="379" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:9  %ctx_sponge_state_loa_17 = load i8* %ctx_sponge_state_add_20, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_17"/></StgValue>
</operation>

<operation id="380" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctx_sponge_byteIOInd_38 = add i32 %ctx_sponge_byteIOInd_37, %select_ln226_8

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_38"/></StgValue>
</operation>

<operation id="381" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln239_5 = icmp eq i32 %ctx_sponge_byteIOInd_38, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_5"/></StgValue>
</operation>

<operation id="382" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln239_5, label %18, label %.._crit_edge6.i.i.i68_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="383" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
.._crit_edge6.i.i.i68_crit_edge:0  store i32 %ctx_sponge_byteIOInd_38, i32* %ctx_sponge_byteIOInd_36

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="384" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i68_crit_edge:1  br label %._crit_edge6.i.i.i68

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="385" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_10, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_5" val="1"/>
<literal name="icmp_ln239_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_36

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="387" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:5  %temp_1_load = load i8* %temp_1_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_1_load"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:9  %ctx_sponge_state_loa_17 = load i8* %ctx_sponge_state_add_20, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_17"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:10  %xor_ln149_12 = xor i8 %ctx_sponge_state_loa_17, %temp_1_load

]]></Node>
<StgValue><ssdm name="xor_ln149_12"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:11  store i8 %xor_ln149_12, i8* %ctx_sponge_state_add_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i67:12  br label %16

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="392" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_10, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="393" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_10)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="394" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_10)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="395" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_10)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="396" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_10)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="397" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i68

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="398" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i68:0  %p_2_rec_i_i_i71 = add i64 %zext_ln231_4, %p_01_rec_i_i_i48

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i71"/></StgValue>
</operation>

<operation id="399" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i68:1  br label %.preheader2.i.i.i49

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="400" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln34_2 = phi i7 [ 0, %HashUpdate_2.exit72 ], [ %add_ln34_2, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln34_2"/></StgValue>
</operation>

<operation id="401" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:1  %add_ln34_2 = add i7 %phi_ln34_2, 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="402" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="7">
<![CDATA[
meminst.i:2  %zext_ln34_2 = zext i7 %phi_ln34_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="403" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %temp_2_addr = getelementptr [75 x i8]* %temp_2, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="temp_2_addr"/></StgValue>
</operation>

<operation id="404" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
meminst.i:4  store i8 0, i8* %temp_2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="405" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
meminst.i:5  %icmp_ln34_2 = icmp eq i7 %phi_ln34_2, -54

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="406" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_temp_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="407" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:7  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 75)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="408" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:8  br i1 %icmp_ln34_2, label %.preheader121.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="409" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
.preheader121.preheader:0  br label %.preheader121

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="410" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader121:0  %loop_0_i = phi i5 [ %loop_39, %19 ], [ 0, %.preheader121.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0_i"/></StgValue>
</operation>

<operation id="411" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="5">
<![CDATA[
.preheader121:1  %zext_ln37_2 = zext i5 %loop_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="412" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader121:2  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_0_i, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="413" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader121:3  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="414" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader121:4  br i1 %tmp_59, label %.preheader2.preheader.i.i.i5, label %19

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="415" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln38_6 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_0_i, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln38_6"/></StgValue>
</operation>

<operation id="416" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="2">
<![CDATA[
:2  %zext_ln38_2 = zext i2 %trunc_ln38_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38_2"/></StgValue>
</operation>

<operation id="417" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %plaintext_addr = getelementptr [8 x i32]* %plaintext, i64 0, i64 %zext_ln38_2

]]></Node>
<StgValue><ssdm name="plaintext_addr"/></StgValue>
</operation>

<operation id="418" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_2 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_2"/></StgValue>
</operation>

<operation id="419" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="5">
<![CDATA[
:9  %trunc_ln37_2 = trunc i5 %loop_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln37_2"/></StgValue>
</operation>

<operation id="420" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:24  %loop_39 = add i5 4, %loop_0_i

]]></Node>
<StgValue><ssdm name="loop_39"/></StgValue>
</operation>

<operation id="421" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i5:0  %ctx_sponge_byteIOInd_39 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_39"/></StgValue>
</operation>

<operation id="422" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2.preheader.i.i.i5:1  store i32 %ctx_sponge_byteIOInd_37, i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="423" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i.i.i5:2  br label %.preheader2.i.i.i8

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="424" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="3">
<![CDATA[
:4  %temp2_2 = load i32* %plaintext_addr, align 4

]]></Node>
<StgValue><ssdm name="temp2_2"/></StgValue>
</operation>

<operation id="425" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="32">
<![CDATA[
:5  %trunc_ln39_2 = trunc i32 %temp2_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="426" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temp_2_addr_1 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="temp_2_addr_1"/></StgValue>
</operation>

<operation id="427" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %trunc_ln39_2, i8* %temp_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="428" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %trunc_ln41_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="429" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %or_ln41_2 = or i4 %trunc_ln37_2, 1

]]></Node>
<StgValue><ssdm name="or_ln41_2"/></StgValue>
</operation>

<operation id="430" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="4">
<![CDATA[
:11  %zext_ln41_3 = zext i4 %or_ln41_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln41_3"/></StgValue>
</operation>

<operation id="431" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temp_2_addr_2 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln41_3

]]></Node>
<StgValue><ssdm name="temp_2_addr_2"/></StgValue>
</operation>

<operation id="432" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %trunc_ln41_2, i8* %temp_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="433" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %trunc_ln43_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="trunc_ln43_2"/></StgValue>
</operation>

<operation id="434" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19  %trunc_ln45_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp2_2, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln45_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="435" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="436" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:15  %or_ln43_2 = or i4 %trunc_ln37_2, 2

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="437" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="4">
<![CDATA[
:16  %zext_ln43_2 = zext i4 %or_ln43_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="438" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %temp_2_addr_3 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="temp_2_addr_3"/></StgValue>
</operation>

<operation id="439" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %trunc_ln43_2, i8* %temp_2_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="440" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:20  %or_ln45_2 = or i4 %trunc_ln37_2, 3

]]></Node>
<StgValue><ssdm name="or_ln45_2"/></StgValue>
</operation>

<operation id="441" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="4">
<![CDATA[
:21  %zext_ln45_2 = zext i4 %or_ln45_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="442" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %temp_2_addr_4 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="temp_2_addr_4"/></StgValue>
</operation>

<operation id="443" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %trunc_ln45_2, i8* %temp_2_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="444" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader121

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="445" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i8:0  %i_0_i_i_i6 = phi i33 [ 0, %.preheader2.preheader.i.i.i5 ], [ %i_18, %._crit_edge6.i.i.i27 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i6"/></StgValue>
</operation>

<operation id="446" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2.i.i.i8:1  %p_01_rec_i_i_i7 = phi i64 [ 0, %.preheader2.preheader.i.i.i5 ], [ %p_2_rec_i_i_i30, %._crit_edge6.i.i.i27 ]

]]></Node>
<StgValue><ssdm name="p_01_rec_i_i_i7"/></StgValue>
</operation>

<operation id="447" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader2.i.i.i8:2  %tmp_60 = call i29 @_ssdm_op_PartSelect.i29.i33.i32.i32(i33 %i_0_i_i_i6, i32 4, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="448" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader2.i.i.i8:3  %icmp_ln194_6 = icmp eq i29 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln194_6"/></StgValue>
</operation>

<operation id="449" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i.i.i8:4  br i1 %icmp_ln194_6, label %._crit_edge.i.i.i20, label %HashUpdate_2.exit

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="450" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="5" op_0_bw="33">
<![CDATA[
._crit_edge.i.i.i20:1  %trunc_ln225_7 = trunc i33 %i_0_i_i_i6 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln225_7"/></StgValue>
</operation>

<operation id="451" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge.i.i.i20:2  %partialBlock_18 = sub i5 -16, %trunc_ln225_7

]]></Node>
<StgValue><ssdm name="partialBlock_18"/></StgValue>
</operation>

<operation id="452" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit:0  %ctx_sponge_squeezing_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_1"/></StgValue>
</operation>

<operation id="453" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit:1  %ctx_sponge_byteIOInd_44 = alloca i32

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_44"/></StgValue>
</operation>

<operation id="454" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:2  %ctx_sponge_byteIOInd_45 = load i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_45"/></StgValue>
</operation>

<operation id="455" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64">
<![CDATA[
HashUpdate_2.exit:3  %ctx_sponge_byteIOInd_46 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_45, i9 128)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_46"/></StgValue>
</operation>

<operation id="456" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit:16  store i32 0, i32* %ctx_sponge_byteIOInd_44

]]></Node>
<StgValue><ssdm name="store_ln1623"/></StgValue>
</operation>

<operation id="457" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit:17  store i32 1, i32* %ctx_sponge_squeezing_1

]]></Node>
<StgValue><ssdm name="store_ln1623"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="458" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i20:0  %ctx_sponge_byteIOInd_40 = load i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_40"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.i.i.i20:3  %zext_ln225_6 = zext i5 %partialBlock_18 to i32

]]></Node>
<StgValue><ssdm name="zext_ln225_6"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:4  %add_ln226_6 = add i32 %ctx_sponge_byteIOInd_40, %zext_ln225_6

]]></Node>
<StgValue><ssdm name="add_ln226_6"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:5  %icmp_ln226_6 = icmp ugt i32 %add_ln226_6, 168

]]></Node>
<StgValue><ssdm name="icmp_ln226_6"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i20:6  %partialBlock_19 = sub i32 168, %ctx_sponge_byteIOInd_40

]]></Node>
<StgValue><ssdm name="partialBlock_19"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i20:7  %select_ln226_9 = select i1 %icmp_ln226_6, i32 %partialBlock_19, i32 %zext_ln225_6

]]></Node>
<StgValue><ssdm name="select_ln226_9"/></StgValue>
</operation>

<operation id="464" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i20:8  %zext_ln231_5 = zext i32 %select_ln226_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln231_5"/></StgValue>
</operation>

<operation id="465" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge.i.i.i20:9  %zext_ln231_6 = zext i32 %select_ln226_9 to i33

]]></Node>
<StgValue><ssdm name="zext_ln231_6"/></StgValue>
</operation>

<operation id="466" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge.i.i.i20:10  %i_18 = add i33 %zext_ln231_6, %i_0_i_i_i6

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="467" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i20:11  br label %20

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="468" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %loop_1_i_i_i23 = phi i32 [ 0, %._crit_edge.i.i.i20 ], [ %loop_41, %KeccakP1600_AddByte.exit.i.i.i26 ]

]]></Node>
<StgValue><ssdm name="loop_1_i_i_i23"/></StgValue>
</operation>

<operation id="469" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln233_6 = icmp eq i32 %loop_1_i_i_i23, %select_ln226_9

]]></Node>
<StgValue><ssdm name="icmp_ln233_6"/></StgValue>
</operation>

<operation id="470" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %loop_41 = add nsw i32 %loop_1_i_i_i23, 1

]]></Node>
<StgValue><ssdm name="loop_41"/></StgValue>
</operation>

<operation id="471" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln233_6, label %21, label %KeccakP1600_AddByte.exit.i.i.i26

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="472" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:0  %ctx_sponge_byteIOInd_41 = load i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_41"/></StgValue>
</operation>

<operation id="473" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:1  %trunc_ln234_6 = trunc i32 %loop_1_i_i_i23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln234_6"/></StgValue>
</operation>

<operation id="474" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:2  %trunc_ln194_6 = trunc i64 %p_01_rec_i_i_i7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln194_6"/></StgValue>
</operation>

<operation id="475" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:3  %add_ln234_13 = add i8 %trunc_ln194_6, %trunc_ln234_6

]]></Node>
<StgValue><ssdm name="add_ln234_13"/></StgValue>
</operation>

<operation id="476" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:4  %zext_ln234_8 = zext i8 %add_ln234_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln234_8"/></StgValue>
</operation>

<operation id="477" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:5  %temp_2_addr_5 = getelementptr inbounds [75 x i8]* %temp_2, i64 0, i64 %zext_ln234_8

]]></Node>
<StgValue><ssdm name="temp_2_addr_5"/></StgValue>
</operation>

<operation id="478" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:6  %temp_2_load = load i8* %temp_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="479" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:7  %add_ln234_19 = add i32 %ctx_sponge_byteIOInd_41, %loop_1_i_i_i23

]]></Node>
<StgValue><ssdm name="add_ln234_19"/></StgValue>
</operation>

<operation id="480" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="32">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:8  %zext_ln149_11 = zext i32 %add_ln234_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_11"/></StgValue>
</operation>

<operation id="481" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:9  %ctx_sponge_state_add_21 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_11

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_21"/></StgValue>
</operation>

<operation id="482" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:10  %ctx_sponge_state_loa_18 = load i8* %ctx_sponge_state_add_21, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_18"/></StgValue>
</operation>

<operation id="483" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %ctx_sponge_byteIOInd_42 = load i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_42"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %ctx_sponge_byteIOInd_43 = add i32 %ctx_sponge_byteIOInd_42, %select_ln226_9

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_43"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln239_6 = icmp eq i32 %ctx_sponge_byteIOInd_43, 168

]]></Node>
<StgValue><ssdm name="icmp_ln239_6"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln239_6, label %22, label %.._crit_edge6.i.i.i27_crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="487" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
.._crit_edge6.i.i.i27_crit_edge:0  store i32 %ctx_sponge_byteIOInd_43, i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="store_ln239"/></StgValue>
</operation>

<operation id="488" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge6.i.i.i27_crit_edge:1  br label %._crit_edge6.i.i.i27

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="489" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_12, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="490" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln233_6" val="1"/>
<literal name="icmp_ln239_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  store i32 0, i32* %ctx_sponge_byteIOInd_39

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="491" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="8" op_0_bw="7">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:6  %temp_2_load = load i8* %temp_2_addr_5, align 1

]]></Node>
<StgValue><ssdm name="temp_2_load"/></StgValue>
</operation>

<operation id="492" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:10  %ctx_sponge_state_loa_18 = load i8* %ctx_sponge_state_add_21, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_18"/></StgValue>
</operation>

<operation id="493" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:11  %xor_ln149_15 = xor i8 %ctx_sponge_state_loa_18, %temp_2_load

]]></Node>
<StgValue><ssdm name="xor_ln149_15"/></StgValue>
</operation>

<operation id="494" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:12  store i8 %xor_ln149_15, i8* %ctx_sponge_state_add_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>

<operation id="495" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
KeccakP1600_AddByte.exit.i.i.i26:13  br label %20

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="496" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8">
<![CDATA[
:0  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_12, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="497" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_12)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="498" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_12)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="499" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_12)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="500" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
:2  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_12)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge6.i.i.i27

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="502" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6.i.i.i27:0  %p_2_rec_i_i_i30 = add i64 %zext_ln231_5, %p_01_rec_i_i_i7

]]></Node>
<StgValue><ssdm name="p_2_rec_i_i_i30"/></StgValue>
</operation>

<operation id="503" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.i.i.i27:1  br label %.preheader2.i.i.i8

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="504" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32" op_3_bw="9" op_4_bw="6" op_5_bw="64">
<![CDATA[
HashUpdate_2.exit:3  %ctx_sponge_byteIOInd_46 = call fastcc i32 @HashUpdateIntLE([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_45, i9 128)

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_46"/></StgValue>
</operation>

<operation id="505" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="32">
<![CDATA[
HashUpdate_2.exit:4  %zext_ln149_10 = zext i32 %ctx_sponge_byteIOInd_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln149_10"/></StgValue>
</operation>

<operation id="506" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate_2.exit:5  %ctx_sponge_state_add_22 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 %zext_ln149_10

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_22"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="507" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit:6  %ctx_sponge_state_loa_19 = load i8* %ctx_sponge_state_add_22, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_19"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="508" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
HashUpdate_2.exit:6  %ctx_sponge_state_loa_19 = load i8* %ctx_sponge_state_add_22, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_19"/></StgValue>
</operation>

<operation id="509" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate_2.exit:7  %xor_ln149_13 = xor i8 %ctx_sponge_state_loa_19, 31

]]></Node>
<StgValue><ssdm name="xor_ln149_13"/></StgValue>
</operation>

<operation id="510" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate_2.exit:8  store i8 %xor_ln149_13, i8* %ctx_sponge_state_add_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="511" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
HashUpdate_2.exit:9  %ctx_sponge_state_add_23 = getelementptr [200 x i8]* %ctx_sponge_state, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_add_23"/></StgValue>
</operation>

<operation id="512" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:10  %ctx_sponge_state_loa_20 = load i8* %ctx_sponge_state_add_23, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_20"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="513" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
HashUpdate_2.exit:10  %ctx_sponge_state_loa_20 = load i8* %ctx_sponge_state_add_23, align 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_state_loa_20"/></StgValue>
</operation>

<operation id="514" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
HashUpdate_2.exit:11  %xor_ln149_14 = xor i8 %ctx_sponge_state_loa_20, -128

]]></Node>
<StgValue><ssdm name="xor_ln149_14"/></StgValue>
</operation>

<operation id="515" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
HashUpdate_2.exit:12  store i8 %xor_ln149_14, i8* %ctx_sponge_state_add_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln149"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="516" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32">
<![CDATA[
HashUpdate_2.exit:13  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_11, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="517" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="0" op_4_bw="32">
<![CDATA[
HashUpdate_2.exit:13  call fastcc void @fromBytesToWords([25 x i64]* %stateAsWords_11, [200 x i8]* %ctx_sponge_state)

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="518" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate_2.exit:14  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_11)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="519" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="6" op_3_bw="64" op_4_bw="0" op_5_bw="0">
<![CDATA[
HashUpdate_2.exit:14  call fastcc void @KeccakP1600OnWords([25 x i64]* %stateAsWords_11)

]]></Node>
<StgValue><ssdm name="call_ln257"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="520" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate_2.exit:15  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_11)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="521" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
HashUpdate_2.exit:15  call fastcc void @fromWordsToBytes([200 x i8]* %ctx_sponge_state, [25 x i64]* %stateAsWords_11)

]]></Node>
<StgValue><ssdm name="call_ln258"/></StgValue>
</operation>

<operation id="522" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
HashUpdate_2.exit:18  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1623"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="523" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.loopexit:0  %loop_0 = phi i8 [ 0, %HashUpdate_2.exit ], [ %loop_40, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="524" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:1  %icmp_ln1623 = icmp eq i8 %loop_0, -37

]]></Node>
<StgValue><ssdm name="icmp_ln1623"/></StgValue>
</operation>

<operation id="525" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_113 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="526" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %loop_40 = add i8 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop_40"/></StgValue>
</operation>

<operation id="527" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln1623, label %HashSqueeze.exit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1623"/></StgValue>
</operation>

<operation id="528" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1624"/></StgValue>
</operation>

<operation id="529" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashSqueeze.exit:0  %ctx_sponge_squeezing_3 = load i32* %ctx_sponge_squeezing_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_3"/></StgValue>
</operation>

<operation id="530" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashSqueeze.exit:1  %ctx_sponge_byteIOInd_49 = load i32* %ctx_sponge_byteIOInd_44

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_49"/></StgValue>
</operation>

<operation id="531" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1623" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
HashSqueeze.exit:2  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_49, i32 %ctx_sponge_squeezing_3, [32 x i8]* %salt_0)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="532" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0  %loop2_0 = phi i2 [ %loop2, %HashSqueeze.exit118 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop2_0"/></StgValue>
</operation>

<operation id="533" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %icmp_ln1624 = icmp eq i2 %loop2_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln1624"/></StgValue>
</operation>

<operation id="534" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="535" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %loop2 = add i2 %loop2_0, 1

]]></Node>
<StgValue><ssdm name="loop2"/></StgValue>
</operation>

<operation id="536" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln1624, label %.loopexit.loopexit, label %HashSqueeze.exit118

]]></Node>
<StgValue><ssdm name="br_ln1624"/></StgValue>
</operation>

<operation id="537" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashSqueeze.exit118:0  %ctx_sponge_squeezing_2 = load i32* %ctx_sponge_squeezing_1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing_2"/></StgValue>
</operation>

<operation id="538" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HashSqueeze.exit118:1  %ctx_sponge_byteIOInd_47 = load i32* %ctx_sponge_byteIOInd_44

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_47"/></StgValue>
</operation>

<operation id="539" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
HashSqueeze.exit118:2  %tmp_5 = call fastcc { i32, i32 } @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_47, i32 %ctx_sponge_squeezing_2, [10512 x i8]* %allSeeds_seed, i8 %loop_0, i2 %loop2_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="540" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1624" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="541" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="8" op_6_bw="2" op_7_bw="6" op_8_bw="64" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
HashSqueeze.exit118:2  %tmp_5 = call fastcc { i32, i32 } @KeccakWidth1600_Spon.2([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_47, i32 %ctx_sponge_squeezing_2, [10512 x i8]* %allSeeds_seed, i8 %loop_0, i2 %loop2_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="542" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.exit118:3  %ctx_sponge_byteIOInd_48 = extractvalue { i32, i32 } %tmp_5, 0

]]></Node>
<StgValue><ssdm name="ctx_sponge_byteIOInd_48"/></StgValue>
</operation>

<operation id="543" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="64">
<![CDATA[
HashSqueeze.exit118:4  %ctx_sponge_squeezing = extractvalue { i32, i32 } %tmp_5, 1

]]></Node>
<StgValue><ssdm name="ctx_sponge_squeezing"/></StgValue>
</operation>

<operation id="544" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
HashSqueeze.exit118:5  store i32 %ctx_sponge_byteIOInd_48, i32* %ctx_sponge_byteIOInd_44

]]></Node>
<StgValue><ssdm name="store_ln1624"/></StgValue>
</operation>

<operation id="545" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
HashSqueeze.exit118:6  store i32 %ctx_sponge_squeezing, i32* %ctx_sponge_squeezing_1

]]></Node>
<StgValue><ssdm name="store_ln1624"/></StgValue>
</operation>

<operation id="546" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
HashSqueeze.exit118:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln1624"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="547" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="6" op_6_bw="64" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
HashSqueeze.exit:2  call fastcc void @KeccakWidth1600_Spon.3([200 x i8]* %ctx_sponge_state, i32 %ctx_sponge_byteIOInd_49, i32 %ctx_sponge_squeezing_3, [32 x i8]* %salt_0)

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="548" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0">
<![CDATA[
HashSqueeze.exit:3  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
