Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  1 05:21:15 2023
| Host         : ac441d3eae35 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file fpga_wrapper_control_sets_placed.rpt
| Design       : fpga_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   582 |
|    Minimum number of control sets                        |   582 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1761 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   582 |
| >= 0 to < 4        |    92 |
| >= 4 to < 6        |   101 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    42 |
| >= 10 to < 12      |    29 |
| >= 12 to < 14      |    48 |
| >= 14 to < 16      |    21 |
| >= 16              |   202 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             710 |          274 |
| No           | No                    | Yes                    |            4537 |         1558 |
| No           | Yes                   | No                     |             561 |          310 |
| Yes          | No                    | No                     |            2696 |          650 |
| Yes          | No                    | Yes                    |            1024 |          354 |
| Yes          | Yes                   | No                     |            2743 |          974 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                                                      Enable Signal                                                                                                      |                                                                                   Set/Reset Signal                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_0                                                                                                                                     | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]                                                                                                    |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_4                                                                                                                                     | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_3                                                                                                  |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                          |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                         |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[2]                                                                                                                                       |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[2]_0                                                                                                                                     |                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                        |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                 |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_0                                                                                                                                     |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_4                                                                                                                                     |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[2]                                                                                                                                       | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[0]                                                                                                    |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                           |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                          |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[2]_0                                                                                                                                     | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[0]_0                                                                                                  |                1 |              3 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                           | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                         |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                           |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                              | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                        | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                            | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              4 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                   | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                            | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                           |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                           |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                          |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                            | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                           |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                           |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                      |                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                            | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                         |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                            |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                            |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                        | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                      | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                    | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                            |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                           |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                              | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                  | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                            | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                        | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                         |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                        |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                         |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                       |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                      |                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                               |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                            | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                       | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                            |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/counter[3]_i_1__3_n_0                                                                                                                                                                      |                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/addr_sp_bram_reg[6]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              4 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                           |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                       | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                            | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                       |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                            | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                            |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                            |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                       | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                         |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                         |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/areset_reg                                            |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                4 |              4 |         1.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              4 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                             | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                            | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              4 |         1.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                            |                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1025]_0[0]                                                                                                                            | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                  |                2 |              5 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                1 |              5 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                    | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/FSM_sequential_state_reg[2]                                                                                                                                                   | fpga_i/mat_mul_system_0/inst/sys_control_/ws_os_reg_39                                                                                                                               |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push134_out                                                                                           |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                    |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                1 |              6 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                    |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                1 |              6 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                      |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                           | fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |              6 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                    |                4 |              6 |         1.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                               | fpga_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                     |                1 |              6 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              6 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                2 |              6 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              7 |         1.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              7 |         1.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/FSM_sequential_state_reg[0]                                                                                                                                                   | fpga_i/mat_mul_system_0/inst/w_x_index[7]_i_1_n_0                                                                                                                                    |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                5 |              7 |         1.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |              7 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                   |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                    |                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_packing_boundary_reg[1][0]                                              | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                          |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                          |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                             |                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                    |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              8 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |              8 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_thread_loop[3].r_packing_boundary_reg[3][0]                                          | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                          |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual          |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                          |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                 |                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                 |                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][1]                                                                                       |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][2]                                                                                       |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[3][0]                                                                                       |                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                      | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |              9 |         1.80 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                   | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                               | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                               | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                             | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                   |                2 |              9 |         4.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                      | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              9 |         4.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                               | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                      | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                               | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |         2.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                      | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              9 |         4.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/counter                                                                                                                                                                       | fpga_i/mat_mul_system_0/inst/sys_control_/counter[9]_i_1__1_n_0                                                                                                                      |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/E[0]                                                                                                                                                              |                                                                                                                                                                                      |                6 |             10 |         1.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/E[0]                                                                                                                                                              |                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/o_ram_address_generator_enable_reg[0]                                                                                                                             | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/counter[9]_i_1__2_n_0                                                                                                          |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                   | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                5 |             10 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter[9]_i_1__0_n_0                                                                                                          |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                   | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                   | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                                                  | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/E[0]                                                                                                                                                                          |                                                                                                                                                                                      |                7 |             10 |         1.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/ws_os_reg_40[0]                                                                                                                                                               |                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                   | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/counter[9]_i_1_n_0                                                                                                             |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                               | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[0]_2                                                                                                                                     | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_8                                                                                                  |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |             10 |         2.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[0]_1                                                                                                                                     | fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/FSM_sequential_state_reg[1]_7                                                                                                  |                3 |             10 |         3.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                               |                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                        |                                                                                                                                                                                      |                4 |             11 |         2.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/N                                                                                                                                                                 |                                                                                                                                                                                      |                6 |             11 |         1.83 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                     | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |             12 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                  | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |             12 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                  | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                      |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                      |                2 |             12 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                2 |             12 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                  | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                5 |             12 |         2.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |         2.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                     | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                6 |             12 |         2.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                3 |             12 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                    | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                4 |             12 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                        | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             13 |         4.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                     |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                        | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                        | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                            |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                            |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                     |                                                                                                                                                                                      |                5 |             13 |         2.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                     |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                            |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                     |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                            |                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                        | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |             13 |         4.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/N                                                                                                                                                                 | fpga_i/mat_mul_system_0/inst/a_ram_moving_row_size[8]_i_1_n_0                                                                                                                        |                4 |             14 |         3.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                         |                                                                                                                                                                                      |                6 |             14 |         2.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                         |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                         |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                         |                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                         |                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                         |                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                         |                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                         |                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/FSM_sequential_state_reg[2]                                                                                                                                                   |                                                                                                                                                                                      |                8 |             14 |         1.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/FSM_sequential_state_reg[2]                                                                                                                                       | fpga_i/mat_mul_system_0/inst/o_ram_moving_row_start_index[6]_i_1_n_0                                                                                                                 |                4 |             14 |         3.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             15 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                          |                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                2 |             15 |         7.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                2 |             16 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |               11 |             19 |         1.73 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                3 |             19 |         6.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                4 |             19 |         4.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                9 |             24 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                        | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                9 |             24 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             24 |         3.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                7 |             24 |         3.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             24 |         3.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                         | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                8 |             24 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             24 |         3.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                  |                                                                                                                                                                                      |                6 |             25 |         4.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                   |                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                               |                                                                                                                                                                                      |                4 |             27 |         6.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                   |                                                                                                                                                                                      |                6 |             30 |         5.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                  |                                                                                                                                                                                      |                8 |             30 |         3.75 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               15 |             31 |         2.07 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                7 |             31 |         4.43 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |         1.94 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             31 |         3.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             31 |         3.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                     | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             31 |         3.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               14 |             31 |         2.21 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               16 |             31 |         1.94 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        |                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        |                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                         | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        |                                                                                                                                                                                      |                4 |             32 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                         | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                4 |             32 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                       | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             32 |         5.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                         | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                        |                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                       | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                5 |             32 |         6.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                       | fpga_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                6 |             32 |         5.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                         | fpga_i/axi_bram_ctrl_3/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                       | fpga_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               13 |             32 |         2.46 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |               11 |             33 |         3.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                5 |             33 |         6.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                      | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             35 |         4.38 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/m_valid_i                                                                                |                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                       |                                                                                                                                                                                      |               11 |             36 |         3.27 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i                                                                                |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[4].srl_nx1/r_mesg_vacancy_reg                                                   |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                       |                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[16] |                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                       |                                                                                                                                                                                      |                6 |             36 |         6.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                                |                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                  |                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                |                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/m_valid_i                                                                                |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[4].srl_nx1/r_mesg_vacancy_reg                                                   |                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |               16 |             37 |         2.31 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |               10 |             37 |         3.70 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                              |                                                                                                                                                                                      |               27 |             37 |         1.37 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                              |                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                             |                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                      |                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                             |                                                                                                                                                                                      |                9 |             39 |         4.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                      |                                                                                                                                                                                      |                9 |             39 |         4.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                            |                                                                                                                                                                                      |               10 |             39 |         3.90 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                  |                                                                                                                                                                                      |               11 |             39 |         3.55 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                             |                                                                                                                                                                                      |                8 |             39 |         4.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                       |                                                                                                                                                                                      |                6 |             39 |         6.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                            |                                                                                                                                                                                      |                6 |             39 |         6.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                  |                                                                                                                                                                                      |                7 |             39 |         5.57 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                  |                                                                                                                                                                                      |               10 |             40 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                5 |             40 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                     |                                                                                                                                                                                      |               11 |             41 |         3.73 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                      | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             41 |         5.12 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                8 |             42 |         5.25 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |         4.30 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             43 |         4.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             43 |         4.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             43 |         4.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                       | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               11 |             45 |         4.09 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                             |                                                                                                                                                                                      |                9 |             47 |         5.22 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                            |                                                                                                                                                                                      |               13 |             47 |         3.62 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               11 |             47 |         4.27 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             47 |         4.70 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             47 |         4.70 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                      | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             47 |         5.22 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                         |                                                                                                                                                                                      |                6 |             48 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                           |                                                                                                                                                                                      |                9 |             52 |         5.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                         |                                                                                                                                                                                      |                9 |             52 |         5.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                           |                                                                                                                                                                                      |                9 |             52 |         5.78 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                         |                                                                                                                                                                                      |                8 |             52 |         6.50 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |               30 |             54 |         1.80 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                7 |             56 |         8.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                          |                                                                                                                                                                                      |                9 |             66 |         7.33 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |               43 |             81 |         1.88 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/mat_mul_system_0/inst/internal_reset_reg_n_0                                                                                                                                  |               46 |             89 |         1.93 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_21                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_22                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_23                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_24                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_25                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_26                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_27                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_28                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_29                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_25                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_3                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_30                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_4                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_5                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_6                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_9                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_7                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_8                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_15                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_13                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_20                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_24                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_23                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_22                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_26                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_27                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_28                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_29                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_3                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_30                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_12                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_14                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_16                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_17                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_18                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_19                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_2                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_20                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_6                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_21                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_4                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_5                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_1                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_2                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_19                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_18                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_17                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_16                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_15                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_14                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_13                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_12                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_11                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_10                                                                                                                                                        |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep_0                                                                                                                                                         |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_rep                                                                                                                                                           |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_9                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_8                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_7                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg                                                                                                                                                               |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_0                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_1                                                                                                                                                             |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_10                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/add_req_reg_reg_11                                                                                                                                                            |                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/o_ram_address_generator_enable_reg[0]                                                                                                                             | fpga_i/mat_mul_system_0/inst/internal_reset_reg_n_0                                                                                                                                  |              240 |            256 |         1.07 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         |                                                                                                                                                                                      |              275 |            720 |         2.62 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 | fpga_i/mat_mul_system_0/inst/sys_control_/operation_signal_in[0]                                                                                                                                                        | fpga_i/mat_mul_system_0/inst/sys_control_/sys_reset                                                                                                                                  |              354 |           1024 |         2.89 |
|  fpga_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                         | fpga_i/mat_mul_system_0/inst/sys_control_/sys_reset                                                                                                                                  |             1480 |           4352 |         2.94 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


