// Seed: 605251916
module module_0 #(
    parameter id_1 = 32'd23,
    parameter id_4 = 32'd67
);
  wire _id_1;
  parameter id_2 = 1;
  logic [7:0][-1 : 1] id_3;
  assign id_3[id_1] = 1;
  wire _id_4;
  wire id_5;
  assign id_5 = id_3[id_1];
  logic [-1 : -1 'b0] id_6;
  ;
  assign id_6[id_4] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
