ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	exmc_norsram_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	exmc_norsram_deinit:
  26              	.LVL0:
  27              	.LFB116:
  28              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \file    gd32f4xx_exmc.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief   EXMC driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \version 2022-06-08, V3.0.1, firmware for GD32F4xx
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     Redistribution and use in source and binary forms, with or without modification,
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** are permitted provided that the following conditions are met:
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****        list of conditions and the following disclaimer.
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****        this list of conditions and the following disclaimer in the documentation
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****        and/or other materials provided with the distribution.
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****        may be used to endorse or promote products derived from this software without
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****        specific prior written permission.
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 2


  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** OF SUCH DAMAGE.
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #include "gd32f4xx_exmc.h"
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC bank0 register reset value */
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SNCTL_RESET                 ((uint32_t)0x000030DAU)
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC bank1/2 register reset mask */
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000008U)
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000042U)
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFFFFFFFFU)
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC bank3 register reset mask */
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000008U)
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFFFFFFFFU)
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFFFFFFFFU)
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC SDRAM device register reset mask */
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCTL_RESET          ((uint32_t)0x000002D0U)
  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDTCFG_RESET         ((uint32_t)0x0FFFFFFFU)
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDCMD_RESET          ((uint32_t)0x00000000U)
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDARI_RESET          ((uint32_t)0x00000000U)
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDSTAT_RESET         ((uint32_t)0x00000000U)
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDRAM_DEVICE_SDRSCTL_RESET        ((uint32_t)0x00000000U)
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC bank0 SQPI-PSRAM register reset mask */
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SQPI_SINIT_RESET            ((uint32_t)0x18010000U)
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SQPI_SRCMD_RESET            ((uint32_t)0x00000000U)
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SQPI_SWCMD_RESET            ((uint32_t)0x00000000U)
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDL_RESET             ((uint32_t)0x00000000U)
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define BANK0_SQPI_SIDH_RESET             ((uint32_t)0x00000000U)
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /* EXMC register bit offset */
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 3


  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDCTL_WPEN_OFFSET                 ((uint32_t)9U)
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDCTL_BRSTRD_OFFSET               ((uint32_t)12U)
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_XSRD_OFFSET                ((uint32_t)4U)
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_RASD_OFFSET                ((uint32_t)8U)
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_ARFD_OFFSET                ((uint32_t)12U)
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_WRD_OFFSET                 ((uint32_t)16U)
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_RPD_OFFSET                 ((uint32_t)20U)
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDTCFG_RCD_OFFSET                 ((uint32_t)24U)
 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDCMD_NARF_OFFSET                 ((uint32_t)5U)
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDCMD_MRC_OFFSET                  ((uint32_t)9U)
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDARI_ARINTV_OFFSET               ((uint32_t)1U)
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDSTAT_STA0_OFFSET                ((uint32_t)1U)
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SDSTAT_STA1_OFFSET                ((uint32_t)3U)
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SRCMD_RWAITCYCLE_OFFSET           ((uint32_t)16U)
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define SWCMD_WWAITCYCLE_OFFSET           ((uint32_t)16U)
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_deinit(uint32_t exmc_norsram_region)
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
  29              		.loc 1 134 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset the registers */
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) = BANK0_SNCTL_RESET;
  34              		.loc 1 136 5 view .LVU1
  35 0000 00F1A050 		add	r0, r0, #335544320
  36              	.LVL1:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 4


  37              		.loc 1 136 5 is_stmt 0 view .LVU2
  38 0004 C000     		lsls	r0, r0, #3
  39              	.LVL2:
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  40              		.loc 1 137 38 view .LVU3
  41 0006 6FF07043 		mvn	r3, #-268435456
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_region) = BANK0_SNTCFG_RESET;
  42              		.loc 1 136 37 view .LVU4
  43 000a 43F2DA02 		movw	r2, #12506
  44 000e 0260     		str	r2, [r0]
  45              		.loc 1 137 5 is_stmt 1 view .LVU5
  46              		.loc 1 137 38 is_stmt 0 view .LVU6
  47 0010 4360     		str	r3, [r0, #4]
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_region) = BANK0_SNWTCFG_RESET;
  48              		.loc 1 138 5 is_stmt 1 view .LVU7
  49              		.loc 1 138 39 is_stmt 0 view .LVU8
  50 0012 C0F80431 		str	r3, [r0, #260]
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
  51              		.loc 1 139 1 view .LVU9
  52 0016 7047     		bx	lr
  53              		.cfi_endproc
  54              	.LFE116:
  56              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
  57              		.align	1
  58              		.p2align 2,,3
  59              		.global	exmc_norsram_struct_para_init
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	exmc_norsram_struct_para_init:
  65              	.LVL3:
  66              	.LFB117:
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
  67              		.loc 1 148 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
  72              		.loc 1 150 5 view .LVU11
 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
  73              		.loc 1 148 1 is_stmt 0 view .LVU12
  74 0000 30B4     		push	{r4, r5}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 4, -8
  78              		.cfi_offset 5, -4
  79              		.loc 1 150 46 view .LVU13
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 5


  80 0002 0023     		movs	r3, #0
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  81              		.loc 1 151 48 view .LVU14
  82 0004 0124     		movs	r4, #1
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
  83              		.loc 1 158 44 view .LVU15
  84 0006 C0E90543 		strd	r4, r3, [r0, #20]
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
  85              		.loc 1 159 44 view .LVU16
  86 000a 0461     		str	r4, [r0, #16]
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  87              		.loc 1 152 43 view .LVU17
  88 000c C0E90B34 		strd	r3, r4, [r0, #44]
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
  89              		.loc 1 161 41 view .LVU18
  90 0010 C0E90233 		strd	r3, r3, [r0, #8]
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
  91              		.loc 1 150 46 view .LVU19
  92 0014 0360     		str	r3, [r0]
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
  93              		.loc 1 151 5 is_stmt 1 view .LVU20
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
  94              		.loc 1 153 5 view .LVU21
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
  95              		.loc 1 154 42 is_stmt 0 view .LVU22
  96 0016 C0E90933 		strd	r3, r3, [r0, #36]
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
  97              		.loc 1 155 5 is_stmt 1 view .LVU23
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
  98              		.loc 1 156 47 is_stmt 0 view .LVU24
  99 001a C0E90733 		strd	r3, r3, [r0, #28]
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 100              		.loc 1 157 5 is_stmt 1 view .LVU25
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 101              		.loc 1 159 5 view .LVU26
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 102              		.loc 1 160 5 view .LVU27
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 103              		.loc 1 162 5 view .LVU28
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure read/write timing */
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 104              		.loc 1 165 29 is_stmt 0 view .LVU29
 105 001e 426B     		ldr	r2, [r0, #52]
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 106              		.loc 1 162 42 view .LVU30
 107 0020 4360     		str	r3, [r0, #4]
 108              		.loc 1 165 5 is_stmt 1 view .LVU31
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 6


 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure write timing, when extended mode is used */
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 109              		.loc 1 174 29 is_stmt 0 view .LVU32
 110 0022 806B     		ldr	r0, [r0, #56]
 111              	.LVL4:
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 112              		.loc 1 171 67 view .LVU33
 113 0024 1360     		str	r3, [r2]
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 114              		.loc 1 165 73 view .LVU34
 115 0026 0F21     		movs	r1, #15
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 116              		.loc 1 167 70 view .LVU35
 117 0028 FF24     		movs	r4, #255
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 118              		.loc 1 170 67 view .LVU36
 119 002a 4FF07065 		mov	r5, #251658240
 120 002e 4FF4700C 		mov	ip, #15728640
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 121              		.loc 1 168 62 view .LVU37
 122 0032 C2E90314 		strd	r1, r4, [r2, #12]
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 123              		.loc 1 170 67 view .LVU38
 124 0036 C2E9015C 		strd	r5, ip, [r2, #4]
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 125              		.loc 1 166 72 view .LVU39
 126 003a C2E90511 		strd	r1, r1, [r2, #20]
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 127              		.loc 1 167 5 is_stmt 1 view .LVU40
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 128              		.loc 1 169 5 view .LVU41
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 129              		.loc 1 171 5 view .LVU42
 130              		.loc 1 174 5 view .LVU43
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 131              		.loc 1 177 57 is_stmt 0 view .LVU44
 132 003e C0E90314 		strd	r1, r4, [r0, #12]
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 133              		.loc 1 175 67 view .LVU45
 134 0042 C0E90511 		strd	r1, r1, [r0, #20]
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 135              		.loc 1 176 5 is_stmt 1 view .LVU46
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 136              		.loc 1 178 5 view .LVU47
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 137              		.loc 1 179 1 is_stmt 0 view .LVU48
 138 0046 30BC     		pop	{r4, r5}
 139              	.LCFI1:
 140              		.cfi_restore 5
 141              		.cfi_restore 4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 7


 142              		.cfi_def_cfa_offset 0
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 143              		.loc 1 178 62 view .LVU49
 144 0048 0360     		str	r3, [r0]
 145              		.loc 1 179 1 view .LVU50
 146 004a 7047     		bx	lr
 147              		.cfi_endproc
 148              	.LFE117:
 150              		.section	.text.exmc_norsram_init,"ax",%progbits
 151              		.align	1
 152              		.p2align 2,,3
 153              		.global	exmc_norsram_init
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 158              	exmc_norsram_init:
 159              	.LVL5:
 160              	.LFB118:
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx, x=0..3
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   write_mode: EXMC_ASYN_WRITE, EXMC_SYN_WRITE
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   extended_mode: ENABLE or DISABLE
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   memory_write: ENABLE or DISABLE
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE, EXMC_NWAIT_CONFIG_DURING
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW, EXMC_NWAIT_POLARITY_HIGH
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   burst_mode: ENABLE or DISABLE
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B, EXMC_NOR_DATABUS_WIDTH_16B
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM, EXMC_MEMORY_TYPE_PSRAM, EXMC_MEMORY_TYPE_NOR
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_DISABLE, EXMC_SYN_CLOCK_RATIO_x_CLK, x=2
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_access_mode: EXMC_ACCESS_MODE_A, EXMC_ACCESS_MODE_B, EXMC_ACCESS_MODE_C, E
 207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     syn_data_latency: EXMC_DATALAT_x_CLK, x=2..17
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     syn_clk_division: EXMC_SYN_CLOCK_RATIO_x_CLK, x=2..16
 209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     bus_latency: 0x0U~0xFU
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_data_setuptime: 0x01U~0xFFU
 211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_address_holdtime: 0x1U~0xFU
 212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     asyn_address_setuptime: 0x0U~0xFU
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct *exmc_norsram_init_struct)
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 161              		.loc 1 217 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 8


 162              		.cfi_startproc
 163              		@ args = 0, pretend = 0, frame = 0
 164              		@ frame_needed = 0, uses_anonymous_args = 0
 165              		@ link register save eliminated.
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 166              		.loc 1 218 5 view .LVU52
 219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* get the register value */
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
 167              		.loc 1 221 5 view .LVU53
 222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* clear relative bits */
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
 225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWTEN | EXMC_SNCT
 227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRMUX));
 228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure control bits */
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->databus_width |
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 168              		.loc 1 240 78 is_stmt 0 view .LVU54
 169 0000 D0E90A21 		ldrd	r2, r1, [r0, #40]
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
 170              		.loc 1 217 1 view .LVU55
 171 0004 F0B4     		push	{r4, r5, r6, r7}
 172              	.LCFI2:
 173              		.cfi_def_cfa_offset 16
 174              		.cfi_offset 4, -16
 175              		.cfi_offset 5, -12
 176              		.cfi_offset 6, -8
 177              		.cfi_offset 7, -4
 178              		.loc 1 240 78 view .LVU56
 179 0006 056A     		ldr	r5, [r0, #32]
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 180              		.loc 1 224 11 view .LVU57
 181 0008 2D4C     		ldr	r4, .L11
 182              		.loc 1 240 78 view .LVU58
 183 000a 41EA0203 		orr	r3, r1, r2
 184 000e 2B43     		orrs	r3, r3, r5
 185 0010 8569     		ldr	r5, [r0, #24]
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 186              		.loc 1 221 13 view .LVU59
 187 0012 0268     		ldr	r2, [r0]
 188              		.loc 1 240 78 view .LVU60
 189 0014 2B43     		orrs	r3, r3, r5
 190 0016 4568     		ldr	r5, [r0, #4]
 191 0018 2B43     		orrs	r3, r3, r5
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 9


 192              		.loc 1 230 68 view .LVU61
 193 001a D0E90C65 		ldrd	r6, r5, [r0, #48]
 194              		.loc 1 240 78 view .LVU62
 195 001e 43EA4603 		orr	r3, r3, r6, lsl #1
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_polarity |
 196              		.loc 1 233 52 view .LVU63
 197 0022 466A     		ldr	r6, [r0, #36]
 241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure timing */
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sntcfg = (uint32_t)exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime |
 198              		.loc 1 244 12 view .LVU64
 199 0024 AF69     		ldr	r7, [r5, #24]
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 200              		.loc 1 240 78 view .LVU65
 201 0026 43EA0623 		orr	r3, r3, r6, lsl #8
 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->nwait_config |
 202              		.loc 1 235 57 view .LVU66
 203 002a C669     		ldr	r6, [r0, #28]
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 204              		.loc 1 240 78 view .LVU67
 205 002c 43EA8623 		orr	r3, r3, r6, lsl #10
 206              		.loc 1 244 12 view .LVU68
 207 0030 AE68     		ldr	r6, [r5, #8]
 208 0032 47EA060C 		orr	ip, r7, r6
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 209              		.loc 1 237 54 view .LVU69
 210 0036 4669     		ldr	r6, [r0, #20]
 211              		.loc 1 244 12 view .LVU70
 212 0038 6F69     		ldr	r7, [r5, #20]
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 213              		.loc 1 240 78 view .LVU71
 214 003a 43EA0633 		orr	r3, r3, r6, lsl #12
 215              		.loc 1 244 12 view .LVU72
 216 003e 6E68     		ldr	r6, [r5, #4]
 217 0040 4CEA060C 		orr	ip, ip, r6
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 218              		.loc 1 238 54 view .LVU73
 219 0044 0669     		ldr	r6, [r0, #16]
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 220              		.loc 1 221 13 view .LVU74
 221 0046 02F1A052 		add	r2, r2, #335544320
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 222              		.loc 1 240 78 view .LVU75
 223 004a 43EA4633 		orr	r3, r3, r6, lsl #13
 224              		.loc 1 244 12 view .LVU76
 225 004e 2E68     		ldr	r6, [r5]
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 226              		.loc 1 221 13 view .LVU77
 227 0050 D200     		lsls	r2, r2, #3
 228              		.loc 1 244 12 view .LVU78
 229 0052 4CEA060C 		orr	ip, ip, r6
 230 0056 4CEA071C 		orr	ip, ip, r7, lsl #4
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 231              		.loc 1 221 11 view .LVU79
 232 005a 1768     		ldr	r7, [r2]
 233              	.LVL6:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 10


 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 234              		.loc 1 224 5 is_stmt 1 view .LVU80
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 235              		.loc 1 239 39 is_stmt 0 view .LVU81
 236 005c 8668     		ldr	r6, [r0, #8]
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 237              		.loc 1 224 11 view .LVU82
 238 005e 3C40     		ands	r4, r4, r7
 239              	.LVL7:
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 240              		.loc 1 230 5 is_stmt 1 view .LVU83
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->write_mode;
 241              		.loc 1 240 78 is_stmt 0 view .LVU84
 242 0060 C768     		ldr	r7, [r0, #12]
 243 0062 43EA8633 		orr	r3, r3, r6, lsl #14
 244 0066 43EAC733 		orr	r3, r3, r7, lsl #15
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->memory_type |
 245              		.loc 1 230 11 view .LVU85
 246 006a 2343     		orrs	r3, r3, r4
 247              	.LVL8:
 248              		.loc 1 244 5 is_stmt 1 view .LVU86
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 249              		.loc 1 246 80 is_stmt 0 view .LVU87
 250 006c 2C69     		ldr	r4, [r5, #16]
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 251              		.loc 1 247 72 view .LVU88
 252 006e ED68     		ldr	r5, [r5, #12]
 248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* enable nor flash access */
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type) {
 253              		.loc 1 253 7 view .LVU89
 254 0070 0829     		cmp	r1, #8
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 255              		.loc 1 244 12 view .LVU90
 256 0072 4CEA0424 		orr	r4, ip, r4, lsl #8
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 257              		.loc 1 254 15 view .LVU91
 258 0076 08BF     		it	eq
 259 0078 43F04003 		orreq	r3, r3, #64
 260              	.LVL9:
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure extended mode */
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode) {
 261              		.loc 1 258 7 view .LVU92
 262 007c 012E     		cmp	r6, #1
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****              (exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 263              		.loc 1 244 12 view .LVU93
 264 007e 44EA0544 		orr	r4, r4, r5, lsl #16
 265              	.LVL10:
 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 266              		.loc 1 253 5 is_stmt 1 view .LVU94
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 11


 267              		.loc 1 254 9 view .LVU95
 268              		.loc 1 258 5 view .LVU96
 269              		.loc 1 258 7 is_stmt 0 view .LVU97
 270 0082 0FD0     		beq	.L10
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         snwtcfg = (uint32_t)exmc_norsram_init_struct->write_timing->asyn_address_setuptime |
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 271              		.loc 1 265 17 view .LVU98
 272 0084 6FF07041 		mvn	r1, #-268435456
 273              	.LVL11:
 274              	.L7:
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the registers */
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 275              		.loc 1 269 5 is_stmt 1 view .LVU99
 276              		.loc 1 269 58 is_stmt 0 view .LVU100
 277 0088 1360     		str	r3, [r2]
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 278              		.loc 1 270 5 is_stmt 1 view .LVU101
 279 008a 0368     		ldr	r3, [r0]
 280              	.LVL12:
 281              		.loc 1 270 5 is_stmt 0 view .LVU102
 282 008c DB00     		lsls	r3, r3, #3
 283 008e 03F12043 		add	r3, r3, #-1610612736
 284              		.loc 1 270 59 view .LVU103
 285 0092 5C60     		str	r4, [r3, #4]
 286              	.LVL13:
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 287              		.loc 1 271 5 is_stmt 1 view .LVU104
 288 0094 0368     		ldr	r3, [r0]
 289 0096 DB00     		lsls	r3, r3, #3
 290 0098 03F12043 		add	r3, r3, #-1610612736
 272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 291              		.loc 1 272 1 is_stmt 0 view .LVU105
 292 009c F0BC     		pop	{r4, r5, r6, r7}
 293              	.LCFI3:
 294              		.cfi_remember_state
 295              		.cfi_restore 7
 296              		.cfi_restore 6
 297              		.cfi_restore 5
 298              		.cfi_restore 4
 299              		.cfi_def_cfa_offset 0
 300              	.LVL14:
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 301              		.loc 1 271 60 view .LVU106
 302 009e C3F80411 		str	r1, [r3, #260]
 303              		.loc 1 272 1 view .LVU107
 304 00a2 7047     		bx	lr
 305              	.LVL15:
 306              	.L10:
 307              	.LCFI4:
 308              		.cfi_restore_state
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 12


 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 309              		.loc 1 259 9 is_stmt 1 view .LVU108
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 310              		.loc 1 259 53 is_stmt 0 view .LVU109
 311 00a4 856B     		ldr	r5, [r0, #56]
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 312              		.loc 1 259 17 view .LVU110
 313 00a6 2E68     		ldr	r6, [r5]
 314 00a8 A969     		ldr	r1, [r5, #24]
 315 00aa 3143     		orrs	r1, r1, r6
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_data_setuptime << SNTCFG_DSET_OFFSE
 316              		.loc 1 260 82 view .LVU111
 317 00ac 6E69     		ldr	r6, [r5, #20]
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 318              		.loc 1 259 17 view .LVU112
 319 00ae 41EA0611 		orr	r1, r1, r6, lsl #4
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->bus_latency << SNTCFG_BUSLAT_OFFSET) |
 320              		.loc 1 261 80 view .LVU113
 321 00b2 2E69     		ldr	r6, [r5, #16]
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   exmc_norsram_init_struct->write_timing->asyn_access_mode;
 322              		.loc 1 262 72 view .LVU114
 323 00b4 ED68     		ldr	r5, [r5, #12]
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 324              		.loc 1 259 17 view .LVU115
 325 00b6 41EA0621 		orr	r1, r1, r6, lsl #8
 326 00ba 41EA0541 		orr	r1, r1, r5, lsl #16
 327              	.LVL16:
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   (exmc_norsram_init_struct->write_timing->asyn_address_holdtime << SNTCFG_AHLD_OFF
 328              		.loc 1 259 17 view .LVU116
 329 00be E3E7     		b	.L7
 330              	.L12:
 331              		.align	2
 332              	.L11:
 333 00c0 8100F7FF 		.word	-589695
 334              		.cfi_endproc
 335              	.LFE118:
 337              		.section	.text.exmc_norsram_enable,"ax",%progbits
 338              		.align	1
 339              		.p2align 2,,3
 340              		.global	exmc_norsram_enable
 341              		.syntax unified
 342              		.thumb
 343              		.thumb_func
 345              	exmc_norsram_enable:
 346              	.LVL17:
 347              	.LFB119:
 273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM bank
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_enable(uint32_t exmc_norsram_region)
 283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 13


 348              		.loc 1 283 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 0
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 353              		.loc 1 284 5 view .LVU118
 354              		.loc 1 284 37 is_stmt 0 view .LVU119
 355 0000 00F1A050 		add	r0, r0, #335544320
 356              	.LVL18:
 357              		.loc 1 284 37 view .LVU120
 358 0004 C000     		lsls	r0, r0, #3
 359              	.LVL19:
 360              		.loc 1 284 37 view .LVU121
 361 0006 0368     		ldr	r3, [r0]
 362 0008 43F00103 		orr	r3, r3, #1
 363 000c 0360     		str	r3, [r0]
 285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 364              		.loc 1 285 1 view .LVU122
 365 000e 7047     		bx	lr
 366              		.cfi_endproc
 367              	.LFE119:
 369              		.section	.text.exmc_norsram_disable,"ax",%progbits
 370              		.align	1
 371              		.p2align 2,,3
 372              		.global	exmc_norsram_disable
 373              		.syntax unified
 374              		.thumb
 375              		.thumb_func
 377              	exmc_norsram_disable:
 378              	.LVL20:
 379              	.LFB120:
 286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: specify the region of NOR/PSRAM Bank
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_disable(uint32_t exmc_norsram_region)
 296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 380              		.loc 1 296 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		@ link register save eliminated.
 297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 385              		.loc 1 297 5 view .LVU124
 386              		.loc 1 297 37 is_stmt 0 view .LVU125
 387 0000 00F1A050 		add	r0, r0, #335544320
 388              	.LVL21:
 389              		.loc 1 297 37 view .LVU126
 390 0004 C000     		lsls	r0, r0, #3
 391              	.LVL22:
 392              		.loc 1 297 37 view .LVU127
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 14


 393 0006 0368     		ldr	r3, [r0]
 394 0008 23F00103 		bic	r3, r3, #1
 395 000c 0360     		str	r3, [r0]
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 396              		.loc 1 298 1 view .LVU128
 397 000e 7047     		bx	lr
 398              		.cfi_endproc
 399              	.LFE120:
 401              		.section	.text.exmc_nand_deinit,"ax",%progbits
 402              		.align	1
 403              		.p2align 2,,3
 404              		.global	exmc_nand_deinit
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	exmc_nand_deinit:
 410              	.LVL23:
 411              	.LFB121:
 299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC NAND bank
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: select the bank of NAND
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_deinit(uint32_t exmc_nand_bank)
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 412              		.loc 1 309 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) = BANK1_2_NPCTL_RESET;
 417              		.loc 1 311 5 view .LVU130
 418 0000 00F1A060 		add	r0, r0, #83886080
 419              	.LVL24:
 420              		.loc 1 311 5 is_stmt 0 view .LVU131
 421 0004 0230     		adds	r0, r0, #2
 422              	.LVL25:
 423              		.loc 1 311 5 view .LVU132
 424 0006 4001     		lsls	r0, r0, #5
 425              	.LVL26:
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_bank) = BANK1_2_NPCTCFG_RESET;
 426              		.loc 1 313 34 view .LVU133
 427 0008 4FF0FF33 		mov	r3, #-1
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 428              		.loc 1 311 32 view .LVU134
 429 000c 0821     		movs	r1, #8
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 430              		.loc 1 312 34 view .LVU135
 431 000e 4222     		movs	r2, #66
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 432              		.loc 1 311 32 view .LVU136
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 15


 433 0010 0160     		str	r1, [r0]
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 434              		.loc 1 312 5 is_stmt 1 view .LVU137
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN(exmc_nand_bank) = BANK1_2_NPINTEN_RESET;
 435              		.loc 1 312 34 is_stmt 0 view .LVU138
 436 0012 4260     		str	r2, [r0, #4]
 437              		.loc 1 313 5 is_stmt 1 view .LVU139
 438              		.loc 1 313 34 is_stmt 0 view .LVU140
 439 0014 8360     		str	r3, [r0, #8]
 314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_bank) = BANK1_2_NPATCFG_RESET;
 440              		.loc 1 314 5 is_stmt 1 view .LVU141
 441              		.loc 1 314 34 is_stmt 0 view .LVU142
 442 0016 C360     		str	r3, [r0, #12]
 315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 443              		.loc 1 315 1 view .LVU143
 444 0018 7047     		bx	lr
 445              		.cfi_endproc
 446              	.LFE121:
 448 001a 00BF     		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 449              		.align	1
 450              		.p2align 2,,3
 451              		.global	exmc_nand_struct_para_init
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	exmc_nand_struct_para_init:
 457              	.LVL27:
 458              	.LFB122:
 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_norsram_parameter_struct with the default values
 319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_norsram_parameter_struct pointer
 321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 459              		.loc 1 324 1 is_stmt 1 view -0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 0
 462              		@ frame_needed = 0, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 464              		.loc 1 326 5 view .LVU145
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 465              		.loc 1 324 1 is_stmt 0 view .LVU146
 466 0000 30B4     		push	{r4, r5}
 467              	.LCFI5:
 468              		.cfi_def_cfa_offset 8
 469              		.cfi_offset 4, -8
 470              		.cfi_offset 5, -4
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 16


 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 471              		.loc 1 337 26 view .LVU147
 472 0002 D0E90741 		ldrd	r4, r1, [r0, #28]
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 473              		.loc 1 333 59 view .LVU148
 474 0006 FC23     		movs	r3, #252
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 475              		.loc 1 327 41 view .LVU149
 476 0008 0022     		movs	r2, #0
 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 477              		.loc 1 326 38 view .LVU150
 478 000a 0125     		movs	r5, #1
 479 000c 0560     		str	r5, [r0]
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 480              		.loc 1 327 5 is_stmt 1 view .LVU151
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 481              		.loc 1 328 42 is_stmt 0 view .LVU152
 482 000e C0E90522 		strd	r2, r2, [r0, #20]
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 483              		.loc 1 329 5 is_stmt 1 view .LVU153
 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 484              		.loc 1 332 40 is_stmt 0 view .LVU154
 485 0012 C0E90222 		strd	r2, r2, [r0, #8]
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 486              		.loc 1 329 38 view .LVU155
 487 0016 0261     		str	r2, [r0, #16]
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 488              		.loc 1 330 5 is_stmt 1 view .LVU156
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 489              		.loc 1 330 37 is_stmt 0 view .LVU157
 490 0018 4260     		str	r2, [r0, #4]
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 491              		.loc 1 331 5 is_stmt 1 view .LVU158
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 492              		.loc 1 333 5 view .LVU159
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 493              		.loc 1 334 58 is_stmt 0 view .LVU160
 494 001a C4E90233 		strd	r3, r3, [r4, #8]
 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 495              		.loc 1 335 5 is_stmt 1 view .LVU161
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 496              		.loc 1 336 65 is_stmt 0 view .LVU162
 497 001e C4E90033 		strd	r3, r3, [r4]
 498              		.loc 1 337 5 is_stmt 1 view .LVU163
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 499              		.loc 1 341 1 is_stmt 0 view .LVU164
 500 0022 30BC     		pop	{r4, r5}
 501              	.LCFI6:
 502              		.cfi_restore 5
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 17


 503              		.cfi_restore 4
 504              		.cfi_def_cfa_offset 0
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 505              		.loc 1 338 61 view .LVU165
 506 0024 C1E90233 		strd	r3, r3, [r1, #8]
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 507              		.loc 1 339 5 is_stmt 1 view .LVU166
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 508              		.loc 1 340 68 is_stmt 0 view .LVU167
 509 0028 C1E90033 		strd	r3, r3, [r1]
 510              		.loc 1 341 1 view .LVU168
 511 002c 7047     		bx	lr
 512              		.cfi_endproc
 513              	.LFE122:
 515 002e 00BF     		.section	.text.exmc_nand_init,"ax",%progbits
 516              		.align	1
 517              		.p2align 2,,3
 518              		.global	exmc_nand_init
 519              		.syntax unified
 520              		.thumb
 521              		.thumb_func
 523              	exmc_nand_init:
 524              	.LVL28:
 525              	.LFB123:
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize EXMC NAND bank
 345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct *exmc_nand_init_struct)
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 526              		.loc 1 367 1 is_stmt 1 view -0
 527              		.cfi_startproc
 528              		@ args = 0, pretend = 0, frame = 0
 529              		@ frame_needed = 0, uses_anonymous_args = 0
 530              		@ link register save eliminated.
 368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 531              		.loc 1 368 5 view .LVU170
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 18


 369:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 532              		.loc 1 370 5 view .LVU171
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 533              		.loc 1 367 1 is_stmt 0 view .LVU172
 534 0000 30B4     		push	{r4, r5}
 535              	.LCFI7:
 536              		.cfi_def_cfa_offset 8
 537              		.cfi_offset 4, -8
 538              		.cfi_offset 5, -4
 371:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 372:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->databus_width |
 373:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET) |
 374:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ecc_size |
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->ctr_latency |
 539              		.loc 1 375 48 view .LVU173
 540 0002 4369     		ldr	r3, [r0, #20]
 541 0004 4268     		ldr	r2, [r0, #4]
 376:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 377:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 542              		.loc 1 378 48 view .LVU174
 543 0006 C569     		ldr	r5, [r0, #28]
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 544              		.loc 1 375 48 view .LVU175
 545 0008 D0E90341 		ldrd	r4, r1, [r0, #12]
 546 000c 1A43     		orrs	r2, r2, r3
 547 000e 42EA8112 		orr	r2, r2, r1, lsl #6
 548 0012 8368     		ldr	r3, [r0, #8]
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 549              		.loc 1 370 60 view .LVU176
 550 0014 8169     		ldr	r1, [r0, #24]
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 551              		.loc 1 375 48 view .LVU177
 552 0016 2243     		orrs	r2, r2, r4
 553 0018 1A43     		orrs	r2, r2, r3
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 380:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 554              		.loc 1 380 70 view .LVU178
 555 001a 6C68     		ldr	r4, [r5, #4]
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 556              		.loc 1 378 81 view .LVU179
 557 001c EB68     		ldr	r3, [r5, #12]
 375:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             exmc_nand_init_struct->atr_latency;
 558              		.loc 1 375 48 view .LVU180
 559 001e 42EA4102 		orr	r2, r2, r1, lsl #1
 560              		.loc 1 380 70 view .LVU181
 561 0022 2404     		lsls	r4, r4, #16
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 562              		.loc 1 378 81 view .LVU182
 563 0024 591E     		subs	r1, r3, #1
 564              		.loc 1 380 96 view .LVU183
 565 0026 04F47F04 		and	r4, r4, #16711680
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 566              		.loc 1 378 15 view .LVU184
 567 002a C9B2     		uxtb	r1, r1
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 19


 568              		.loc 1 378 13 view .LVU185
 569 002c 2143     		orrs	r1, r1, r4
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTCFG_COMHI
 570              		.loc 1 381 78 view .LVU186
 571 002e 2C68     		ldr	r4, [r5]
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 572              		.loc 1 379 71 view .LVU187
 573 0030 AB68     		ldr	r3, [r5, #8]
 382:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 574              		.loc 1 383 48 view .LVU188
 575 0032 056A     		ldr	r5, [r0, #32]
 381:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 576              		.loc 1 381 78 view .LVU189
 577 0034 013C     		subs	r4, r4, #1
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 578              		.loc 1 378 13 view .LVU190
 579 0036 41EA0461 		orr	r1, r1, r4, lsl #24
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 387:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 388:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* initialize EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 580              		.loc 1 389 5 view .LVU191
 581 003a 0468     		ldr	r4, [r0]
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 582              		.loc 1 379 71 view .LVU192
 583 003c 013B     		subs	r3, r3, #1
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 584              		.loc 1 379 77 view .LVU193
 585 003e 1B02     		lsls	r3, r3, #8
 586              		.loc 1 389 5 view .LVU194
 587 0040 04F1A064 		add	r4, r4, #83886080
 379:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFSET) & EX
 588              		.loc 1 379 104 view .LVU195
 589 0044 9BB2     		uxth	r3, r3
 590              		.loc 1 389 5 view .LVU196
 591 0046 0234     		adds	r4, r4, #2
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 592              		.loc 1 378 13 view .LVU197
 593 0048 1943     		orrs	r1, r1, r3
 594              		.loc 1 389 5 view .LVU198
 595 004a 4FEA441C 		lsl	ip, r4, #5
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 596              		.loc 1 383 84 view .LVU199
 597 004e EB68     		ldr	r3, [r5, #12]
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 598              		.loc 1 385 73 view .LVU200
 599 0050 6C68     		ldr	r4, [r5, #4]
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 600              		.loc 1 383 84 view .LVU201
 601 0052 013B     		subs	r3, r3, #1
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
 602              		.loc 1 385 73 view .LVU202
 603 0054 2404     		lsls	r4, r4, #16
 385:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_ATTHIZ_OF
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 20


 604              		.loc 1 385 99 view .LVU203
 605 0056 04F47F04 		and	r4, r4, #16711680
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 606              		.loc 1 383 15 view .LVU204
 607 005a DBB2     		uxtb	r3, r3
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 608              		.loc 1 383 13 view .LVU205
 609 005c 2343     		orrs	r3, r3, r4
 386:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 610              		.loc 1 386 80 view .LVU206
 611 005e 2C68     		ldr	r4, [r5]
 370:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             EXMC_NPCTL_NDTP |
 612              		.loc 1 370 11 view .LVU207
 613 0060 42F00802 		orr	r2, r2, #8
 614              	.LVL29:
 378:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMWAIT_OFFS
 615              		.loc 1 378 5 is_stmt 1 view .LVU208
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 616              		.loc 1 383 5 view .LVU209
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 617              		.loc 1 383 13 is_stmt 0 view .LVU210
 618 0064 43EA0463 		orr	r3, r3, r4, lsl #24
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 619              		.loc 1 384 74 view .LVU211
 620 0068 AC68     		ldr	r4, [r5, #8]
 621              		.loc 1 389 50 view .LVU212
 622 006a CCF80020 		str	r2, [ip]
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 623              		.loc 1 384 74 view .LVU213
 624 006e 621E     		subs	r2, r4, #1
 625              	.LVL30:
 390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 626              		.loc 1 390 5 view .LVU214
 627 0070 0468     		ldr	r4, [r0]
 628 0072 6401     		lsls	r4, r4, #5
 629 0074 04F12044 		add	r4, r4, #-1610612736
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 630              		.loc 1 384 80 view .LVU215
 631 0078 1202     		lsls	r2, r2, #8
 632              		.loc 1 390 52 view .LVU216
 633 007a A164     		str	r1, [r4, #72]
 634              	.LVL31:
 391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 635              		.loc 1 391 5 view .LVU217
 636 007c 0168     		ldr	r1, [r0]
 637              	.LVL32:
 384:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_OFFSET) &
 638              		.loc 1 384 107 view .LVU218
 639 007e 92B2     		uxth	r2, r2
 383:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****               (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_ATTWAIT_O
 640              		.loc 1 383 13 view .LVU219
 641 0080 1343     		orrs	r3, r3, r2
 642              	.LVL33:
 389:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 643              		.loc 1 389 5 is_stmt 1 view .LVU220
 390:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 644              		.loc 1 390 5 view .LVU221
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 21


 645              		.loc 1 391 5 view .LVU222
 646 0082 4A01     		lsls	r2, r1, #5
 647 0084 02F12042 		add	r2, r2, #-1610612736
 392:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 648              		.loc 1 392 1 is_stmt 0 view .LVU223
 649 0088 30BC     		pop	{r4, r5}
 650              	.LCFI8:
 651              		.cfi_restore 5
 652              		.cfi_restore 4
 653              		.cfi_def_cfa_offset 0
 654              	.LVL34:
 391:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 655              		.loc 1 391 52 view .LVU224
 656 008a D364     		str	r3, [r2, #76]
 657              		.loc 1 392 1 view .LVU225
 658 008c 7047     		bx	lr
 659              		.cfi_endproc
 660              	.LFE123:
 662 008e 00BF     		.section	.text.exmc_nand_enable,"ax",%progbits
 663              		.align	1
 664              		.p2align 2,,3
 665              		.global	exmc_nand_enable
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 670              	exmc_nand_enable:
 671              	.LVL35:
 672              	.LFB124:
 393:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 394:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 395:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable NAND bank
 396:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 397:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 398:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 399:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 400:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 401:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 402:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_enable(uint32_t exmc_nand_bank)
 403:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 673              		.loc 1 403 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		@ link register save eliminated.
 404:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_NDBKEN;
 678              		.loc 1 404 5 view .LVU227
 679              		.loc 1 404 32 is_stmt 0 view .LVU228
 680 0000 00F1A060 		add	r0, r0, #83886080
 681              	.LVL36:
 682              		.loc 1 404 32 view .LVU229
 683 0004 0230     		adds	r0, r0, #2
 684              	.LVL37:
 685              		.loc 1 404 32 view .LVU230
 686 0006 4001     		lsls	r0, r0, #5
 687              	.LVL38:
 688              		.loc 1 404 32 view .LVU231
 689 0008 0368     		ldr	r3, [r0]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 22


 690 000a 43F00403 		orr	r3, r3, #4
 691 000e 0360     		str	r3, [r0]
 405:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 692              		.loc 1 405 1 view .LVU232
 693 0010 7047     		bx	lr
 694              		.cfi_endproc
 695              	.LFE124:
 697 0012 00BF     		.section	.text.exmc_nand_disable,"ax",%progbits
 698              		.align	1
 699              		.p2align 2,,3
 700              		.global	exmc_nand_disable
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 705              	exmc_nand_disable:
 706              	.LVL39:
 707              	.LFB125:
 406:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 407:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 408:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      disable NAND bank
 409:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 410:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 411:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 412:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 413:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 414:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 415:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_disable(uint32_t exmc_nand_bank)
 416:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 708              		.loc 1 416 1 is_stmt 1 view -0
 709              		.cfi_startproc
 710              		@ args = 0, pretend = 0, frame = 0
 711              		@ frame_needed = 0, uses_anonymous_args = 0
 712              		@ link register save eliminated.
 417:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 713              		.loc 1 417 5 view .LVU234
 714              		.loc 1 417 32 is_stmt 0 view .LVU235
 715 0000 00F1A060 		add	r0, r0, #83886080
 716              	.LVL40:
 717              		.loc 1 417 32 view .LVU236
 718 0004 0230     		adds	r0, r0, #2
 719              	.LVL41:
 720              		.loc 1 417 32 view .LVU237
 721 0006 4001     		lsls	r0, r0, #5
 722              	.LVL42:
 723              		.loc 1 417 32 view .LVU238
 724 0008 0368     		ldr	r3, [r0]
 725 000a 23F00403 		bic	r3, r3, #4
 726 000e 0360     		str	r3, [r0]
 418:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 727              		.loc 1 418 1 view .LVU239
 728 0010 7047     		bx	lr
 729              		.cfi_endproc
 730              	.LFE125:
 732 0012 00BF     		.section	.text.exmc_pccard_deinit,"ax",%progbits
 733              		.align	1
 734              		.p2align 2,,3
 735              		.global	exmc_pccard_deinit
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 23


 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	exmc_pccard_deinit:
 741              	.LFB126:
 419:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 420:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 421:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC PC card bank
 422:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 423:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 424:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 425:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 426:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_pccard_deinit(void)
 427:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 742              		.loc 1 427 1 is_stmt 1 view -0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 0
 745              		@ frame_needed = 0, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 428:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* EXMC_BANK3_PCCARD */
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 747              		.loc 1 429 5 view .LVU241
 748              		.loc 1 429 17 is_stmt 0 view .LVU242
 749 0000 4FF02043 		mov	r3, #-1610612736
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 431:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 750              		.loc 1 431 19 view .LVU243
 751 0004 4FF0FF32 		mov	r2, #-1
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 752              		.loc 1 429 17 view .LVU244
 753 0008 0820     		movs	r0, #8
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 754              		.loc 1 430 19 view .LVU245
 755 000a 4021     		movs	r1, #64
 429:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 756              		.loc 1 429 17 view .LVU246
 757 000c C3F8A000 		str	r0, [r3, #160]
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 758              		.loc 1 430 5 is_stmt 1 view .LVU247
 430:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 759              		.loc 1 430 19 is_stmt 0 view .LVU248
 760 0010 C3F8A410 		str	r1, [r3, #164]
 761              		.loc 1 431 5 is_stmt 1 view .LVU249
 762              		.loc 1 431 19 is_stmt 0 view .LVU250
 763 0014 C3F8A820 		str	r2, [r3, #168]
 432:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 764              		.loc 1 432 5 is_stmt 1 view .LVU251
 765              		.loc 1 432 19 is_stmt 0 view .LVU252
 766 0018 C3F8AC20 		str	r2, [r3, #172]
 433:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 767              		.loc 1 433 5 is_stmt 1 view .LVU253
 768              		.loc 1 433 19 is_stmt 0 view .LVU254
 769 001c C3F8B020 		str	r2, [r3, #176]
 434:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 770              		.loc 1 434 1 view .LVU255
 771 0020 7047     		bx	lr
 772              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 24


 773              	.LFE126:
 775 0022 00BF     		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 776              		.align	1
 777              		.p2align 2,,3
 778              		.global	exmc_pccard_struct_para_init
 779              		.syntax unified
 780              		.thumb
 781              		.thumb_func
 783              	exmc_pccard_struct_para_init:
 784              	.LVL43:
 785              	.LFB127:
 435:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 436:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 437:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_pccard_parameter_struct with the default values
 438:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 439:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 440:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 441:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 442:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 443:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 786              		.loc 1 443 1 is_stmt 1 view -0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              		@ link register save eliminated.
 444:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 445:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 791              		.loc 1 445 5 view .LVU257
 443:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 792              		.loc 1 443 1 is_stmt 0 view .LVU258
 793 0000 30B4     		push	{r4, r5}
 794              	.LCFI9:
 795              		.cfi_def_cfa_offset 8
 796              		.cfi_offset 4, -8
 797              		.cfi_offset 5, -4
 446:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 449:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 452:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 798              		.loc 1 452 28 view .LVU259
 799 0002 D0E90341 		ldrd	r4, r1, [r0, #12]
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 456:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 800              		.loc 1 456 28 view .LVU260
 801 0006 4269     		ldr	r2, [r0, #20]
 448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 802              		.loc 1 448 61 view .LVU261
 803 0008 FC23     		movs	r3, #252
 445:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 804              		.loc 1 445 43 view .LVU262
 805 000a 0025     		movs	r5, #0
 446:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 25


 806              		.loc 1 446 42 view .LVU263
 807 000c C0E90155 		strd	r5, r5, [r0, #4]
 447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 808              		.loc 1 447 5 is_stmt 1 view .LVU264
 447:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 809              		.loc 1 447 42 is_stmt 0 view .LVU265
 810 0010 0560     		str	r5, [r0]
 448:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 811              		.loc 1 448 5 is_stmt 1 view .LVU266
 449:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 812              		.loc 1 449 60 is_stmt 0 view .LVU267
 813 0012 C4E90233 		strd	r3, r3, [r4, #8]
 450:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 814              		.loc 1 450 5 is_stmt 1 view .LVU268
 451:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 815              		.loc 1 451 67 is_stmt 0 view .LVU269
 816 0016 C4E90033 		strd	r3, r3, [r4]
 452:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 817              		.loc 1 452 5 is_stmt 1 view .LVU270
 453:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 818              		.loc 1 453 63 is_stmt 0 view .LVU271
 819 001a C1E90233 		strd	r3, r3, [r1, #8]
 454:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 820              		.loc 1 454 5 is_stmt 1 view .LVU272
 455:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 821              		.loc 1 455 70 is_stmt 0 view .LVU273
 822 001e C1E90033 		strd	r3, r3, [r1]
 823              		.loc 1 456 5 is_stmt 1 view .LVU274
 457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 459:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 460:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 824              		.loc 1 460 1 is_stmt 0 view .LVU275
 825 0022 30BC     		pop	{r4, r5}
 826              	.LCFI10:
 827              		.cfi_restore 5
 828              		.cfi_restore 4
 829              		.cfi_def_cfa_offset 0
 457:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 830              		.loc 1 457 56 view .LVU276
 831 0024 C2E90233 		strd	r3, r3, [r2, #8]
 458:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 832              		.loc 1 458 5 is_stmt 1 view .LVU277
 459:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 833              		.loc 1 459 63 is_stmt 0 view .LVU278
 834 0028 C2E90033 		strd	r3, r3, [r2]
 835              		.loc 1 460 1 view .LVU279
 836 002c 7047     		bx	lr
 837              		.cfi_endproc
 838              	.LFE127:
 840              		.section	.text.exmc_pccard_init,"ax",%progbits
 841              		.align	1
 842              		.p2align 2,,3
 843              		.global	exmc_pccard_init
 844              		.syntax unified
 845              		.thumb
 846              		.thumb_func
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 26


 848              	exmc_pccard_init:
 849              	.LVL44:
 850              	.LFB128:
 461:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 462:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 463:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize EXMC PC card bank
 464:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 465:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 466:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 467:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   wait_feature: ENABLE or DISABLE
 468:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 469:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     databus_hiztime: 0x01U~0xFFU
 470:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 471:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 472:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 473:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 474:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFEU
 475:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFEU
 476:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     waittime: 0x02U~0xFFU
 477:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0xFFU
 478:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 479:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     databus_hiztime: 0x00U~0xFFU
 480:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     holdtime: 0x01U~0xFFU
 481:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     waittime: 0x02U~0x100U
 482:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     setuptime: 0x01U~0x100U
 483:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 484:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 485:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 486:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct *exmc_pccard_init_struct)
 487:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 851              		.loc 1 487 1 is_stmt 1 view -0
 852              		.cfi_startproc
 853              		@ args = 0, pretend = 0, frame = 0
 854              		@ frame_needed = 0, uses_anonymous_args = 0
 855              		@ link register save eliminated.
 488:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 856              		.loc 1 489 5 view .LVU281
 487:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 857              		.loc 1 487 1 is_stmt 0 view .LVU282
 858 0000 30B4     		push	{r4, r5}
 859              	.LCFI11:
 860              		.cfi_def_cfa_offset 8
 861              		.cfi_offset 4, -8
 862              		.cfi_offset 5, -4
 490:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 491:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->ctr_latency |
 863              		.loc 1 491 56 view .LVU283
 864 0002 D0E90043 		ldrd	r4, r3, [r0]
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 865              		.loc 1 489 68 view .LVU284
 866 0006 8168     		ldr	r1, [r0, #8]
 867              		.loc 1 491 56 view .LVU285
 868 0008 2343     		orrs	r3, r3, r4
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 869              		.loc 1 489 17 view .LVU286
 870 000a 4FF02042 		mov	r2, #-1610612736
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 27


 871              		.loc 1 491 56 view .LVU287
 872 000e 43EA4103 		orr	r3, r3, r1, lsl #1
 492:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 493:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 494:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U) & EXM
 873              		.loc 1 495 56 view .LVU288
 874 0012 C468     		ldr	r4, [r0, #12]
 491:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   exmc_pccard_init_struct->atr_latency ;
 875              		.loc 1 491 56 view .LVU289
 876 0014 43F01003 		orr	r3, r3, #16
 489:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   EXMC_NAND_DATABUS_WIDTH_16B |
 877              		.loc 1 489 17 view .LVU290
 878 0018 C2F8A030 		str	r3, [r2, #160]
 879              		.loc 1 495 5 is_stmt 1 view .LVU291
 880              		.loc 1 495 89 is_stmt 0 view .LVU292
 881 001c E368     		ldr	r3, [r4, #12]
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 882              		.loc 1 497 78 view .LVU293
 883 001e 6168     		ldr	r1, [r4, #4]
 498:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 884              		.loc 1 498 86 view .LVU294
 885 0020 2568     		ldr	r5, [r4]
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 886              		.loc 1 495 89 view .LVU295
 887 0022 013B     		subs	r3, r3, #1
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 888              		.loc 1 497 78 view .LVU296
 889 0024 0904     		lsls	r1, r1, #16
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 890              		.loc 1 497 104 view .LVU297
 891 0026 01F47F01 		and	r1, r1, #16711680
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 892              		.loc 1 495 21 view .LVU298
 893 002a DBB2     		uxtb	r3, r3
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 894              		.loc 1 497 127 view .LVU299
 895 002c 0B43     		orrs	r3, r3, r1
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 896              		.loc 1 496 79 view .LVU300
 897 002e A168     		ldr	r1, [r4, #8]
 898 0030 0139     		subs	r1, r1, #1
 899              		.loc 1 498 86 view .LVU301
 900 0032 6C1E     		subs	r4, r5, #1
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 901              		.loc 1 496 85 view .LVU302
 902 0034 0902     		lsls	r1, r1, #8
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 903              		.loc 1 497 127 view .LVU303
 904 0036 43EA0463 		orr	r3, r3, r4, lsl #24
 496:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OFFS
 905              		.loc 1 496 112 view .LVU304
 906 003a 89B2     		uxth	r1, r1
 499:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 500:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 28


 907              		.loc 1 501 56 view .LVU305
 908 003c 0469     		ldr	r4, [r0, #16]
 497:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U) << NPCTC
 909              		.loc 1 497 127 view .LVU306
 910 003e 0B43     		orrs	r3, r3, r1
 495:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_COMW
 911              		.loc 1 495 19 view .LVU307
 912 0040 C2F8A830 		str	r3, [r2, #168]
 913              		.loc 1 501 5 is_stmt 1 view .LVU308
 914              		.loc 1 501 92 is_stmt 0 view .LVU309
 915 0044 E368     		ldr	r3, [r4, #12]
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 916              		.loc 1 503 81 view .LVU310
 917 0046 6168     		ldr	r1, [r4, #4]
 504:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 918              		.loc 1 504 88 view .LVU311
 919 0048 2568     		ldr	r5, [r4]
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 920              		.loc 1 501 92 view .LVU312
 921 004a 013B     		subs	r3, r3, #1
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 922              		.loc 1 503 81 view .LVU313
 923 004c 0904     		lsls	r1, r1, #16
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 924              		.loc 1 503 107 view .LVU314
 925 004e 01F47F01 		and	r1, r1, #16711680
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
 926              		.loc 1 501 21 view .LVU315
 927 0052 DBB2     		uxtb	r3, r3
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 928              		.loc 1 503 130 view .LVU316
 929 0054 0B43     		orrs	r3, r3, r1
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 930              		.loc 1 502 82 view .LVU317
 931 0056 A168     		ldr	r1, [r4, #8]
 505:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 506:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 932              		.loc 1 507 56 view .LVU318
 933 0058 4469     		ldr	r4, [r0, #20]
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 934              		.loc 1 502 82 view .LVU319
 935 005a 0139     		subs	r1, r1, #1
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 936              		.loc 1 502 88 view .LVU320
 937 005c 0902     		lsls	r1, r1, #8
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 938              		.loc 1 503 130 view .LVU321
 939 005e 43EA0563 		orr	r3, r3, r5, lsl #24
 502:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD_O
 940              		.loc 1 502 115 view .LVU322
 941 0062 89B2     		uxth	r1, r1
 503:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime << NPATCFG_A
 942              		.loc 1 503 130 view .LVU323
 943 0064 0B43     		orrs	r3, r3, r1
 501:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG_A
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 29


 944              		.loc 1 501 19 view .LVU324
 945 0066 C2F8AC30 		str	r3, [r2, #172]
 946              		.loc 1 507 5 is_stmt 1 view .LVU325
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 947              		.loc 1 508 75 is_stmt 0 view .LVU326
 948 006a 201D     		adds	r0, r4, #4
 949              	.LVL45:
 950              		.loc 1 508 75 view .LVU327
 951 006c 0BC8     		ldm	r0, {r0, r1, r3}
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 952              		.loc 1 507 85 view .LVU328
 953 006e 013B     		subs	r3, r3, #1
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 954              		.loc 1 509 74 view .LVU329
 955 0070 0004     		lsls	r0, r0, #16
 510:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCFG_IOHIZ_OF
 956              		.loc 1 510 81 view .LVU330
 957 0072 2468     		ldr	r4, [r4]
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 958              		.loc 1 507 21 view .LVU331
 959 0074 DBB2     		uxtb	r3, r3
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 960              		.loc 1 509 99 view .LVU332
 961 0076 00F47F00 		and	r0, r0, #16711680
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 962              		.loc 1 508 75 view .LVU333
 963 007a 0139     		subs	r1, r1, #1
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 964              		.loc 1 509 122 view .LVU334
 965 007c 0343     		orrs	r3, r3, r0
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 966              		.loc 1 508 81 view .LVU335
 967 007e 0902     		lsls	r1, r1, #8
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 968              		.loc 1 509 122 view .LVU336
 969 0080 43EA0463 		orr	r3, r3, r4, lsl #24
 508:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 970              		.loc 1 508 107 view .LVU337
 971 0084 89B2     		uxth	r1, r1
 509:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD_OFFSET) &
 972              		.loc 1 509 122 view .LVU338
 973 0086 0B43     		orrs	r3, r3, r1
 511:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 974              		.loc 1 511 1 view .LVU339
 975 0088 30BC     		pop	{r4, r5}
 976              	.LCFI12:
 977              		.cfi_restore 5
 978              		.cfi_restore 4
 979              		.cfi_def_cfa_offset 0
 507:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCFG_IOWAIT_O
 980              		.loc 1 507 19 view .LVU340
 981 008a C2F8B030 		str	r3, [r2, #176]
 982              		.loc 1 511 1 view .LVU341
 983 008e 7047     		bx	lr
 984              		.cfi_endproc
 985              	.LFE128:
 987              		.section	.text.exmc_pccard_enable,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 30


 988              		.align	1
 989              		.p2align 2,,3
 990              		.global	exmc_pccard_enable
 991              		.syntax unified
 992              		.thumb
 993              		.thumb_func
 995              	exmc_pccard_enable:
 996              	.LFB129:
 512:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 513:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 514:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable PC Card Bank
 515:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 516:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 517:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 518:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 519:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_pccard_enable(void)
 520:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 997              		.loc 1 520 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		@ link register save eliminated.
 521:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1002              		.loc 1 521 5 view .LVU343
 1003              		.loc 1 521 17 is_stmt 0 view .LVU344
 1004 0000 4FF02042 		mov	r2, #-1610612736
 1005 0004 D2F8A030 		ldr	r3, [r2, #160]
 1006 0008 43F00403 		orr	r3, r3, #4
 1007 000c C2F8A030 		str	r3, [r2, #160]
 522:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1008              		.loc 1 522 1 view .LVU345
 1009 0010 7047     		bx	lr
 1010              		.cfi_endproc
 1011              	.LFE129:
 1013 0012 00BF     		.section	.text.exmc_pccard_disable,"ax",%progbits
 1014              		.align	1
 1015              		.p2align 2,,3
 1016              		.global	exmc_pccard_disable
 1017              		.syntax unified
 1018              		.thumb
 1019              		.thumb_func
 1021              	exmc_pccard_disable:
 1022              	.LFB130:
 523:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 524:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 525:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      disable PC Card Bank
 526:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 527:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 528:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 529:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 530:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_pccard_disable(void)
 531:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1023              		.loc 1 531 1 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 31


 532:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 1028              		.loc 1 532 5 view .LVU347
 1029              		.loc 1 532 17 is_stmt 0 view .LVU348
 1030 0000 4FF02042 		mov	r2, #-1610612736
 1031 0004 D2F8A030 		ldr	r3, [r2, #160]
 1032 0008 23F00403 		bic	r3, r3, #4
 1033 000c C2F8A030 		str	r3, [r2, #160]
 533:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1034              		.loc 1 533 1 view .LVU349
 1035 0010 7047     		bx	lr
 1036              		.cfi_endproc
 1037              	.LFE130:
 1039 0012 00BF     		.section	.text.exmc_sdram_deinit,"ax",%progbits
 1040              		.align	1
 1041              		.p2align 2,,3
 1042              		.global	exmc_sdram_deinit
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	exmc_sdram_deinit:
 1048              	.LVL46:
 1049              	.LFB131:
 534:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 535:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 536:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      deinitialize EXMC SDRAM device
 537:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****    \param[in]   exmc_sdram_device: select the SRAM device
 538:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 539:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0, 1)
 540:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 541:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 542:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 543:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 544:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_deinit(uint32_t exmc_sdram_device)
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1050              		.loc 1 545 1 is_stmt 1 view -0
 1051              		.cfi_startproc
 1052              		@ args = 0, pretend = 0, frame = 0
 1053              		@ frame_needed = 0, uses_anonymous_args = 0
 1054              		@ link register save eliminated.
 546:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDCTL(exmc_sdram_device) = SDRAM_DEVICE_SDCTL_RESET;
 1055              		.loc 1 547 5 view .LVU351
 1056 0000 00F12050 		add	r0, r0, #671088640
 1057              	.LVL47:
 1058              		.loc 1 547 5 is_stmt 0 view .LVU352
 1059 0004 4C30     		adds	r0, r0, #76
 1060              	.LVL48:
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDCMD = SDRAM_DEVICE_SDCMD_RESET;
 1061              		.loc 1 549 16 view .LVU353
 1062 0006 4FF02043 		mov	r3, #-1610612736
 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1063              		.loc 1 547 5 view .LVU354
 1064 000a 8000     		lsls	r0, r0, #2
 1065              	.LVL49:
 545:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset SDRAM registers */
 1066              		.loc 1 545 1 view .LVU355
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 32


 1067 000c 10B4     		push	{r4}
 1068              	.LCFI13:
 1069              		.cfi_def_cfa_offset 4
 1070              		.cfi_offset 4, -4
 1071              		.loc 1 549 16 view .LVU356
 1072 000e 0022     		movs	r2, #0
 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1073              		.loc 1 547 35 view .LVU357
 1074 0010 4FF43474 		mov	r4, #720
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1075              		.loc 1 548 36 view .LVU358
 1076 0014 6FF07041 		mvn	r1, #-268435456
 547:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1077              		.loc 1 547 35 view .LVU359
 1078 0018 0460     		str	r4, [r0]
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1079              		.loc 1 548 5 is_stmt 1 view .LVU360
 548:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDTCFG(exmc_sdram_device) = SDRAM_DEVICE_SDTCFG_RESET;
 1080              		.loc 1 548 36 is_stmt 0 view .LVU361
 1081 001a 8160     		str	r1, [r0, #8]
 1082              		.loc 1 549 5 is_stmt 1 view .LVU362
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = SDRAM_DEVICE_SDRSCTL_RESET;
 552:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1083              		.loc 1 552 1 is_stmt 0 view .LVU363
 1084 001c 10BC     		pop	{r4}
 1085              	.LCFI14:
 1086              		.cfi_restore 4
 1087              		.cfi_def_cfa_offset 0
 549:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1088              		.loc 1 549 16 view .LVU364
 1089 001e C3F85021 		str	r2, [r3, #336]
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1090              		.loc 1 550 5 is_stmt 1 view .LVU365
 550:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDARI = SDRAM_DEVICE_SDARI_RESET;
 1091              		.loc 1 550 16 is_stmt 0 view .LVU366
 1092 0022 C3F85421 		str	r2, [r3, #340]
 551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1093              		.loc 1 551 5 is_stmt 1 view .LVU367
 551:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1094              		.loc 1 551 18 is_stmt 0 view .LVU368
 1095 0026 C3F88021 		str	r2, [r3, #384]
 1096              		.loc 1 552 1 view .LVU369
 1097 002a 7047     		bx	lr
 1098              		.cfi_endproc
 1099              	.LFE131:
 1101              		.section	.text.exmc_sdram_struct_para_init,"ax",%progbits
 1102              		.align	1
 1103              		.p2align 2,,3
 1104              		.global	exmc_sdram_struct_para_init
 1105              		.syntax unified
 1106              		.thumb
 1107              		.thumb_func
 1109              	exmc_sdram_struct_para_init:
 1110              	.LVL50:
 1111              	.LFB132:
 553:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 33


 554:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 555:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_parameter_struct with the default values
 556:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 557:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 558:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 559:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 560:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_struct_para_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 561:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1112              		.loc 1 561 1 is_stmt 1 view -0
 1113              		.cfi_startproc
 1114              		@ args = 0, pretend = 0, frame = 0
 1115              		@ frame_needed = 0, uses_anonymous_args = 0
 1116              		@ link register save eliminated.
 562:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 563:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdram_device = EXMC_SDRAM_DEVICE0;
 1117              		.loc 1 563 5 view .LVU371
 561:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 1118              		.loc 1 561 1 is_stmt 0 view .LVU372
 1119 0000 10B4     		push	{r4}
 1120              	.LCFI15:
 1121              		.cfi_def_cfa_offset 4
 1122              		.cfi_offset 4, -4
 1123              		.loc 1 563 42 view .LVU373
 1124 0002 0424     		movs	r4, #4
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 566:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
 1125              		.loc 1 566 40 view .LVU374
 1126 0004 1023     		movs	r3, #16
 563:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1127              		.loc 1 563 42 view .LVU375
 1128 0006 0460     		str	r4, [r0]
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->column_address_width = EXMC_SDRAM_COW_ADDRESS_8;
 1129              		.loc 1 564 5 is_stmt 1 view .LVU376
 567:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->cas_latency = EXMC_CAS_LATENCY_1_SDCLK;
 569:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->burst_read_switch = DISABLE;
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 573:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 574:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->load_mode_register_delay = 16U;
 1130              		.loc 1 574 27 is_stmt 0 view .LVU377
 1131 0008 826A     		ldr	r2, [r0, #40]
 567:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 1132              		.loc 1 567 50 view .LVU378
 1133 000a 4024     		movs	r4, #64
 1134 000c C0E90643 		strd	r4, r3, [r0, #24]
 564:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->row_address_width = EXMC_SDRAM_ROW_ADDRESS_11;
 1135              		.loc 1 564 50 view .LVU379
 1136 0010 0021     		movs	r1, #0
 569:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->sdclock_config = EXMC_SDCLK_DISABLE;
 1137              		.loc 1 569 46 view .LVU380
 1138 0012 0124     		movs	r4, #1
 1139 0014 4FF0800C 		mov	ip, #128
 1140 0018 C0E9044C 		strd	r4, ip, [r0, #16]
 565:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->data_width = EXMC_SDRAM_DATABUS_WIDTH_16B;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 34


 1141              		.loc 1 565 47 view .LVU381
 1142 001c C0E90811 		strd	r1, r1, [r0, #32]
 566:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->internal_bank_number = EXMC_SDRAM_4_INTER_BANK;
 1143              		.loc 1 566 5 is_stmt 1 view .LVU382
 568:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->write_protection = ENABLE;
 1144              		.loc 1 568 5 view .LVU383
 570:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->burst_read_switch = DISABLE;
 1145              		.loc 1 570 5 view .LVU384
 571:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->pipeline_read_delay = EXMC_PIPELINE_DELAY_0_HCLK;
 1146              		.loc 1 571 47 is_stmt 0 view .LVU385
 1147 0020 C0E90211 		strd	r1, r1, [r0, #8]
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1148              		.loc 1 572 5 is_stmt 1 view .LVU386
 572:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1149              		.loc 1 572 49 is_stmt 0 view .LVU387
 1150 0024 4160     		str	r1, [r0, #4]
 1151              		.loc 1 574 5 is_stmt 1 view .LVU388
 575:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 576:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_address_select_delay = 16U;
 577:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 578:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 579:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 581:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1152              		.loc 1 581 1 is_stmt 0 view .LVU389
 1153 0026 10BC     		pop	{r4}
 1154              	.LCFI16:
 1155              		.cfi_restore 4
 1156              		.cfi_def_cfa_offset 0
 580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1157              		.loc 1 580 57 view .LVU390
 1158 0028 1360     		str	r3, [r2]
 575:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->exit_selfrefresh_delay = 16U;
 1159              		.loc 1 575 60 view .LVU391
 1160 002a C2E90533 		strd	r3, r3, [r2, #20]
 576:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->auto_refresh_delay = 16U;
 1161              		.loc 1 576 5 is_stmt 1 view .LVU392
 577:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->write_recovery_delay = 16U;
 1162              		.loc 1 577 56 is_stmt 0 view .LVU393
 1163 002e C2E90333 		strd	r3, r3, [r2, #12]
 578:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_precharge_delay = 16U;
 1164              		.loc 1 578 5 is_stmt 1 view .LVU394
 579:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_init_struct->timing->row_to_column_delay = 16U;
 1165              		.loc 1 579 57 is_stmt 0 view .LVU395
 1166 0032 C2E90133 		strd	r3, r3, [r2, #4]
 580:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1167              		.loc 1 580 5 is_stmt 1 view .LVU396
 1168              		.loc 1 581 1 is_stmt 0 view .LVU397
 1169 0036 7047     		bx	lr
 1170              		.cfi_endproc
 1171              	.LFE132:
 1173              		.section	.text.exmc_sdram_init,"ax",%progbits
 1174              		.align	1
 1175              		.p2align 2,,3
 1176              		.global	exmc_sdram_init
 1177              		.syntax unified
 1178              		.thumb
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 35


 1179              		.thumb_func
 1181              	exmc_sdram_init:
 1182              	.LVL51:
 1183              	.LFB133:
 582:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 583:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 584:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize EXMC SDRAM device
 585:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_parameter_struct: configure the EXMC SDRAM parameter
 586:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   sdram_device: EXMC_SDRAM_DEVICE0,EXMC_SDRAM_DEVICE1
 587:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   pipeline_read_delay: EXMC_PIPELINE_DELAY_x_HCLK,x=0..2
 588:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   burst_read_switch: ENABLE or DISABLE
 589:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   sdclock_config: EXMC_SDCLK_DISABLE,EXMC_SDCLK_PERIODS_2_HCLK,EXMC_SDCLK_PERIODS_3
 590:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   write_protection: ENABLE or DISABLE
 591:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   cas_latency: EXMC_CAS_LATENCY_x_SDCLK,x=1..3
 592:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   internal_bank_number: EXMC_SDRAM_2_INTER_BANK,EXMC_SDRAM_4_INTER_BANK
 593:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   data_width: EXMC_SDRAM_DATABUS_WIDTH_8B,EXMC_SDRAM_DATABUS_WIDTH_16B,EXMC_SDRAM_D
 594:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   row_address_width: EXMC_SDRAM_ROW_ADDRESS_x,x=11..13
 595:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   column_address_width: EXMC_SDRAM_COW_ADDRESS_x,x=8..11
 596:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   timing: exmc_sdram_timing_parameter_struct set the time
 597:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     row_to_column_delay: 1U~16U
 598:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     row_precharge_delay: 1U~16U
 599:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     write_recovery_delay: 1U~16U
 600:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     auto_refresh_delay: 1U~16U
 601:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     row_address_select_delay: 1U~16U
 602:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     exit_selfrefresh_delay: 1U~16U
 603:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                     load_mode_register_delay: 1U~16U
 604:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 605:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 606:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 607:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_init(exmc_sdram_parameter_struct *exmc_sdram_init_struct)
 608:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1184              		.loc 1 608 1 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 0, pretend = 0, frame = 0
 1187              		@ frame_needed = 0, uses_anonymous_args = 0
 1188              		@ link register save eliminated.
 609:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1189              		.loc 1 609 5 view .LVU399
 610:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 611:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure EXMC_SDCTL0 or EXMC_SDCTL1 */
 612:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_init_struct->sdram_device) {
 1190              		.loc 1 612 5 view .LVU400
 1191              		.loc 1 612 7 is_stmt 0 view .LVU401
 1192 0000 0368     		ldr	r3, [r0]
 1193 0002 042B     		cmp	r3, #4
 608:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdctl0, sdctl1, sdtcfg0, sdtcfg1;
 1194              		.loc 1 608 1 view .LVU402
 1195 0004 30B4     		push	{r4, r5}
 1196              	.LCFI17:
 1197              		.cfi_def_cfa_offset 8
 1198              		.cfi_offset 4, -8
 1199              		.cfi_offset 5, -4
 1200              		.loc 1 612 7 view .LVU403
 1201 0006 44D0     		beq	.L37
 613:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 */
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0)  = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 615:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 36


 616:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->data_width |
 617:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->internal_bank_number |
 618:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->cas_latency |
 619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->write_protection << SD
 620:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                     (exmc_sdram_init_struct->burst_read_switch << S
 622:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 623:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         
 624:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 */
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = (uint32_t)((exmc_sdram_init_struct->timing->load_mode_reg
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 632:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 633:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* configure EXMC_SDCTL0 and EXMC_SDCTL1 */
 634:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDCTL1 register are reserved */
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdctl0 = EXMC_SDCTL(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDCTL_PIPED | EXMC_SDCTL_BRSTRD | EXMC_SD
 1202              		.loc 1 635 9 is_stmt 1 view .LVU404
 636:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdctl0 |= (uint32_t)(exmc_sdram_init_struct->sdclock_config |
 638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 639:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                              exmc_sdram_init_struct->pipeline_read_delay);
 640:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         
 641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdctl1 = (uint32_t)(exmc_sdram_init_struct->column_address_width |
 1203              		.loc 1 641 74 is_stmt 0 view .LVU405
 1204 0008 056A     		ldr	r5, [r0, #32]
 1205 000a 436A     		ldr	r3, [r0, #36]
 1206 000c C268     		ldr	r2, [r0, #12]
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1207              		.loc 1 635 18 view .LVU406
 1208 000e 4FF02041 		mov	r1, #-1610612736
 1209              		.loc 1 641 74 view .LVU407
 1210 0012 2B43     		orrs	r3, r3, r5
 642:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1211              		.loc 1 642 71 view .LVU408
 1212 0014 C569     		ldr	r5, [r0, #28]
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1213              		.loc 1 635 18 view .LVU409
 1214 0016 D1F84041 		ldr	r4, [r1, #320]
 1215              	.LVL52:
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1216              		.loc 1 637 9 is_stmt 1 view .LVU410
 1217              		.loc 1 642 71 is_stmt 0 view .LVU411
 1218 001a 2B43     		orrs	r3, r3, r5
 1219 001c 4568     		ldr	r5, [r0, #4]
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1220              		.loc 1 635 16 view .LVU412
 1221 001e 24F4F844 		bic	r4, r4, #31744
 1222              	.LVL53:
 635:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1223              		.loc 1 635 16 view .LVU413
 1224 0022 2A43     		orrs	r2, r2, r5
 1225 0024 2243     		orrs	r2, r2, r4
 638:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                              exmc_sdram_init_struct->pipeline_read_delay);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 37


 1226              		.loc 1 638 73 view .LVU414
 1227 0026 8468     		ldr	r4, [r0, #8]
 1228              	.LVL54:
 637:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                              (exmc_sdram_init_struct->burst_read_switch << SDCTL_BRSTRD_OFFSET) | 
 1229              		.loc 1 637 16 view .LVU415
 1230 0028 42EA0432 		orr	r2, r2, r4, lsl #12
 1231              	.LVL55:
 641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1232              		.loc 1 641 9 is_stmt 1 view .LVU416
 643:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->data_width |
 1233              		.loc 1 643 64 is_stmt 0 view .LVU417
 1234 002c 8469     		ldr	r4, [r0, #24]
 1235 002e 2343     		orrs	r3, r3, r4
 644:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->internal_bank_number |
 1236              		.loc 1 644 74 view .LVU418
 1237 0030 4469     		ldr	r4, [r0, #20]
 1238 0032 2343     		orrs	r3, r3, r4
 645:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->cas_latency |
 646:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_init_struct->write_protection << SDCTL_WPEN_OFFSET));
 1239              		.loc 1 646 71 view .LVU419
 1240 0034 0469     		ldr	r4, [r0, #16]
 647:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE0) = sdctl0;
 649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 650:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 651:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* configure EXMC_SDTCFG0 and EXMC_SDTCFG1 */
 652:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* some bits in the EXMC_SDTCFG1 register are reserved */
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdtcfg0 = EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) & (~(EXMC_SDTCFG_RPD | EXMC_SDTCFG_WRD | EXMC_SDT
 654:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdtcfg0 |= (uint32_t)((((exmc_sdram_init_struct->timing->auto_refresh_delay) - 1U) << SDTCF
 1241              		.loc 1 655 56 view .LVU420
 1242 0036 806A     		ldr	r0, [r0, #40]
 1243              	.LVL56:
 648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1244              		.loc 1 648 40 view .LVU421
 1245 0038 C1F84021 		str	r2, [r1, #320]
 641:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             exmc_sdram_init_struct->row_address_width |
 1246              		.loc 1 641 16 view .LVU422
 1247 003c 43EA4423 		orr	r3, r3, r4, lsl #9
 1248              	.LVL57:
 648:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(EXMC_SDRAM_DEVICE1) = sdctl1;
 1249              		.loc 1 648 9 is_stmt 1 view .LVU423
 649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1250              		.loc 1 649 9 view .LVU424
 649:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1251              		.loc 1 649 40 is_stmt 0 view .LVU425
 1252 0040 C1F84431 		str	r3, [r1, #324]
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1253              		.loc 1 653 9 is_stmt 1 view .LVU426
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1254              		.loc 1 653 19 is_stmt 0 view .LVU427
 1255 0044 D1F84841 		ldr	r4, [r1, #328]
 1256              	.LVL58:
 1257              		.loc 1 655 9 is_stmt 1 view .LVU428
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1258              		.loc 1 656 87 is_stmt 0 view .LVU429
 1259 0048 4268     		ldr	r2, [r0, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 38


 1260              	.LVL59:
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 658:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdtcfg1 = (uint32_t)(((exmc_sdram_init_struct->timing->load_mode_register_delay) - 1U) |
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 661:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1261              		.loc 1 661 90 view .LVU430
 1262 004a 0369     		ldr	r3, [r0, #16]
 1263              	.LVL60:
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1264              		.loc 1 653 17 view .LVU431
 1265 004c 24F47F0C 		bic	ip, r4, #16711680
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1266              		.loc 1 655 86 view .LVU432
 1267 0050 C468     		ldr	r4, [r0, #12]
 1268              	.LVL61:
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 1269              		.loc 1 656 87 view .LVU433
 1270 0052 013A     		subs	r2, r2, #1
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1271              		.loc 1 655 86 view .LVU434
 1272 0054 013C     		subs	r4, r4, #1
 656:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->write_recovery_delay) - 1U) << SDT
 1273              		.loc 1 656 93 view .LVU435
 1274 0056 1205     		lsls	r2, r2, #20
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1275              		.loc 1 655 115 view .LVU436
 1276 0058 42EA0432 		orr	r2, r2, r4, lsl #12
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1277              		.loc 1 657 88 view .LVU437
 1278 005c 8468     		ldr	r4, [r0, #8]
 653:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1279              		.loc 1 653 17 view .LVU438
 1280 005e 2CF4704C 		bic	ip, ip, #61440
 657:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1281              		.loc 1 657 88 view .LVU439
 1282 0062 013C     		subs	r4, r4, #1
 1283 0064 42EA0C02 		orr	r2, r2, ip
 655:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                               (((exmc_sdram_init_struct->timing->row_precharge_delay) - 1U) << SDTC
 1284              		.loc 1 655 17 view .LVU440
 1285 0068 42EA0442 		orr	r2, r2, r4, lsl #16
 1286              	.LVL62:
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1287              		.loc 1 659 9 is_stmt 1 view .LVU441
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1288              		.loc 1 660 88 is_stmt 0 view .LVU442
 1289 006c 4469     		ldr	r4, [r0, #20]
 1290              		.loc 1 661 90 view .LVU443
 1291 006e 013B     		subs	r3, r3, #1
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1292              		.loc 1 660 88 view .LVU444
 1293 0070 013C     		subs	r4, r4, #1
 1294              		.loc 1 661 96 view .LVU445
 1295 0072 1B02     		lsls	r3, r3, #8
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1296              		.loc 1 660 117 view .LVU446
 1297 0074 43EA0413 		orr	r3, r3, r4, lsl #4
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 39


 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1298              		.loc 1 659 90 view .LVU447
 1299 0078 8469     		ldr	r4, [r0, #24]
 662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_to_column_delay) - 1U) << SDTCFG
 1300              		.loc 1 662 85 view .LVU448
 1301 007a 0068     		ldr	r0, [r0]
 663:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 664:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE0) = sdtcfg0;
 1302              		.loc 1 664 41 view .LVU449
 1303 007c C1F84821 		str	r2, [r1, #328]
 1304              	.LVL63:
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1305              		.loc 1 659 90 view .LVU450
 1306 0080 013C     		subs	r4, r4, #1
 660:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->row_address_select_delay) - 1U) << S
 1307              		.loc 1 660 117 view .LVU451
 1308 0082 2343     		orrs	r3, r3, r4
 662:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 1309              		.loc 1 662 85 view .LVU452
 1310 0084 0138     		subs	r0, r0, #1
 659:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay) - 1U) << SDT
 1311              		.loc 1 659 17 view .LVU453
 1312 0086 43EA0063 		orr	r3, r3, r0, lsl #24
 1313              	.LVL64:
 1314              		.loc 1 664 9 is_stmt 1 view .LVU454
 665:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1315              		.loc 1 665 9 view .LVU455
 666:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 667:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1316              		.loc 1 667 1 is_stmt 0 view .LVU456
 1317 008a 30BC     		pop	{r4, r5}
 1318              	.LCFI18:
 1319              		.cfi_remember_state
 1320              		.cfi_restore 5
 1321              		.cfi_restore 4
 1322              		.cfi_def_cfa_offset 0
 665:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDTCFG(EXMC_SDRAM_DEVICE1) = sdtcfg1;
 1323              		.loc 1 665 41 view .LVU457
 1324 008c C1F84C31 		str	r3, [r1, #332]
 1325              		.loc 1 667 1 view .LVU458
 1326 0090 7047     		bx	lr
 1327              	.LVL65:
 1328              	.L37:
 1329              	.LCFI19:
 1330              		.cfi_restore_state
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1331              		.loc 1 614 9 is_stmt 1 view .LVU459
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1332              		.loc 1 621 120 is_stmt 0 view .LVU460
 1333 0092 D0E90843 		ldrd	r4, r3, [r0, #32]
 1334 0096 D0E90612 		ldrd	r1, r2, [r0, #24]
 1335 009a 2343     		orrs	r3, r3, r4
 1336 009c 1343     		orrs	r3, r3, r2
 1337 009e 4269     		ldr	r2, [r0, #20]
 1338 00a0 C468     		ldr	r4, [r0, #12]
 1339 00a2 0B43     		orrs	r3, r3, r1
 1340 00a4 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 40


 1341 00a6 4268     		ldr	r2, [r0, #4]
 619:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->sdclock_config |
 1342              		.loc 1 619 95 view .LVU461
 1343 00a8 0169     		ldr	r1, [r0, #16]
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1344              		.loc 1 621 120 view .LVU462
 1345 00aa 2343     		orrs	r3, r3, r4
 1346 00ac 1343     		orrs	r3, r3, r2
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1347              		.loc 1 621 96 view .LVU463
 1348 00ae 8468     		ldr	r4, [r0, #8]
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1349              		.loc 1 614 41 view .LVU464
 1350 00b0 4FF02042 		mov	r2, #-1610612736
 621:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->pipeline_read_delay);
 1351              		.loc 1 621 120 view .LVU465
 1352 00b4 43EA4123 		orr	r3, r3, r1, lsl #9
 1353 00b8 43EA0433 		orr	r3, r3, r4, lsl #12
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1354              		.loc 1 625 77 view .LVU466
 1355 00bc 816A     		ldr	r1, [r0, #40]
 614:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                                      exmc_sdram_init_struct->row_address_width |
 1356              		.loc 1 614 41 view .LVU467
 1357 00be C2F84031 		str	r3, [r2, #320]
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1358              		.loc 1 625 9 is_stmt 1 view .LVU468
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1359              		.loc 1 626 102 is_stmt 0 view .LVU469
 1360 00c2 D1E90434 		ldrd	r3, r4, [r1, #16]
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1361              		.loc 1 625 43 view .LVU470
 1362 00c6 8869     		ldr	r0, [r1, #24]
 1363              	.LVL66:
 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1364              		.loc 1 627 104 view .LVU471
 1365 00c8 013B     		subs	r3, r3, #1
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1366              		.loc 1 626 102 view .LVU472
 1367 00ca 013C     		subs	r4, r4, #1
 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1368              		.loc 1 627 110 view .LVU473
 1369 00cc 1B02     		lsls	r3, r3, #8
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1370              		.loc 1 626 131 view .LVU474
 1371 00ce 43EA0413 		orr	r3, r3, r4, lsl #4
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1372              		.loc 1 625 43 view .LVU475
 1373 00d2 0138     		subs	r0, r0, #1
 626:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_address_select_del
 1374              		.loc 1 626 131 view .LVU476
 1375 00d4 0343     		orrs	r3, r3, r0
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1376              		.loc 1 629 100 view .LVU477
 1377 00d6 D1E90204 		ldrd	r0, r4, [r1, #8]
 628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1378              		.loc 1 628 98 view .LVU478
 1379 00da 013C     		subs	r4, r4, #1
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 41


 627:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->auto_refresh_delay) - 
 1380              		.loc 1 627 133 view .LVU479
 1381 00dc 43EA0433 		orr	r3, r3, r4, lsl #12
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1382              		.loc 1 629 100 view .LVU480
 1383 00e0 0138     		subs	r0, r0, #1
 628:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->write_recovery_delay) 
 1384              		.loc 1 628 127 view .LVU481
 1385 00e2 43EA0043 		orr	r3, r3, r0, lsl #16
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1386              		.loc 1 631 99 view .LVU482
 1387 00e6 D1E90010 		ldrd	r1, r0, [r1]
 630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1388              		.loc 1 630 99 view .LVU483
 1389 00ea 0138     		subs	r0, r0, #1
 629:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_precharge_delay) -
 1390              		.loc 1 629 128 view .LVU484
 1391 00ec 43EA0053 		orr	r3, r3, r0, lsl #20
 631:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1392              		.loc 1 631 99 view .LVU485
 1393 00f0 0139     		subs	r1, r1, #1
 630:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->row_to_column_delay) -
 1394              		.loc 1 630 127 view .LVU486
 1395 00f2 43EA0163 		orr	r3, r3, r1, lsl #24
 1396              		.loc 1 667 1 view .LVU487
 1397 00f6 30BC     		pop	{r4, r5}
 1398              	.LCFI20:
 1399              		.cfi_restore 5
 1400              		.cfi_restore 4
 1401              		.cfi_def_cfa_offset 0
 625:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                                           (((exmc_sdram_init_struct->timing->exit_selfrefresh_delay
 1402              		.loc 1 625 41 view .LVU488
 1403 00f8 C2F84831 		str	r3, [r2, #328]
 1404              		.loc 1 667 1 view .LVU489
 1405 00fc 7047     		bx	lr
 1406              		.cfi_endproc
 1407              	.LFE133:
 1409 00fe 00BF     		.section	.text.exmc_sdram_struct_command_para_init,"ax",%progbits
 1410              		.align	1
 1411              		.p2align 2,,3
 1412              		.global	exmc_sdram_struct_command_para_init
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1417              	exmc_sdram_struct_command_para_init:
 1418              	.LVL67:
 1419              	.LFB134:
 668:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 669:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 670:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_sdram_struct_command_para_init with the default values
 671:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 672:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] the initialized struct exmc_sdram_struct_command_para_init pointer
 673:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 674:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 675:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_struct_command_para_init(exmc_sdram_command_parameter_struct *exmc_sdram_command_in
 676:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1420              		.loc 1 676 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 42


 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 1424              		@ link register save eliminated.
 677:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default value */
 678:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->mode_register_content = 0U;
 1425              		.loc 1 678 5 view .LVU491
 1426              		.loc 1 678 59 is_stmt 0 view .LVU492
 1427 0000 0023     		movs	r3, #0
 679:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->auto_refresh_number = EXMC_SDRAM_AUTO_REFLESH_1_SDCLK;
 680:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->bank_select = EXMC_SDRAM_DEVICE0_SELECT;
 1428              		.loc 1 680 49 view .LVU493
 1429 0002 1022     		movs	r2, #16
 679:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->auto_refresh_number = EXMC_SDRAM_AUTO_REFLESH_1_SDCLK;
 1430              		.loc 1 679 57 view .LVU494
 1431 0004 C0E90033 		strd	r3, r3, [r0]
 1432              		.loc 1 680 5 is_stmt 1 view .LVU495
 681:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sdram_command_init_struct->command = EXMC_SDRAM_NORMAL_OPERATION;
 1433              		.loc 1 681 45 is_stmt 0 view .LVU496
 1434 0008 C0E90223 		strd	r2, r3, [r0, #8]
 682:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1435              		.loc 1 682 1 view .LVU497
 1436 000c 7047     		bx	lr
 1437              		.cfi_endproc
 1438              	.LFE134:
 1440 000e 00BF     		.section	.text.exmc_sqpipsram_deinit,"ax",%progbits
 1441              		.align	1
 1442              		.p2align 2,,3
 1443              		.global	exmc_sqpipsram_deinit
 1444              		.syntax unified
 1445              		.thumb
 1446              		.thumb_func
 1448              	exmc_sqpipsram_deinit:
 1449              	.LFB135:
 683:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 684:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 685:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      deinitialize exmc SQPIPSRAM
 686:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 687:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 688:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 689:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 690:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_deinit(void)
 691:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1450              		.loc 1 691 1 is_stmt 1 view -0
 1451              		.cfi_startproc
 1452              		@ args = 0, pretend = 0, frame = 0
 1453              		@ frame_needed = 0, uses_anonymous_args = 0
 1454              		@ link register save eliminated.
 692:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset the registers */
 693:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SINIT = BANK0_SQPI_SINIT_RESET;
 1455              		.loc 1 693 5 view .LVU499
 1456              		.loc 1 693 16 is_stmt 0 view .LVU500
 1457 0000 4FF02043 		mov	r3, #-1610612736
 694:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
 1458              		.loc 1 694 16 view .LVU501
 1459 0004 0022     		movs	r2, #0
 693:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SRCMD = BANK0_SQPI_SRCMD_RESET;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 43


 1460              		.loc 1 693 16 view .LVU502
 1461 0006 0649     		ldr	r1, .L40
 1462 0008 C3F81013 		str	r1, [r3, #784]
 1463              		.loc 1 694 5 is_stmt 1 view .LVU503
 1464              		.loc 1 694 16 is_stmt 0 view .LVU504
 1465 000c C3F82023 		str	r2, [r3, #800]
 695:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SWCMD = BANK0_SQPI_SWCMD_RESET;
 1466              		.loc 1 695 5 is_stmt 1 view .LVU505
 1467              		.loc 1 695 16 is_stmt 0 view .LVU506
 1468 0010 C3F83023 		str	r2, [r3, #816]
 696:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SIDL = BANK0_SQPI_SIDL_RESET;
 1469              		.loc 1 696 5 is_stmt 1 view .LVU507
 1470              		.loc 1 696 15 is_stmt 0 view .LVU508
 1471 0014 C3F84023 		str	r2, [r3, #832]
 697:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SIDH = BANK0_SQPI_SIDH_RESET;
 1472              		.loc 1 697 5 is_stmt 1 view .LVU509
 1473              		.loc 1 697 15 is_stmt 0 view .LVU510
 1474 0018 C3F85023 		str	r2, [r3, #848]
 698:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1475              		.loc 1 698 1 view .LVU511
 1476 001c 7047     		bx	lr
 1477              	.L41:
 1478 001e 00BF     		.align	2
 1479              	.L40:
 1480 0020 00000118 		.word	402718720
 1481              		.cfi_endproc
 1482              	.LFE135:
 1484              		.section	.text.exmc_sqpipsram_struct_para_init,"ax",%progbits
 1485              		.align	1
 1486              		.p2align 2,,3
 1487              		.global	exmc_sqpipsram_struct_para_init
 1488              		.syntax unified
 1489              		.thumb
 1490              		.thumb_func
 1492              	exmc_sqpipsram_struct_para_init:
 1493              	.LVL68:
 1494              	.LFB136:
 699:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 700:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 701:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize exmc_sqpipsram_parameter_struct with the default values
 702:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  the struct exmc_sqpipsram_parameter_struct pointer
 703:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 704:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 705:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 706:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_struct_para_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 707:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1495              		.loc 1 707 1 is_stmt 1 view -0
 1496              		.cfi_startproc
 1497              		@ args = 0, pretend = 0, frame = 0
 1498              		@ frame_needed = 0, uses_anonymous_args = 0
 1499              		@ link register save eliminated.
 708:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure the structure with default values */
 709:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->sample_polarity = EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE;
 1500              		.loc 1 709 5 view .LVU513
 1501              		.loc 1 709 49 is_stmt 0 view .LVU514
 1502 0000 0023     		movs	r3, #0
 710:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 44


 711:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->address_bits = EXMC_SQPIPSRAM_ADDR_LENGTH_24B;
 1503              		.loc 1 711 46 view .LVU515
 1504 0002 4FF0C051 		mov	r1, #402653184
 712:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1505              		.loc 1 712 46 view .LVU516
 1506 0006 4FF48032 		mov	r2, #65536
 710:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->id_length = EXMC_SQPIPSRAM_ID_LENGTH_64B;
 1507              		.loc 1 710 43 view .LVU517
 1508 000a C0E90033 		strd	r3, r3, [r0]
 711:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     exmc_sqpipsram_init_struct->command_bits = EXMC_SQPIPSRAM_COMMAND_LENGTH_8B;
 1509              		.loc 1 711 5 is_stmt 1 view .LVU518
 1510              		.loc 1 712 46 is_stmt 0 view .LVU519
 1511 000e C0E90212 		strd	r1, r2, [r0, #8]
 713:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1512              		.loc 1 713 1 view .LVU520
 1513 0012 7047     		bx	lr
 1514              		.cfi_endproc
 1515              	.LFE136:
 1517              		.section	.text.exmc_sqpipsram_init,"ax",%progbits
 1518              		.align	1
 1519              		.p2align 2,,3
 1520              		.global	exmc_sqpipsram_init
 1521              		.syntax unified
 1522              		.thumb
 1523              		.thumb_func
 1525              	exmc_sqpipsram_init:
 1526              	.LVL69:
 1527              	.LFB137:
 714:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 715:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 716:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      initialize EXMC SQPIPSRAM
 717:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_sqpipsram_parameter_struct: configure the EXMC SQPIPSRAM parameter
 718:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   sample_polarity: EXMC_SQPIPSRAM_SAMPLE_RISING_EDGE,EXMC_SQPIPSRAM_SAMPLE_FALLING_
 719:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   id_length: EXMC_SQPIPSRAM_ID_LENGTH_xB,x=8,16,32,64
 720:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   address_bits: EXMC_SQPIPSRAM_ADDR_LENGTH_xB,x=1..26
 721:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   command_bits: EXMC_SQPIPSRAM_COMMAND_LENGTH_xB,x=4,8,16
 722:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 723:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 724:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 725:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_init(exmc_sqpipsram_parameter_struct *exmc_sqpipsram_init_struct)
 726:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1528              		.loc 1 726 1 is_stmt 1 view -0
 1529              		.cfi_startproc
 1530              		@ args = 0, pretend = 0, frame = 0
 1531              		@ frame_needed = 0, uses_anonymous_args = 0
 1532              		@ link register save eliminated.
 727:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SINIT = (uint32_t)exmc_sqpipsram_init_struct->sample_polarity |
 1533              		.loc 1 728 5 view .LVU522
 726:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* initialize SQPI controller */
 1534              		.loc 1 726 1 is_stmt 0 view .LVU523
 1535 0000 30B4     		push	{r4, r5}
 1536              	.LCFI21:
 1537              		.cfi_def_cfa_offset 8
 1538              		.cfi_offset 4, -8
 1539              		.cfi_offset 5, -4
 1540              		.loc 1 728 72 view .LVU524
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 45


 1541 0002 D0E90035 		ldrd	r3, r5, [r0]
 729:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 730:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->address_bits |
 1542              		.loc 1 730 59 view .LVU525
 1543 0006 D0E90241 		ldrd	r4, r1, [r0, #8]
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1544              		.loc 1 728 72 view .LVU526
 1545 000a 2B43     		orrs	r3, r3, r5
 729:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1546              		.loc 1 729 56 view .LVU527
 1547 000c 2343     		orrs	r3, r3, r4
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1548              		.loc 1 728 16 view .LVU528
 1549 000e 4FF02042 		mov	r2, #-1610612736
 1550              		.loc 1 730 59 view .LVU529
 1551 0012 0B43     		orrs	r3, r3, r1
 731:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->command_bits;
 732:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1552              		.loc 1 732 1 view .LVU530
 1553 0014 30BC     		pop	{r4, r5}
 1554              	.LCFI22:
 1555              		.cfi_restore 5
 1556              		.cfi_restore 4
 1557              		.cfi_def_cfa_offset 0
 728:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                  exmc_sqpipsram_init_struct->id_length |
 1558              		.loc 1 728 16 view .LVU531
 1559 0016 C2F81033 		str	r3, [r2, #784]
 1560              		.loc 1 732 1 view .LVU532
 1561 001a 7047     		bx	lr
 1562              		.cfi_endproc
 1563              	.LFE137:
 1565              		.section	.text.exmc_norsram_consecutive_clock_config,"ax",%progbits
 1566              		.align	1
 1567              		.p2align 2,,3
 1568              		.global	exmc_norsram_consecutive_clock_config
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1573              	exmc_norsram_consecutive_clock_config:
 1574              	.LVL70:
 1575              	.LFB138:
 733:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 734:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 735:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      configure consecutive clock
 736:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  clock_mode: specify when the clock is generated
 737:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 738:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_SYN_MODE: the clock is generated only during synchronous access
 739:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CLOCK_UNCONDITIONALLY: the clock is generated unconditionally
 740:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 741:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 742:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 743:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_consecutive_clock_config(uint32_t clock_mode)
 744:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1576              		.loc 1 744 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 46


 1580              		@ link register save eliminated.
 745:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1581              		.loc 1 745 5 view .LVU534
 746:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) |= EXMC_CLOCK_UNCONDITIONALLY;
 1582              		.loc 1 746 48 is_stmt 0 view .LVU535
 1583 0000 4FF02042 		mov	r2, #-1610612736
 745:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_CLOCK_UNCONDITIONALLY == clock_mode) {
 1584              		.loc 1 745 7 view .LVU536
 1585 0004 B0F5801F 		cmp	r0, #1048576
 1586              		.loc 1 746 9 is_stmt 1 view .LVU537
 1587              		.loc 1 746 48 is_stmt 0 view .LVU538
 1588 0008 1368     		ldr	r3, [r2]
 1589 000a 0CBF     		ite	eq
 1590 000c 43F48013 		orreq	r3, r3, #1048576
 747:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 748:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SNCTL(EXMC_BANK0_NORSRAM_REGION0) &= ~EXMC_CLOCK_UNCONDITIONALLY;
 1591              		.loc 1 748 9 is_stmt 1 view .LVU539
 1592              		.loc 1 748 48 is_stmt 0 view .LVU540
 1593 0010 23F48013 		bicne	r3, r3, #1048576
 1594 0014 1360     		str	r3, [r2]
 749:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 750:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1595              		.loc 1 750 1 view .LVU541
 1596 0016 7047     		bx	lr
 1597              		.cfi_endproc
 1598              	.LFE138:
 1600              		.section	.text.exmc_norsram_page_size_config,"ax",%progbits
 1601              		.align	1
 1602              		.p2align 2,,3
 1603              		.global	exmc_norsram_page_size_config
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1608              	exmc_norsram_page_size_config:
 1609              	.LVL71:
 1610              	.LFB139:
 751:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 752:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 753:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      configure CRAM page size
 754:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_norsram_region: select the region of bank0
 755:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 756:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 757:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  page_size: CRAM page size
 758:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 759:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_AUTO_SPLIT: the clock is generated only during synchronous access
 760:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_128_BYTES: page size is 128 bytes
 761:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_256_BYTES: page size is 256 bytes
 762:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_512_BYTES: page size is 512 bytes
 763:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_CRAM_PAGE_SIZE_1024_BYTES: page size is 1024 bytes
 764:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 765:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 766:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 767:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_norsram_page_size_config(uint32_t exmc_norsram_region, uint32_t page_size)
 768:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1611              		.loc 1 768 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 47


 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 1615              		@ link register save eliminated.
 769:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset the bits */
 770:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) &= ~EXMC_SNCTL_CPS;
 1616              		.loc 1 770 5 view .LVU543
 1617              		.loc 1 770 37 is_stmt 0 view .LVU544
 1618 0000 00F1A050 		add	r0, r0, #335544320
 1619              	.LVL72:
 1620              		.loc 1 770 37 view .LVU545
 1621 0004 C000     		lsls	r0, r0, #3
 1622              	.LVL73:
 1623              		.loc 1 770 37 view .LVU546
 1624 0006 0268     		ldr	r2, [r0]
 1625 0008 22F4E022 		bic	r2, r2, #458752
 1626 000c 0260     		str	r2, [r0]
 771:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 772:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* set the CPS bits */
 773:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SNCTL(exmc_norsram_region) |= page_size;
 1627              		.loc 1 773 5 is_stmt 1 view .LVU547
 1628              		.loc 1 773 37 is_stmt 0 view .LVU548
 1629 000e 0368     		ldr	r3, [r0]
 1630 0010 0B43     		orrs	r3, r3, r1
 1631 0012 0360     		str	r3, [r0]
 774:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1632              		.loc 1 774 1 view .LVU549
 1633 0014 7047     		bx	lr
 1634              		.cfi_endproc
 1635              	.LFE139:
 1637 0016 00BF     		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 1638              		.align	1
 1639              		.p2align 2,,3
 1640              		.global	exmc_nand_ecc_config
 1641              		.syntax unified
 1642              		.thumb
 1643              		.thumb_func
 1645              	exmc_nand_ecc_config:
 1646              	.LVL74:
 1647              	.LFB140:
 775:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 776:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 777:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 778:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 779:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 780:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 781:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 782:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 783:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 784:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 785:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_nand_ecc_config(uint32_t exmc_nand_bank, ControlStatus newvalue)
 786:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1648              		.loc 1 786 1 is_stmt 1 view -0
 1649              		.cfi_startproc
 1650              		@ args = 0, pretend = 0, frame = 0
 1651              		@ frame_needed = 0, uses_anonymous_args = 0
 1652              		@ link register save eliminated.
 787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1653              		.loc 1 787 5 view .LVU551
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 48


 788:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) |= EXMC_NPCTL_ECCEN;
 1654              		.loc 1 789 9 view .LVU552
 790:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 791:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* disable the selected NAND bank ECC function */
 792:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPCTL(exmc_nand_bank) &= ~EXMC_NPCTL_ECCEN;
 1655              		.loc 1 792 9 view .LVU553
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1656              		.loc 1 789 36 is_stmt 0 view .LVU554
 1657 0000 00F1A060 		add	r0, r0, #83886080
 1658              	.LVL75:
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1659              		.loc 1 789 36 view .LVU555
 1660 0004 0230     		adds	r0, r0, #2
 1661              	.LVL76:
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1662              		.loc 1 789 36 view .LVU556
 1663 0006 4001     		lsls	r0, r0, #5
 1664              	.LVL77:
 787:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* enable the selected NAND bank ECC function */
 1665              		.loc 1 787 7 view .LVU557
 1666 0008 0129     		cmp	r1, #1
 789:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 1667              		.loc 1 789 36 view .LVU558
 1668 000a 0368     		ldr	r3, [r0]
 1669 000c 0CBF     		ite	eq
 1670 000e 43F04003 		orreq	r3, r3, #64
 1671              		.loc 1 792 36 view .LVU559
 1672 0012 23F04003 		bicne	r3, r3, #64
 1673 0016 0360     		str	r3, [r0]
 793:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 794:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1674              		.loc 1 794 1 view .LVU560
 1675 0018 7047     		bx	lr
 1676              		.cfi_endproc
 1677              	.LFE140:
 1679 001a 00BF     		.section	.text.exmc_ecc_get,"ax",%progbits
 1680              		.align	1
 1681              		.p2align 2,,3
 1682              		.global	exmc_ecc_get
 1683              		.syntax unified
 1684              		.thumb
 1685              		.thumb_func
 1687              	exmc_ecc_get:
 1688              	.LVL78:
 1689              	.LFB141:
 795:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 796:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 797:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get the EXMC ECC value
 798:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_nand_bank: specify the NAND bank
 799:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 800:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 801:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 802:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     the error correction code(ECC) value
 803:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 804:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** uint32_t exmc_ecc_get(uint32_t exmc_nand_bank)
 805:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 49


 1690              		.loc 1 805 1 is_stmt 1 view -0
 1691              		.cfi_startproc
 1692              		@ args = 0, pretend = 0, frame = 0
 1693              		@ frame_needed = 0, uses_anonymous_args = 0
 1694              		@ link register save eliminated.
 806:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     return(EXMC_NECC(exmc_nand_bank));
 1695              		.loc 1 806 5 view .LVU562
 1696              		.loc 1 806 12 is_stmt 0 view .LVU563
 1697 0000 4001     		lsls	r0, r0, #5
 1698              	.LVL79:
 1699              		.loc 1 806 12 view .LVU564
 1700 0002 00F12040 		add	r0, r0, #-1610612736
 1701 0006 406D     		ldr	r0, [r0, #84]
 807:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1702              		.loc 1 807 1 view .LVU565
 1703 0008 7047     		bx	lr
 1704              		.cfi_endproc
 1705              	.LFE141:
 1707 000a 00BF     		.section	.text.exmc_sdram_readsample_enable,"ax",%progbits
 1708              		.align	1
 1709              		.p2align 2,,3
 1710              		.global	exmc_sdram_readsample_enable
 1711              		.syntax unified
 1712              		.thumb
 1713              		.thumb_func
 1715              	exmc_sdram_readsample_enable:
 1716              	.LVL80:
 1717              	.LFB142:
 808:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 809:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 810:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable or disable read sample
 811:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 812:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 813:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 814:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 815:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_readsample_enable(ControlStatus newvalue)
 816:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1718              		.loc 1 816 1 is_stmt 1 view -0
 1719              		.cfi_startproc
 1720              		@ args = 0, pretend = 0, frame = 0
 1721              		@ frame_needed = 0, uses_anonymous_args = 0
 1722              		@ link register save eliminated.
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1723              		.loc 1 817 5 view .LVU567
 818:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDRSCTL |=  EXMC_SDRSCTL_RSEN;
 1724              		.loc 1 818 22 is_stmt 0 view .LVU568
 1725 0000 4FF02042 		mov	r2, #-1610612736
 817:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1726              		.loc 1 817 7 view .LVU569
 1727 0004 0128     		cmp	r0, #1
 1728              		.loc 1 818 9 is_stmt 1 view .LVU570
 1729              		.loc 1 818 22 is_stmt 0 view .LVU571
 1730 0006 D2F88031 		ldr	r3, [r2, #384]
 1731 000a 0CBF     		ite	eq
 1732 000c 43F00103 		orreq	r3, r3, #1
 819:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 820:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDRSCTL &= (uint32_t)(~EXMC_SDRSCTL_RSEN);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 50


 1733              		.loc 1 820 9 is_stmt 1 view .LVU572
 1734              		.loc 1 820 22 is_stmt 0 view .LVU573
 1735 0010 23F00103 		bicne	r3, r3, #1
 1736 0014 C2F88031 		str	r3, [r2, #384]
 821:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 822:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1737              		.loc 1 822 1 view .LVU574
 1738 0018 7047     		bx	lr
 1739              		.cfi_endproc
 1740              	.LFE142:
 1742 001a 00BF     		.section	.text.exmc_sdram_readsample_config,"ax",%progbits
 1743              		.align	1
 1744              		.p2align 2,,3
 1745              		.global	exmc_sdram_readsample_config
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1750              	exmc_sdram_readsample_config:
 1751              	.LVL81:
 1752              	.LFB143:
 823:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 824:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 825:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      configure the delayed sample clock of read data
 826:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  delay_cell: SDRAM the delayed sample clock of read data
 827:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 828:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_x_DELAY_CELL(x=0..15)
 829:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  extra_hclk: sample cycle of read data
 830:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 831:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_READSAMPLE_x_EXTRAHCLK(x=0,1)
 832:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 833:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 834:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 835:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_readsample_config(uint32_t delay_cell, uint32_t extra_hclk)
 836:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1753              		.loc 1 836 1 is_stmt 1 view -0
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 0
 1756              		@ frame_needed = 0, uses_anonymous_args = 0
 1757              		@ link register save eliminated.
 837:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdrsctl = 0U;
 1758              		.loc 1 837 5 view .LVU576
 838:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 839:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* reset the bits */
 840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdrsctl = EXMC_SDRSCTL & (~(EXMC_SDRSCTL_SDSC | EXMC_SDRSCTL_SSCR));
 1759              		.loc 1 840 5 view .LVU577
 1760              		.loc 1 840 15 is_stmt 0 view .LVU578
 1761 0000 4FF02042 		mov	r2, #-1610612736
 1762 0004 D2F88031 		ldr	r3, [r2, #384]
 1763              	.LVL82:
 841:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* set the bits */
 842:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdrsctl |= (uint32_t)(delay_cell | extra_hclk);
 1764              		.loc 1 842 5 is_stmt 1 view .LVU579
 840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* set the bits */
 1765              		.loc 1 840 13 is_stmt 0 view .LVU580
 1766 0008 23F0F203 		bic	r3, r3, #242
 1767              	.LVL83:
 840:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* set the bits */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 51


 1768              		.loc 1 840 13 view .LVU581
 1769 000c 0B43     		orrs	r3, r3, r1
 1770              	.LVL84:
 1771              		.loc 1 842 13 view .LVU582
 1772 000e 0343     		orrs	r3, r3, r0
 1773              	.LVL85:
 843:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDRSCTL = sdrsctl;
 1774              		.loc 1 843 5 is_stmt 1 view .LVU583
 1775              		.loc 1 843 18 is_stmt 0 view .LVU584
 1776 0010 C2F88031 		str	r3, [r2, #384]
 844:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1777              		.loc 1 844 1 view .LVU585
 1778 0014 7047     		bx	lr
 1779              		.cfi_endproc
 1780              	.LFE143:
 1782 0016 00BF     		.section	.text.exmc_sdram_command_config,"ax",%progbits
 1783              		.align	1
 1784              		.p2align 2,,3
 1785              		.global	exmc_sdram_command_config
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1790              	exmc_sdram_command_config:
 1791              	.LVL86:
 1792              	.LFB144:
 845:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 846:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 847:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      configure the SDRAM memory command
 848:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_command_init_struct: initialize EXMC SDRAM command
 849:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   mode_register_content:
 850:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   auto_refresh_number: EXMC_SDRAM_AUTO_REFLESH_x_SDCLK, x=1..15
 851:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   bank_select: EXMC_SDRAM_DEVICE0_SELECT, EXMC_SDRAM_DEVICE1_SELECT, EXMC_SDRAM_DEV
 852:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                   command: EXMC_SDRAM_NORMAL_OPERATION, EXMC_SDRAM_CLOCK_ENABLE, EXMC_SDRAM_PRECHAR
 853:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                            EXMC_SDRAM_AUTO_REFRESH, EXMC_SDRAM_LOAD_MODE_REGISTER, EXMC_SDRAM_SELF_
 854:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                            EXMC_SDRAM_POWERDOWN_ENTRY
 855:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 856:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 857:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 858:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_command_config(exmc_sdram_command_parameter_struct *exmc_sdram_command_init_struct)
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1793              		.loc 1 859 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 1797              		@ link register save eliminated.
 860:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure command register */
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDCMD = (uint32_t)((exmc_sdram_command_init_struct->command) |
 1798              		.loc 1 861 5 view .LVU587
 859:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     /* configure command register */
 1799              		.loc 1 859 1 is_stmt 0 view .LVU588
 1800 0000 30B4     		push	{r4, r5}
 1801              	.LCFI23:
 1802              		.cfi_def_cfa_offset 8
 1803              		.cfi_offset 4, -8
 1804              		.cfi_offset 5, -4
 1805              		.loc 1 861 71 view .LVU589
 1806 0002 D0E90253 		ldrd	r5, r3, [r0, #8]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 52


 862:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->auto_refresh_number)) |
 864:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1807              		.loc 1 864 86 view .LVU590
 1808 0006 D0E90014 		ldrd	r1, r4, [r0]
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1809              		.loc 1 861 71 view .LVU591
 1810 000a 2B43     		orrs	r3, r3, r5
 862:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1811              		.loc 1 862 75 view .LVU592
 1812 000c 2343     		orrs	r3, r3, r4
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1813              		.loc 1 861 16 view .LVU593
 1814 000e 4FF02042 		mov	r2, #-1610612736
 863:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             ((exmc_sdram_command_init_struct->mode_register_content) << SDCMD_MRC_O
 1815              		.loc 1 863 85 view .LVU594
 1816 0012 43EA4123 		orr	r3, r3, r1, lsl #9
 865:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1817              		.loc 1 865 1 view .LVU595
 1818 0016 30BC     		pop	{r4, r5}
 1819              	.LCFI24:
 1820              		.cfi_restore 5
 1821              		.cfi_restore 4
 1822              		.cfi_def_cfa_offset 0
 861:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                             (exmc_sdram_command_init_struct->bank_select) |
 1823              		.loc 1 861 16 view .LVU596
 1824 0018 C2F85031 		str	r3, [r2, #336]
 1825              		.loc 1 865 1 view .LVU597
 1826 001c 7047     		bx	lr
 1827              		.cfi_endproc
 1828              	.LFE144:
 1830 001e 00BF     		.section	.text.exmc_sdram_refresh_count_set,"ax",%progbits
 1831              		.align	1
 1832              		.p2align 2,,3
 1833              		.global	exmc_sdram_refresh_count_set
 1834              		.syntax unified
 1835              		.thumb
 1836              		.thumb_func
 1838              	exmc_sdram_refresh_count_set:
 1839              	.LVL87:
 1840              	.LFB145:
 866:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 867:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 868:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      set auto-refresh interval
 869:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_count: the number SDRAM clock cycles unit between two successive auto-refresh 
 870:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 871:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 872:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 873:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_refresh_count_set(uint32_t exmc_count)
 874:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1841              		.loc 1 874 1 is_stmt 1 view -0
 1842              		.cfi_startproc
 1843              		@ args = 0, pretend = 0, frame = 0
 1844              		@ frame_needed = 0, uses_anonymous_args = 0
 1845              		@ link register save eliminated.
 875:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdari;
 1846              		.loc 1 875 5 view .LVU599
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 53


 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1847              		.loc 1 876 5 view .LVU600
 1848              		.loc 1 876 13 is_stmt 0 view .LVU601
 1849 0000 4FF02041 		mov	r1, #-1610612736
 877:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDARI = sdari | (uint32_t)((exmc_count << SDARI_ARINTV_OFFSET) & EXMC_SDARI_ARINTV);
 1850              		.loc 1 877 26 view .LVU602
 1851 0004 43F6FE73 		movw	r3, #16382
 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1852              		.loc 1 876 13 view .LVU603
 1853 0008 D1F85421 		ldr	r2, [r1, #340]
 1854              	.LVL88:
 1855              		.loc 1 877 5 is_stmt 1 view .LVU604
 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1856              		.loc 1 876 11 is_stmt 0 view .LVU605
 1857 000c 22F47F52 		bic	r2, r2, #16320
 1858              	.LVL89:
 1859              		.loc 1 877 26 view .LVU606
 1860 0010 03EA4003 		and	r3, r3, r0, lsl #1
 876:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdari = EXMC_SDARI & (~EXMC_SDARI_ARINTV);
 1861              		.loc 1 876 11 view .LVU607
 1862 0014 22F03E02 		bic	r2, r2, #62
 1863              		.loc 1 877 24 view .LVU608
 1864 0018 1343     		orrs	r3, r3, r2
 1865              		.loc 1 877 16 view .LVU609
 1866 001a C1F85431 		str	r3, [r1, #340]
 878:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1867              		.loc 1 878 1 view .LVU610
 1868 001e 7047     		bx	lr
 1869              		.cfi_endproc
 1870              	.LFE145:
 1872              		.section	.text.exmc_sdram_autorefresh_number_set,"ax",%progbits
 1873              		.align	1
 1874              		.p2align 2,,3
 1875              		.global	exmc_sdram_autorefresh_number_set
 1876              		.syntax unified
 1877              		.thumb
 1878              		.thumb_func
 1880              	exmc_sdram_autorefresh_number_set:
 1881              	.LVL90:
 1882              	.LFB146:
 879:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 880:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 881:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      set the number of successive auto-refresh command
 882:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_number: the number of successive Auto-refresh cycles will be send, 1~15
 883:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 884:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 885:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 886:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_autorefresh_number_set(uint32_t exmc_number)
 887:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1883              		.loc 1 887 1 is_stmt 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 0
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887              		@ link register save eliminated.
 888:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdcmd;
 1888              		.loc 1 888 5 view .LVU612
 889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 54


 1889              		.loc 1 889 5 view .LVU613
 1890              		.loc 1 889 13 is_stmt 0 view .LVU614
 1891 0000 4FF02042 		mov	r2, #-1610612736
 890:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SDCMD = sdcmd | (uint32_t)((exmc_number << SDCMD_NARF_OFFSET) & EXMC_SDCMD_NARF) ;
 1892              		.loc 1 890 50 view .LVU615
 1893 0004 4001     		lsls	r0, r0, #5
 1894              	.LVL91:
 889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1895              		.loc 1 889 13 view .LVU616
 1896 0006 D2F85031 		ldr	r3, [r2, #336]
 1897              	.LVL92:
 1898              		.loc 1 890 5 is_stmt 1 view .LVU617
 1899              		.loc 1 890 26 is_stmt 0 view .LVU618
 1900 000a 00F4F070 		and	r0, r0, #480
 889:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     sdcmd = EXMC_SDCMD & (~EXMC_SDCMD_NARF);
 1901              		.loc 1 889 11 view .LVU619
 1902 000e 23F4F073 		bic	r3, r3, #480
 1903              	.LVL93:
 1904              		.loc 1 890 24 view .LVU620
 1905 0012 1843     		orrs	r0, r0, r3
 1906              		.loc 1 890 16 view .LVU621
 1907 0014 C2F85001 		str	r0, [r2, #336]
 891:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1908              		.loc 1 891 1 view .LVU622
 1909 0018 7047     		bx	lr
 1910              		.cfi_endproc
 1911              	.LFE146:
 1913 001a 00BF     		.section	.text.exmc_sdram_write_protection_config,"ax",%progbits
 1914              		.align	1
 1915              		.p2align 2,,3
 1916              		.global	exmc_sdram_write_protection_config
 1917              		.syntax unified
 1918              		.thumb
 1919              		.thumb_func
 1921              	exmc_sdram_write_protection_config:
 1922              	.LVL94:
 1923              	.LFB147:
 892:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 893:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 894:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      configure the write protection function
 895:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 896:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 897:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 898:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 899:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 900:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 901:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 902:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sdram_write_protection_config(uint32_t exmc_sdram_device, ControlStatus newvalue)
 903:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1924              		.loc 1 903 1 is_stmt 1 view -0
 1925              		.cfi_startproc
 1926              		@ args = 0, pretend = 0, frame = 0
 1927              		@ frame_needed = 0, uses_anonymous_args = 0
 1928              		@ link register save eliminated.
 904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(ENABLE == newvalue) {
 1929              		.loc 1 904 5 view .LVU624
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 55


 1930              		.loc 1 905 9 view .LVU625
 906:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 907:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) &= ~((uint32_t)EXMC_SDCTL_WPEN);
 1931              		.loc 1 907 9 view .LVU626
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1932              		.loc 1 905 39 is_stmt 0 view .LVU627
 1933 0000 00F12050 		add	r0, r0, #671088640
 1934              	.LVL95:
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1935              		.loc 1 905 39 view .LVU628
 1936 0004 4C30     		adds	r0, r0, #76
 1937              	.LVL96:
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1938              		.loc 1 905 39 view .LVU629
 1939 0006 8000     		lsls	r0, r0, #2
 1940              	.LVL97:
 904:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1941              		.loc 1 904 7 view .LVU630
 1942 0008 0129     		cmp	r1, #1
 905:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDCTL(exmc_sdram_device) |= (uint32_t)EXMC_SDCTL_WPEN;
 1943              		.loc 1 905 39 view .LVU631
 1944 000a 0368     		ldr	r3, [r0]
 1945 000c 0CBF     		ite	eq
 1946 000e 43F40073 		orreq	r3, r3, #512
 1947              		.loc 1 907 39 view .LVU632
 1948 0012 23F40073 		bicne	r3, r3, #512
 1949 0016 0360     		str	r3, [r0]
 908:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 909:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 910:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1950              		.loc 1 910 1 view .LVU633
 1951 0018 7047     		bx	lr
 1952              		.cfi_endproc
 1953              	.LFE147:
 1955 001a 00BF     		.section	.text.exmc_sdram_bankstatus_get,"ax",%progbits
 1956              		.align	1
 1957              		.p2align 2,,3
 1958              		.global	exmc_sdram_bankstatus_get
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1963              	exmc_sdram_bankstatus_get:
 1964              	.LVL98:
 1965              	.LFB148:
 911:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 912:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 913:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get the status of SDRAM device0 or device1
 914:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_sdram_device: specify the SDRAM device
 915:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 916:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICEx(x=0,1)
 917:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 918:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     the status of SDRAM device
 919:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 920:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** uint32_t exmc_sdram_bankstatus_get(uint32_t exmc_sdram_device)
 921:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 1966              		.loc 1 921 1 is_stmt 1 view -0
 1967              		.cfi_startproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 56


 1968              		@ args = 0, pretend = 0, frame = 0
 1969              		@ frame_needed = 0, uses_anonymous_args = 0
 1970              		@ link register save eliminated.
 922:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t sdstat = 0U;
 1971              		.loc 1 922 5 view .LVU635
 923:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 924:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_SDRAM_DEVICE0 == exmc_sdram_device) {
 1972              		.loc 1 924 5 view .LVU636
 925:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 1973              		.loc 1 925 9 view .LVU637
 1974              		.loc 1 925 30 is_stmt 0 view .LVU638
 1975 0000 4FF02043 		mov	r3, #-1610612736
 924:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA0) >> SDSTAT_STA0_OFFSET);
 1976              		.loc 1 924 7 view .LVU639
 1977 0004 0428     		cmp	r0, #4
 1978              		.loc 1 925 30 view .LVU640
 1979 0006 D3F85801 		ldr	r0, [r3, #344]
 1980              	.LVL99:
 1981              		.loc 1 925 16 view .LVU641
 1982 000a 0CBF     		ite	eq
 1983 000c C0F34100 		ubfxeq	r0, r0, #1, #2
 1984              	.LVL100:
 926:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
 927:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         sdstat = ((uint32_t)(EXMC_SDSTAT & EXMC_SDSDAT_STA1) >> SDSTAT_STA1_OFFSET);
 1985              		.loc 1 927 9 is_stmt 1 view .LVU642
 1986              		.loc 1 927 16 is_stmt 0 view .LVU643
 1987 0010 C0F3C100 		ubfxne	r0, r0, #3, #2
 1988              	.LVL101:
 928:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 929:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 930:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     return sdstat;
 1989              		.loc 1 930 5 is_stmt 1 view .LVU644
 931:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 1990              		.loc 1 931 1 is_stmt 0 view .LVU645
 1991 0014 7047     		bx	lr
 1992              		.cfi_endproc
 1993              	.LFE148:
 1995 0016 00BF     		.section	.text.exmc_sqpipsram_read_command_set,"ax",%progbits
 1996              		.align	1
 1997              		.p2align 2,,3
 1998              		.global	exmc_sqpipsram_read_command_set
 1999              		.syntax unified
 2000              		.thumb
 2001              		.thumb_func
 2003              	exmc_sqpipsram_read_command_set:
 2004              	.LVL102:
 2005              	.LFB149:
 932:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 933:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 934:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      set the read command
 935:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  read_command_mode: configure SPI PSRAM read command mode
 936:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 937:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_DISABLE: not SPI mode
 938:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SPI: SPI mode
 939:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_SQPI: SQPI mode
 940:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_READ_MODE_QPI: QPI mode
 941:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  read_wait_cycle: wait cycle number after address phase,0..15
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 57


 942:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  read_command_code: read command for AHB read transfer
 943:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 944:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 945:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 946:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_command_set(uint32_t read_command_mode, uint32_t read_wait_cycle, uint32_t
 947:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2006              		.loc 1 947 1 is_stmt 1 view -0
 2007              		.cfi_startproc
 2008              		@ args = 0, pretend = 0, frame = 0
 2009              		@ frame_needed = 0, uses_anonymous_args = 0
 2010              		@ link register save eliminated.
 948:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t srcmd;
 2011              		.loc 1 948 5 view .LVU647
 949:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     srcmd = (uint32_t) read_command_mode |
 2012              		.loc 1 950 5 view .LVU648
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2013              		.loc 1 951 31 is_stmt 0 view .LVU649
 2014 0000 0904     		lsls	r1, r1, #16
 2015              	.LVL103:
 952:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((read_command_code & EXMC_SRCMD_RCMD));
 2016              		.loc 1 952 33 view .LVU650
 2017 0002 92B2     		uxth	r2, r2
 2018              	.LVL104:
 951:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2019              		.loc 1 951 59 view .LVU651
 2020 0004 01F47021 		and	r1, r1, #983040
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2021              		.loc 1 950 11 view .LVU652
 2022 0008 0243     		orrs	r2, r2, r0
 953:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SRCMD = srcmd;
 2023              		.loc 1 953 16 view .LVU653
 2024 000a 4FF02043 		mov	r3, #-1610612736
 950:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((read_wait_cycle << SRCMD_RWAITCYCLE_OFFSET) & EXMC_SRCMD_RWAITCYCLE) |
 2025              		.loc 1 950 11 view .LVU654
 2026 000e 1143     		orrs	r1, r1, r2
 2027              	.LVL105:
 2028              		.loc 1 953 5 is_stmt 1 view .LVU655
 2029              		.loc 1 953 16 is_stmt 0 view .LVU656
 2030 0010 C3F82013 		str	r1, [r3, #800]
 954:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2031              		.loc 1 954 1 view .LVU657
 2032 0014 7047     		bx	lr
 2033              		.cfi_endproc
 2034              	.LFE149:
 2036 0016 00BF     		.section	.text.exmc_sqpipsram_write_command_set,"ax",%progbits
 2037              		.align	1
 2038              		.p2align 2,,3
 2039              		.global	exmc_sqpipsram_write_command_set
 2040              		.syntax unified
 2041              		.thumb
 2042              		.thumb_func
 2044              	exmc_sqpipsram_write_command_set:
 2045              	.LVL106:
 2046              	.LFB150:
 955:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 956:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 58


 957:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      set the write command
 958:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  write_command_mode: configure SPI PSRAM write command mode
 959:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
 960:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_DISABLE: not SPI mode
 961:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SPI: SPI mode
 962:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_SQPI: SQPI mode
 963:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SQPIPSRAM_WRITE_MODE_QPI: QPI mode
 964:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  write_wait_cycle: wait cycle number after address phase,0..15
 965:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  write_command_code: read command for AHB read transfer
 966:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 967:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 968:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 969:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_command_set(uint32_t write_command_mode, uint32_t write_wait_cycle, uint3
 970:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2047              		.loc 1 970 1 is_stmt 1 view -0
 2048              		.cfi_startproc
 2049              		@ args = 0, pretend = 0, frame = 0
 2050              		@ frame_needed = 0, uses_anonymous_args = 0
 2051              		@ link register save eliminated.
 971:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t swcmd;
 2052              		.loc 1 971 5 view .LVU659
 972:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     swcmd = (uint32_t) write_command_mode |
 2053              		.loc 1 973 5 view .LVU660
 974:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2054              		.loc 1 974 32 is_stmt 0 view .LVU661
 2055 0000 0904     		lsls	r1, r1, #16
 2056              	.LVL107:
 975:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((write_command_code & EXMC_SWCMD_WCMD));
 2057              		.loc 1 975 34 view .LVU662
 2058 0002 92B2     		uxth	r2, r2
 2059              	.LVL108:
 974:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2060              		.loc 1 974 60 view .LVU663
 2061 0004 01F47021 		and	r1, r1, #983040
 973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2062              		.loc 1 973 11 view .LVU664
 2063 0008 0243     		orrs	r2, r2, r0
 976:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SWCMD = swcmd;
 2064              		.loc 1 976 16 view .LVU665
 2065 000a 4FF02043 		mov	r3, #-1610612736
 973:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****             ((write_wait_cycle << SWCMD_WWAITCYCLE_OFFSET) & EXMC_SWCMD_WWAITCYCLE) |
 2066              		.loc 1 973 11 view .LVU666
 2067 000e 1143     		orrs	r1, r1, r2
 2068              	.LVL109:
 2069              		.loc 1 976 5 is_stmt 1 view .LVU667
 2070              		.loc 1 976 16 is_stmt 0 view .LVU668
 2071 0010 C3F83013 		str	r1, [r3, #816]
 977:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2072              		.loc 1 977 1 view .LVU669
 2073 0014 7047     		bx	lr
 2074              		.cfi_endproc
 2075              	.LFE150:
 2077 0016 00BF     		.section	.text.exmc_sqpipsram_read_id_command_send,"ax",%progbits
 2078              		.align	1
 2079              		.p2align 2,,3
 2080              		.global	exmc_sqpipsram_read_id_command_send
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 59


 2081              		.syntax unified
 2082              		.thumb
 2083              		.thumb_func
 2085              	exmc_sqpipsram_read_id_command_send:
 2086              	.LFB151:
 978:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 979:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 980:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      send SPI read ID command
 981:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 982:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 983:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 984:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 985:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_read_id_command_send(void)
 986:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2087              		.loc 1 986 1 is_stmt 1 view -0
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091              		@ link register save eliminated.
 987:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SRCMD |= EXMC_SRCMD_RDID;
 2092              		.loc 1 987 5 view .LVU671
 2093              		.loc 1 987 16 is_stmt 0 view .LVU672
 2094 0000 4FF02042 		mov	r2, #-1610612736
 2095 0004 D2F82033 		ldr	r3, [r2, #800]
 2096 0008 43F00043 		orr	r3, r3, #-2147483648
 2097 000c C2F82033 		str	r3, [r2, #800]
 988:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2098              		.loc 1 988 1 view .LVU673
 2099 0010 7047     		bx	lr
 2100              		.cfi_endproc
 2101              	.LFE151:
 2103 0012 00BF     		.section	.text.exmc_sqpipsram_write_cmd_send,"ax",%progbits
 2104              		.align	1
 2105              		.p2align 2,,3
 2106              		.global	exmc_sqpipsram_write_cmd_send
 2107              		.syntax unified
 2108              		.thumb
 2109              		.thumb_func
 2111              	exmc_sqpipsram_write_cmd_send:
 2112              	.LFB152:
 989:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
 990:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
 991:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      send SPI special command which does not have address and data phase
 992:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
 993:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
 994:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
 995:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
 996:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_sqpipsram_write_cmd_send(void)
 997:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2113              		.loc 1 997 1 is_stmt 1 view -0
 2114              		.cfi_startproc
 2115              		@ args = 0, pretend = 0, frame = 0
 2116              		@ frame_needed = 0, uses_anonymous_args = 0
 2117              		@ link register save eliminated.
 998:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     EXMC_SWCMD |= EXMC_SWCMD_SC;
 2118              		.loc 1 998 5 view .LVU675
 2119              		.loc 1 998 16 is_stmt 0 view .LVU676
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 60


 2120 0000 4FF02042 		mov	r2, #-1610612736
 2121 0004 D2F83033 		ldr	r3, [r2, #816]
 2122 0008 43F00043 		orr	r3, r3, #-2147483648
 2123 000c C2F83033 		str	r3, [r2, #816]
 999:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2124              		.loc 1 999 1 view .LVU677
 2125 0010 7047     		bx	lr
 2126              		.cfi_endproc
 2127              	.LFE152:
 2129 0012 00BF     		.section	.text.exmc_sqpipsram_low_id_get,"ax",%progbits
 2130              		.align	1
 2131              		.p2align 2,,3
 2132              		.global	exmc_sqpipsram_low_id_get
 2133              		.syntax unified
 2134              		.thumb
 2135              		.thumb_func
 2137              	exmc_sqpipsram_low_id_get:
 2138              	.LFB153:
1000:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1001:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1002:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID low data
1003:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
1004:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1005:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     the ID low data
1006:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1007:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_low_id_get(void)
1008:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2139              		.loc 1 1008 1 is_stmt 1 view -0
 2140              		.cfi_startproc
 2141              		@ args = 0, pretend = 0, frame = 0
 2142              		@ frame_needed = 0, uses_anonymous_args = 0
 2143              		@ link register save eliminated.
1009:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     return (EXMC_SIDL);
 2144              		.loc 1 1009 5 view .LVU679
 2145              		.loc 1 1009 13 is_stmt 0 view .LVU680
 2146 0000 4FF02043 		mov	r3, #-1610612736
 2147 0004 D3F84003 		ldr	r0, [r3, #832]
1010:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2148              		.loc 1 1010 1 view .LVU681
 2149 0008 7047     		bx	lr
 2150              		.cfi_endproc
 2151              	.LFE153:
 2153 000a 00BF     		.section	.text.exmc_sqpipsram_high_id_get,"ax",%progbits
 2154              		.align	1
 2155              		.p2align 2,,3
 2156              		.global	exmc_sqpipsram_high_id_get
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	exmc_sqpipsram_high_id_get:
 2162              	.LFB154:
1011:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1012:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1013:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get the EXMC SPI ID high data
1014:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  none
1015:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1016:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     the ID high data
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 61


1017:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1018:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** uint32_t exmc_sqpipsram_high_id_get(void)
1019:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2163              		.loc 1 1019 1 is_stmt 1 view -0
 2164              		.cfi_startproc
 2165              		@ args = 0, pretend = 0, frame = 0
 2166              		@ frame_needed = 0, uses_anonymous_args = 0
 2167              		@ link register save eliminated.
1020:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     return (EXMC_SIDH);
 2168              		.loc 1 1020 5 view .LVU683
 2169              		.loc 1 1020 13 is_stmt 0 view .LVU684
 2170 0000 4FF02043 		mov	r3, #-1610612736
 2171 0004 D3F85003 		ldr	r0, [r3, #848]
1021:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2172              		.loc 1 1021 1 view .LVU685
 2173 0008 7047     		bx	lr
 2174              		.cfi_endproc
 2175              	.LFE154:
 2177 000a 00BF     		.section	.text.exmc_sqpipsram_send_command_state_get,"ax",%progbits
 2178              		.align	1
 2179              		.p2align 2,,3
 2180              		.global	exmc_sqpipsram_send_command_state_get
 2181              		.syntax unified
 2182              		.thumb
 2183              		.thumb_func
 2185              	exmc_sqpipsram_send_command_state_get:
 2186              	.LVL110:
 2187              	.LFB155:
1022:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1023:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1024:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get the bit value of EXMC send write command bit or read ID command
1025:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  send_command_flag: the send command flag
1026:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1027:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_RDID: EXMC_SRCMD_RDID flag bit
1028:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SEND_COMMAND_FLAG_SC: EXMC_SWCMD_SC flag bit
1029:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1030:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     the new value of send command flag
1031:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1032:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** FlagStatus exmc_sqpipsram_send_command_state_get(uint32_t send_command_flag)
1033:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2188              		.loc 1 1033 1 is_stmt 1 view -0
 2189              		.cfi_startproc
 2190              		@ args = 0, pretend = 0, frame = 0
 2191              		@ frame_needed = 0, uses_anonymous_args = 0
 2192              		@ link register save eliminated.
1034:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t flag = 0x00000000U;
 2193              		.loc 1 1034 5 view .LVU687
1035:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1036:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(EXMC_SEND_COMMAND_FLAG_RDID == send_command_flag) {
 2194              		.loc 1 1036 5 view .LVU688
1037:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
 2195              		.loc 1 1037 9 view .LVU689
1036:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         flag = EXMC_SRCMD;
 2196              		.loc 1 1036 7 is_stmt 0 view .LVU690
 2197 0000 B0F1004F 		cmp	r0, #-2147483648
 2198              		.loc 1 1037 14 view .LVU691
 2199 0004 03BF     		ittte	eq
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 62


 2200 0006 4FF02043 		moveq	r3, #-1610612736
 2201 000a D3F82003 		ldreq	r0, [r3, #800]
 2202              	.LVL111:
1038:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else if(EXMC_SEND_COMMAND_FLAG_SC == send_command_flag) {
1039:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         flag = EXMC_SWCMD;
1040:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1041:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2203              		.loc 1 1041 5 is_stmt 1 view .LVU692
1042:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1043:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if(flag & send_command_flag) {
 2204              		.loc 1 1043 5 view .LVU693
1044:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* flag is set */
1045:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return SET;
 2205              		.loc 1 1045 16 is_stmt 0 view .LVU694
 2206 000e C00F     		lsreq	r0, r0, #31
 2207              	.LVL112:
1046:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1047:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* flag is reset */
1048:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return RESET;
 2208              		.loc 1 1048 16 view .LVU695
 2209 0010 0020     		movne	r0, #0
1049:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1050:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2210              		.loc 1 1050 1 view .LVU696
 2211 0012 7047     		bx	lr
 2212              		.cfi_endproc
 2213              	.LFE155:
 2215              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 2216              		.align	1
 2217              		.p2align 2,,3
 2218              		.global	exmc_interrupt_enable
 2219              		.syntax unified
 2220              		.thumb
 2221              		.thumb_func
 2223              	exmc_interrupt_enable:
 2224              	.LVL113:
 2225              	.LFB156:
1051:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1052:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1053:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      enable EXMC interrupt
1054:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank,PC card bank or SDRAM device
1055:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1056:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1057:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1058:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1059:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1060:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1061:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1062:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1063:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1064:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1065:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1066:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1067:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1068:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
1069:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1070:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_interrupt_enable(uint32_t exmc_bank, uint32_t interrupt)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 63


1071:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2226              		.loc 1 1071 1 is_stmt 1 view -0
 2227              		.cfi_startproc
 2228              		@ args = 0, pretend = 0, frame = 0
 2229              		@ frame_needed = 0, uses_anonymous_args = 0
 2230              		@ link register save eliminated.
1072:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2231              		.loc 1 1072 5 view .LVU698
 2232              		.loc 1 1072 73 is_stmt 0 view .LVU699
 2233 0000 431E     		subs	r3, r0, #1
 2234              		.loc 1 1072 7 view .LVU700
 2235 0002 022B     		cmp	r3, #2
 2236 0004 06D8     		bhi	.L77
1073:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1074:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) |= interrupt;
 2237              		.loc 1 1074 9 is_stmt 1 view .LVU701
 2238              		.loc 1 1074 33 is_stmt 0 view .LVU702
 2239 0006 4001     		lsls	r0, r0, #5
 2240              	.LVL114:
 2241              		.loc 1 1074 33 view .LVU703
 2242 0008 00F12040 		add	r0, r0, #-1610612736
 2243 000c 436C     		ldr	r3, [r0, #68]
 2244              	.LVL115:
 2245              		.loc 1 1074 33 view .LVU704
 2246 000e 1943     		orrs	r1, r1, r3
 2247              	.LVL116:
 2248              		.loc 1 1074 33 view .LVU705
 2249 0010 4164     		str	r1, [r0, #68]
 2250 0012 7047     		bx	lr
 2251              	.LVL117:
 2252              	.L77:
1075:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1076:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1077:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REIE;
 2253              		.loc 1 1077 9 is_stmt 1 view .LVU706
 2254              		.loc 1 1077 20 is_stmt 0 view .LVU707
 2255 0014 4FF02042 		mov	r2, #-1610612736
 2256 0018 D2F85431 		ldr	r3, [r2, #340]
 2257 001c 43F48043 		orr	r3, r3, #16384
 2258 0020 C2F85431 		str	r3, [r2, #340]
1078:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1079:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2259              		.loc 1 1079 1 view .LVU708
 2260 0024 7047     		bx	lr
 2261              		.cfi_endproc
 2262              	.LFE156:
 2264 0026 00BF     		.section	.text.exmc_interrupt_disable,"ax",%progbits
 2265              		.align	1
 2266              		.p2align 2,,3
 2267              		.global	exmc_interrupt_disable
 2268              		.syntax unified
 2269              		.thumb
 2270              		.thumb_func
 2272              	exmc_interrupt_disable:
 2273              	.LVL118:
 2274              	.LFB157:
1080:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 64


1081:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1082:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      disable EXMC interrupt
1083:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1084:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1085:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1086:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1087:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1088:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1089:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1090:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  interrupt: specify EXMC interrupt flag
1091:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1092:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1093:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1094:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1095:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1096:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1097:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
1098:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1099:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_interrupt_disable(uint32_t exmc_bank, uint32_t interrupt)
1100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2275              		.loc 1 1100 1 is_stmt 1 view -0
 2276              		.cfi_startproc
 2277              		@ args = 0, pretend = 0, frame = 0
 2278              		@ frame_needed = 0, uses_anonymous_args = 0
 2279              		@ link register save eliminated.
1101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2280              		.loc 1 1101 5 view .LVU710
 2281              		.loc 1 1101 73 is_stmt 0 view .LVU711
 2282 0000 431E     		subs	r3, r0, #1
 2283              		.loc 1 1101 7 view .LVU712
 2284 0002 022B     		cmp	r3, #2
 2285 0004 07D8     		bhi	.L80
1102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~interrupt;
 2286              		.loc 1 1103 9 is_stmt 1 view .LVU713
 2287              		.loc 1 1103 33 is_stmt 0 view .LVU714
 2288 0006 4001     		lsls	r0, r0, #5
 2289              	.LVL119:
 2290              		.loc 1 1103 33 view .LVU715
 2291 0008 00F12040 		add	r0, r0, #-1610612736
 2292 000c 436C     		ldr	r3, [r0, #68]
 2293              	.LVL120:
 2294              		.loc 1 1103 33 view .LVU716
 2295 000e 23EA0101 		bic	r1, r3, r1
 2296              	.LVL121:
 2297              		.loc 1 1103 33 view .LVU717
 2298 0012 4164     		str	r1, [r0, #68]
 2299 0014 7047     		bx	lr
 2300              	.LVL122:
 2301              	.L80:
1104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDARI &= ~EXMC_SDARI_REIE;
 2302              		.loc 1 1106 9 is_stmt 1 view .LVU718
 2303              		.loc 1 1106 20 is_stmt 0 view .LVU719
 2304 0016 4FF02042 		mov	r2, #-1610612736
 2305 001a D2F85431 		ldr	r3, [r2, #340]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 65


 2306 001e 23F48043 		bic	r3, r3, #16384
 2307 0022 C2F85431 		str	r3, [r2, #340]
1107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2308              		.loc 1 1108 1 view .LVU720
 2309 0026 7047     		bx	lr
 2310              		.cfi_endproc
 2311              	.LFE157:
 2313              		.section	.text.exmc_flag_get,"ax",%progbits
 2314              		.align	1
 2315              		.p2align 2,,3
 2316              		.global	exmc_flag_get
 2317              		.syntax unified
 2318              		.thumb
 2319              		.thumb_func
 2321              	exmc_flag_get:
 2322              	.LVL123:
 2323              	.LFB158:
1109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get EXMC flag status
1112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
1117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** FlagStatus exmc_flag_get(uint32_t exmc_bank, uint32_t flag)
1131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2324              		.loc 1 1131 1 is_stmt 1 view -0
 2325              		.cfi_startproc
 2326              		@ args = 0, pretend = 0, frame = 0
 2327              		@ frame_needed = 0, uses_anonymous_args = 0
 2328              		@ link register save eliminated.
1132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U;
 2329              		.loc 1 1132 5 view .LVU722
1133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2330              		.loc 1 1134 5 view .LVU723
 2331              		.loc 1 1134 73 is_stmt 0 view .LVU724
 2332 0000 431E     		subs	r3, r0, #1
 2333              		.loc 1 1134 7 view .LVU725
 2334 0002 022B     		cmp	r3, #2
 2335 0004 09D8     		bhi	.L83
1135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 66


1136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2336              		.loc 1 1136 9 is_stmt 1 view .LVU726
 2337              		.loc 1 1136 18 is_stmt 0 view .LVU727
 2338 0006 4001     		lsls	r0, r0, #5
 2339              	.LVL124:
 2340              		.loc 1 1136 18 view .LVU728
 2341 0008 00F12040 		add	r0, r0, #-1610612736
 2342              		.loc 1 1136 16 view .LVU729
 2343 000c 436C     		ldr	r3, [r0, #68]
 2344              	.LVL125:
 2345              	.L84:
1137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         status = EXMC_SDSTAT;
1140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((status & flag) != (uint32_t)flag) {
 2346              		.loc 1 1142 5 is_stmt 1 view .LVU730
 2347              		.loc 1 1142 7 is_stmt 0 view .LVU731
 2348 000e 31EA0303 		bics	r3, r1, r3
 2349              	.LVL126:
1143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* flag is reset */
1144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return RESET;
1145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* flag is set */
1147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return SET;
1148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2350              		.loc 1 1149 1 view .LVU732
 2351 0012 0CBF     		ite	eq
 2352 0014 0120     		moveq	r0, #1
 2353 0016 0020     		movne	r0, #0
 2354 0018 7047     		bx	lr
 2355              	.LVL127:
 2356              	.L83:
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2357              		.loc 1 1139 9 is_stmt 1 view .LVU733
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2358              		.loc 1 1139 16 is_stmt 0 view .LVU734
 2359 001a 4FF02043 		mov	r3, #-1610612736
 2360 001e D3F85831 		ldr	r3, [r3, #344]
 2361              	.LVL128:
1139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2362              		.loc 1 1139 16 view .LVU735
 2363 0022 F4E7     		b	.L84
 2364              		.cfi_endproc
 2365              	.LFE158:
 2367              		.section	.text.exmc_flag_clear,"ax",%progbits
 2368              		.align	1
 2369              		.p2align 2,,3
 2370              		.global	exmc_flag_clear
 2371              		.syntax unified
 2372              		.thumb
 2373              		.thumb_func
 2375              	exmc_flag_clear:
 2376              	.LVL129:
 2377              	.LFB159:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 67


1150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      clear EXMC flag status
1153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PCCARD bank or SDRAM device
1154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  flag: EXMC status and flag
1161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
1163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
1164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
1165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
1166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_REFRESH: refresh error interrupt flag
1167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_FLAG_NREADY: not ready status
1168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
1170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_flag_clear(uint32_t exmc_bank, uint32_t flag)
1172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2378              		.loc 1 1172 1 is_stmt 1 view -0
 2379              		.cfi_startproc
 2380              		@ args = 0, pretend = 0, frame = 0
 2381              		@ frame_needed = 0, uses_anonymous_args = 0
 2382              		@ link register save eliminated.
1173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2383              		.loc 1 1173 5 view .LVU737
 2384              		.loc 1 1173 73 is_stmt 0 view .LVU738
 2385 0000 431E     		subs	r3, r0, #1
 2386              		.loc 1 1173 7 view .LVU739
 2387 0002 022B     		cmp	r3, #2
 2388 0004 07D8     		bhi	.L86
1174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~flag;
 2389              		.loc 1 1175 9 is_stmt 1 view .LVU740
 2390              		.loc 1 1175 33 is_stmt 0 view .LVU741
 2391 0006 4001     		lsls	r0, r0, #5
 2392              	.LVL130:
 2393              		.loc 1 1175 33 view .LVU742
 2394 0008 00F12040 		add	r0, r0, #-1610612736
 2395 000c 436C     		ldr	r3, [r0, #68]
 2396              	.LVL131:
 2397              		.loc 1 1175 33 view .LVU743
 2398 000e 23EA0101 		bic	r1, r3, r1
 2399              	.LVL132:
 2400              		.loc 1 1175 33 view .LVU744
 2401 0012 4164     		str	r1, [r0, #68]
 2402 0014 7047     		bx	lr
 2403              	.LVL133:
 2404              	.L86:
1176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDSTAT &= ~flag;
 2405              		.loc 1 1178 9 is_stmt 1 view .LVU745
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 68


 2406              		.loc 1 1178 21 is_stmt 0 view .LVU746
 2407 0016 4FF02042 		mov	r2, #-1610612736
 2408 001a D2F85831 		ldr	r3, [r2, #344]
 2409 001e 23EA0101 		bic	r1, r3, r1
 2410              	.LVL134:
 2411              		.loc 1 1178 21 view .LVU747
 2412 0022 C2F85811 		str	r1, [r2, #344]
1179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2413              		.loc 1 1180 1 view .LVU748
 2414 0026 7047     		bx	lr
 2415              		.cfi_endproc
 2416              	.LFE159:
 2418              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 2419              		.align	1
 2420              		.p2align 2,,3
 2421              		.global	exmc_interrupt_flag_get
 2422              		.syntax unified
 2423              		.thumb
 2424              		.thumb_func
 2426              	exmc_interrupt_flag_get:
 2427              	.LVL135:
 2428              	.LFB160:
1181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      get EXMC interrupt flag
1184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     FlagStatus: SET or RESET
1199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t exmc_bank, uint32_t interrupt)
1201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2429              		.loc 1 1201 1 is_stmt 1 view -0
 2430              		.cfi_startproc
 2431              		@ args = 0, pretend = 0, frame = 0
 2432              		@ frame_needed = 0, uses_anonymous_args = 0
 2433              		@ link register save eliminated.
1202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     uint32_t status = 0x00000000U, interrupt_enable = 0x00000000U, interrupt_state = 0x00000000U;
 2434              		.loc 1 1202 5 view .LVU750
1203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2435              		.loc 1 1204 5 view .LVU751
 2436              		.loc 1 1204 73 is_stmt 0 view .LVU752
 2437 0000 431E     		subs	r3, r0, #1
 2438              		.loc 1 1204 7 view .LVU753
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 69


 2439 0002 022B     		cmp	r3, #2
 2440 0004 0CD8     		bhi	.L89
1205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         status = EXMC_NPINTEN(exmc_bank);
 2441              		.loc 1 1206 9 is_stmt 1 view .LVU754
 2442              		.loc 1 1206 18 is_stmt 0 view .LVU755
 2443 0006 4201     		lsls	r2, r0, #5
 2444 0008 02F12042 		add	r2, r2, #-1610612736
 2445              		.loc 1 1206 16 view .LVU756
 2446 000c 536C     		ldr	r3, [r2, #68]
 2447              	.LVL136:
1207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         interrupt_state = (status & (interrupt >> INTEN_INTS_OFFSET));
 2448              		.loc 1 1207 9 is_stmt 1 view .LVU757
 2449              		.loc 1 1207 25 is_stmt 0 view .LVU758
 2450 000e 03EAD102 		and	r2, r3, r1, lsr #3
 2451              	.LVL137:
 2452              	.L90:
1208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         status = EXMC_SDARI;
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
1212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     interrupt_enable = (status & interrupt);
 2453              		.loc 1 1214 5 is_stmt 1 view .LVU759
1215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((interrupt_enable) && (interrupt_state)) {
 2454              		.loc 1 1216 5 view .LVU760
 2455              		.loc 1 1216 7 is_stmt 0 view .LVU761
 2456 0012 13EA0100 		ands	r0, r3, r1
 2457              	.LVL138:
 2458              		.loc 1 1216 7 view .LVU762
 2459 0016 02D0     		beq	.L91
1217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* interrupt flag is set */
1218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return SET;
1219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* interrupt flag is reset */
1221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         return RESET;
 2460              		.loc 1 1221 16 discriminator 1 view .LVU763
 2461 0018 101E     		subs	r0, r2, #0
 2462              	.LVL139:
 2463              		.loc 1 1221 16 discriminator 1 view .LVU764
 2464 001a 18BF     		it	ne
 2465 001c 0120     		movne	r0, #1
 2466              	.L91:
1222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2467              		.loc 1 1223 1 view .LVU765
 2468 001e 7047     		bx	lr
 2469              	.LVL140:
 2470              	.L89:
1210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2471              		.loc 1 1210 9 is_stmt 1 view .LVU766
1210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         interrupt_state = (EXMC_SDSTAT & EXMC_SDSDAT_REIF);
 2472              		.loc 1 1210 16 is_stmt 0 view .LVU767
 2473 0020 4FF02042 		mov	r2, #-1610612736
 2474 0024 D2F85431 		ldr	r3, [r2, #340]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 70


 2475              	.LVL141:
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2476              		.loc 1 1211 9 is_stmt 1 view .LVU768
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2477              		.loc 1 1211 28 is_stmt 0 view .LVU769
 2478 0028 D2F85821 		ldr	r2, [r2, #344]
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2479              		.loc 1 1211 25 view .LVU770
 2480 002c 02F00102 		and	r2, r2, #1
 2481              	.LVL142:
1211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
 2482              		.loc 1 1211 25 view .LVU771
 2483 0030 EFE7     		b	.L90
 2484              		.cfi_endproc
 2485              	.LFE160:
 2487 0032 00BF     		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 2488              		.align	1
 2489              		.p2align 2,,3
 2490              		.global	exmc_interrupt_flag_clear
 2491              		.syntax unified
 2492              		.thumb
 2493              		.thumb_func
 2495              	exmc_interrupt_flag_clear:
 2496              	.LVL143:
 2497              	.LFB161:
1224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** 
1225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** /*!
1226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \brief      clear EXMC interrupt flag
1227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  exmc_bank: specify the NAND bank , PC card bank or SDRAM device
1228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
1230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
1231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
1232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE0: the SDRAM device0
1233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_DEVICE1: the SDRAM device1
1234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[in]  interrupt: EXMC interrupt flag
1235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****                 only one parameter can be selected which is shown as below:
1236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_RISE: rising edge interrupt and flag
1237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_LEVEL: high-level interrupt and flag
1238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FLAG_FALL: falling edge interrupt and flag
1239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****       \arg        EXMC_SDRAM_INT_FLAG_REFRESH: refresh error interrupt and flag
1240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \param[out] none
1241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     \retval     none
1242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** */
1243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** void exmc_interrupt_flag_clear(uint32_t exmc_bank, uint32_t interrupt)
1244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** {
 2498              		.loc 1 1244 1 is_stmt 1 view -0
 2499              		.cfi_startproc
 2500              		@ args = 0, pretend = 0, frame = 0
 2501              		@ frame_needed = 0, uses_anonymous_args = 0
 2502              		@ link register save eliminated.
1245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     if((EXMC_BANK1_NAND == exmc_bank) || (EXMC_BANK2_NAND == exmc_bank) || (EXMC_BANK3_PCCARD == ex
 2503              		.loc 1 1245 5 view .LVU773
 2504              		.loc 1 1245 73 is_stmt 0 view .LVU774
 2505 0000 431E     		subs	r3, r0, #1
 2506              		.loc 1 1245 7 view .LVU775
 2507 0002 022B     		cmp	r3, #2
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 71


 2508 0004 07D8     		bhi	.L94
1246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* NAND bank1,bank2 or PC card bank3 */
1247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_NPINTEN(exmc_bank) &= ~(interrupt >> INTEN_INTS_OFFSET);
 2509              		.loc 1 1247 9 is_stmt 1 view .LVU776
 2510              		.loc 1 1247 33 is_stmt 0 view .LVU777
 2511 0006 4001     		lsls	r0, r0, #5
 2512              	.LVL144:
 2513              		.loc 1 1247 33 view .LVU778
 2514 0008 00F12040 		add	r0, r0, #-1610612736
 2515 000c 436C     		ldr	r3, [r0, #68]
 2516              	.LVL145:
 2517              		.loc 1 1247 33 view .LVU779
 2518 000e 23EAD101 		bic	r1, r3, r1, lsr #3
 2519              	.LVL146:
 2520              		.loc 1 1247 33 view .LVU780
 2521 0012 4164     		str	r1, [r0, #68]
 2522 0014 7047     		bx	lr
 2523              	.LVL147:
 2524              	.L94:
1248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     } else {
1249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         /* SDRAM device0 or device1 */
1250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****         EXMC_SDARI |= EXMC_SDARI_REC;
 2525              		.loc 1 1250 9 is_stmt 1 view .LVU781
 2526              		.loc 1 1250 20 is_stmt 0 view .LVU782
 2527 0016 4FF02042 		mov	r2, #-1610612736
 2528 001a D2F85431 		ldr	r3, [r2, #340]
 2529 001e 43F00103 		orr	r3, r3, #1
 2530 0022 C2F85431 		str	r3, [r2, #340]
1251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c ****     }
1252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_exmc.c **** }
 2531              		.loc 1 1252 1 view .LVU783
 2532 0026 7047     		bx	lr
 2533              		.cfi_endproc
 2534              	.LFE161:
 2536              		.text
 2537              	.Letext0:
 2538              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 2539              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 2540              		.file 4 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
 2541              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_exmc.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 72


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_exmc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:18     .text.exmc_norsram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:25     .text.exmc_norsram_deinit:0000000000000000 exmc_norsram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:57     .text.exmc_norsram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:64     .text.exmc_norsram_struct_para_init:0000000000000000 exmc_norsram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:151    .text.exmc_norsram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:158    .text.exmc_norsram_init:0000000000000000 exmc_norsram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:333    .text.exmc_norsram_init:00000000000000c0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:338    .text.exmc_norsram_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:345    .text.exmc_norsram_enable:0000000000000000 exmc_norsram_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:370    .text.exmc_norsram_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:377    .text.exmc_norsram_disable:0000000000000000 exmc_norsram_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:402    .text.exmc_nand_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:409    .text.exmc_nand_deinit:0000000000000000 exmc_nand_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:449    .text.exmc_nand_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:456    .text.exmc_nand_struct_para_init:0000000000000000 exmc_nand_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:516    .text.exmc_nand_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:523    .text.exmc_nand_init:0000000000000000 exmc_nand_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:663    .text.exmc_nand_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:670    .text.exmc_nand_enable:0000000000000000 exmc_nand_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:698    .text.exmc_nand_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:705    .text.exmc_nand_disable:0000000000000000 exmc_nand_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:733    .text.exmc_pccard_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:740    .text.exmc_pccard_deinit:0000000000000000 exmc_pccard_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:776    .text.exmc_pccard_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:783    .text.exmc_pccard_struct_para_init:0000000000000000 exmc_pccard_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:841    .text.exmc_pccard_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:848    .text.exmc_pccard_init:0000000000000000 exmc_pccard_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:988    .text.exmc_pccard_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:995    .text.exmc_pccard_enable:0000000000000000 exmc_pccard_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1014   .text.exmc_pccard_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1021   .text.exmc_pccard_disable:0000000000000000 exmc_pccard_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1040   .text.exmc_sdram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1047   .text.exmc_sdram_deinit:0000000000000000 exmc_sdram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1102   .text.exmc_sdram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1109   .text.exmc_sdram_struct_para_init:0000000000000000 exmc_sdram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1174   .text.exmc_sdram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1181   .text.exmc_sdram_init:0000000000000000 exmc_sdram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1410   .text.exmc_sdram_struct_command_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1417   .text.exmc_sdram_struct_command_para_init:0000000000000000 exmc_sdram_struct_command_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1441   .text.exmc_sqpipsram_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1448   .text.exmc_sqpipsram_deinit:0000000000000000 exmc_sqpipsram_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1480   .text.exmc_sqpipsram_deinit:0000000000000020 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1485   .text.exmc_sqpipsram_struct_para_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1492   .text.exmc_sqpipsram_struct_para_init:0000000000000000 exmc_sqpipsram_struct_para_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1518   .text.exmc_sqpipsram_init:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1525   .text.exmc_sqpipsram_init:0000000000000000 exmc_sqpipsram_init
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1566   .text.exmc_norsram_consecutive_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1573   .text.exmc_norsram_consecutive_clock_config:0000000000000000 exmc_norsram_consecutive_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1601   .text.exmc_norsram_page_size_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1608   .text.exmc_norsram_page_size_config:0000000000000000 exmc_norsram_page_size_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1638   .text.exmc_nand_ecc_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1645   .text.exmc_nand_ecc_config:0000000000000000 exmc_nand_ecc_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1680   .text.exmc_ecc_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1687   .text.exmc_ecc_get:0000000000000000 exmc_ecc_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1708   .text.exmc_sdram_readsample_enable:0000000000000000 $t
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s 			page 73


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1715   .text.exmc_sdram_readsample_enable:0000000000000000 exmc_sdram_readsample_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1743   .text.exmc_sdram_readsample_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1750   .text.exmc_sdram_readsample_config:0000000000000000 exmc_sdram_readsample_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1783   .text.exmc_sdram_command_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1790   .text.exmc_sdram_command_config:0000000000000000 exmc_sdram_command_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1831   .text.exmc_sdram_refresh_count_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1838   .text.exmc_sdram_refresh_count_set:0000000000000000 exmc_sdram_refresh_count_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1873   .text.exmc_sdram_autorefresh_number_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1880   .text.exmc_sdram_autorefresh_number_set:0000000000000000 exmc_sdram_autorefresh_number_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1914   .text.exmc_sdram_write_protection_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1921   .text.exmc_sdram_write_protection_config:0000000000000000 exmc_sdram_write_protection_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1956   .text.exmc_sdram_bankstatus_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1963   .text.exmc_sdram_bankstatus_get:0000000000000000 exmc_sdram_bankstatus_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:1996   .text.exmc_sqpipsram_read_command_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2003   .text.exmc_sqpipsram_read_command_set:0000000000000000 exmc_sqpipsram_read_command_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2037   .text.exmc_sqpipsram_write_command_set:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2044   .text.exmc_sqpipsram_write_command_set:0000000000000000 exmc_sqpipsram_write_command_set
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2078   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2085   .text.exmc_sqpipsram_read_id_command_send:0000000000000000 exmc_sqpipsram_read_id_command_send
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2104   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2111   .text.exmc_sqpipsram_write_cmd_send:0000000000000000 exmc_sqpipsram_write_cmd_send
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2130   .text.exmc_sqpipsram_low_id_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2137   .text.exmc_sqpipsram_low_id_get:0000000000000000 exmc_sqpipsram_low_id_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2154   .text.exmc_sqpipsram_high_id_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2161   .text.exmc_sqpipsram_high_id_get:0000000000000000 exmc_sqpipsram_high_id_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2178   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2185   .text.exmc_sqpipsram_send_command_state_get:0000000000000000 exmc_sqpipsram_send_command_state_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2216   .text.exmc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2223   .text.exmc_interrupt_enable:0000000000000000 exmc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2265   .text.exmc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2272   .text.exmc_interrupt_disable:0000000000000000 exmc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2314   .text.exmc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2321   .text.exmc_flag_get:0000000000000000 exmc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2368   .text.exmc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2375   .text.exmc_flag_clear:0000000000000000 exmc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2419   .text.exmc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2426   .text.exmc_interrupt_flag_get:0000000000000000 exmc_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2488   .text.exmc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc5aS9RE.s:2495   .text.exmc_interrupt_flag_clear:0000000000000000 exmc_interrupt_flag_clear

NO UNDEFINED SYMBOLS
