{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "580c191e",
   "metadata": {},
   "source": [
    "# Getting Started with Netlist Carpentry\n",
    "This is a simple example notebook that shows how you can use the Netlist Carpentry framework to analyze and modify your digital netlist.\n",
    "This example comprises the basic steps on how to use the framework in general.\n",
    "\n",
    "## Check installation\n",
    "- First check whether the installation of Netlist Carpentry has been successful.\n",
    "- Execute the cell below to check if the package has been installed correctly!\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> If you get a warning that Yosys is not found, don't panic. A common solution is found in the <b>Check Yosys</b> cell below.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "91e41bca",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Hello World!\n",
      "Package netlist_carpentry is installed and seems to work!\n"
     ]
    }
   ],
   "source": [
    "import netlist_carpentry\n",
    "\n",
    "print(\"Hello World!\")\n",
    "print(f\"Package {netlist_carpentry.__name__} is installed and seems to work!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9a78f4c",
   "metadata": {},
   "source": [
    "## Check Yosys\n",
    "- Currently, Yosys is required for Netlist Carpentry, as it performs a small synthesis on the input Verilog code.\n",
    "- Execute the cell below to check if Yosys is installed and working correctly!\n",
    "- If the cell raises an OSError, try following the description of the error, by either installing Yosys (if it is not already installed) or letting Jupyter know where to find Yosys by modifying the `PATH` variable via os.environ[\"PATH\"] (this change is only temporary and will not affect the global/system-wide path variable). Workaround for this case:\n",
    "\n",
    "```python\n",
    "  import os\n",
    "  import shutil\n",
    "  from pathlib import Path\n",
    "\n",
    "  custom_yosys_prog_path = Path(shutil.which(\"yosys\")).parent  # \"parent\", because the directory is required\n",
    "  os.environ[\"PATH\"] += os.pathsep + str(custom_yosys_prog_path)\n",
    "```\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> Theoretically, Netlist Carpentry could be used without Yosys.\n",
    "  In this case, no Verilog files can be read in, and circuits can only be built inside the Netlist Carpentry framework using the corresponding methods to create modules with wires, ports and instances.\n",
    "  However, as this is usually not the case, Yosys is assumed as a prerequisite hereinafter.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "f781d2bb",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Successfully found Yosys! This is the path to Yosys: /progs/linux/EDA/openEDA/bin/yosys\n"
     ]
    }
   ],
   "source": [
    "import shutil\n",
    "\n",
    "yosys_path = shutil.which(\"yosys\")\n",
    "if yosys_path is None:\n",
    "    raise OSError('Yosys was not found!\\n\\tIf Yosys is not installed, please install it first.\\n\\tAlternatively, if Yosys is installed and Jupyter was just unable to find Yosys, please add Yosys to your PATH variable.\\n\\tYou could do this at the beginning of each notebook:\\n\\n\\t\\timport os\\n\\n\\t\\tcustom_yosys_prog_path = <path_to_your_yosys_installation>\\n\\t\\tos.environ[\"PATH\"] += os.pathsep + custom_yosys_prog_path\\n\\n\\tTo find the path to your Yosys installation run \"which yosys\" in a terminal!')\n",
    "else:\n",
    "    print(f\"Successfully found Yosys! This is the path to Yosys: {yosys_path}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bfbdb103",
   "metadata": {},
   "source": [
    "## Reading Verilog designs\n",
    "- Netlist Carpentry is able to read Verilog designs and interpret them as circuits.\n",
    "- For this, a small synthesis is executed using [Yosys](https://github.com/YosysHQ/yosys), resulting in a generic netlist in JSON format.\n",
    "- Precondition: the Verilog design is syntactically correct.\n",
    "- Execute the cell below to make Netlist Carpentry read the provided Verilog file and transform it into a [Circuit Object](../src/netlist_carpentry/core/circuit.py).\n",
    "\n",
    "<div class=\"admonition info alert alert-info\">\n",
    "  <strong>Info:</strong> Netlist Carpentry uses Yosys to preprocess the design.\n",
    "  By default, any output from Yosys will be suppressed.\n",
    "  If you want to see the output from Yosys, add <b>verbose=True</b> as parameter to the <b>netlist_carpentry.read</b> function call.\n",
    "</div>\n",
    "\n",
    "<div class=\"admonition warning alert alert-warning\" style=\"color: darkred;\">\n",
    "  <strong>Warning:</strong> Yosys must be installed and executable via <b>yosys</b> in the command line.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "0b63cc90",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Reading circuit from Verilog file 'simpleAdder.v' with custom circuit name Adder Circuit...\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "                                                                 \r"
     ]
    }
   ],
   "source": [
    "# Without Yosys output:\n",
    "print(\"Reading circuit from Verilog file 'simpleAdder.v' with custom circuit name Adder Circuit...\")\n",
    "circuit = netlist_carpentry.read(\"files/simpleAdder.v\", top=\"simpleAdder\", circuit_name=\"Adder Circuit\")\n",
    "\n",
    "# With Yosys output -- uncomment the following line by removing the '#':\n",
    "# circuit = netlist_carpentry.read(\"files/simpleAdder.v\", top=\"simpleAdder\", circuit_name=\"Adder Circuit\", verbose=True)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1d07acbd",
   "metadata": {},
   "source": [
    "## Structure of the Circuit class\n",
    "\n",
    "The circuit object contains all modules that belong to the circuit as defined in the HDL source.\n",
    "In addition, the Circuit class also supports setting a top module.\n",
    "\n",
    "```mermaid\n",
    "classDiagram\n",
    "\n",
    "\n",
    "class Circuit {\n",
    "    + modules: Dict[str, Module]\n",
    "    + top: Module\n",
    "    + module_count: NonNegativeInt\n",
    "    + set_top(module_name: str)\n",
    "}\n",
    "\n",
    "Circuit \"1\" *-- \"0..*\" Module\n",
    "\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d25dae31",
   "metadata": {},
   "source": [
    "## Access the contents of the read circuit\n",
    "- The circuit object contains all information about the read netlist, i.e. all modules from the netlist and their contents.\n",
    "- The circuit's content can be accessed via its attributes.\n",
    "- This is presented exemplarily in the cell below for the number of modules in the circuit and the name of the top module."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "7f657286",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The circuit consists of 1 module(s)!\n",
      "The circuit contains modules with the following names: simpleAdder!\n",
      "The top module of the circuit has the name simpleAdder!\n"
     ]
    }
   ],
   "source": [
    "number_of_modules = circuit.module_count\n",
    "print(f\"The circuit consists of {number_of_modules} module(s)!\")\n",
    "\n",
    "module_names = \", \".join(circuit.modules.keys())\n",
    "print(f\"The circuit contains modules with the following names: {module_names}!\")\n",
    "\n",
    "top_name = circuit.top.name\n",
    "print(f\"The top module of the circuit has the name {top_name}!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef5464c9",
   "metadata": {},
   "source": [
    "## Take a look inside\n",
    "- Retrieve a module from the circuit either by using `Circuit.get_module()` or directly via the circuit's attribute `Circuit.modules[<module_name>]`, as shown below.\n",
    "- The name of the module can be retrieved via `Module.name`, the number of instances (primitive instances and module instances in the netlist) can be retrieved via `len(Module.instances)`, the number of ports can be retrieved via `len(Module.ports)`, the number of wires can be retrieved via `len(Module.wires)`.\n",
    "\n",
    "<div class=\"alert alert-warning\" style=\"color: darkred;\">\n",
    "  <strong>Warning:</strong> Direct references to modules may throw an error if the requested module does not exist.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "7ad76274",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "The top module 'simpleAdder' has 4 instances, 6 ports and 8 wires!\n",
      "The top module 'simpleAdder' still has 4 instances, 6 ports and 8 wires!\n",
      "No module with name 'unknown_module' is present!\n"
     ]
    }
   ],
   "source": [
    "# Access via `Circuit.get_module()` (safe method)\n",
    "top_module = circuit.get_module(top_name)\n",
    "print(f\"The top module '{top_module.name}' has {len(top_module.instances)} instances, {len(top_module.ports)} ports and {len(top_module.wires)} wires!\")\n",
    "\n",
    "# Direct access via `Circuit.modules` (unsafe method)\n",
    "top_module = circuit.modules[top_name]\n",
    "print(f\"The top module '{top_module.name}' still has {len(top_module.instances)} instances, {len(top_module.ports)} ports and {len(top_module.wires)} wires!\")\n",
    "\n",
    "# Direct access with a catched exception, if the requested module does not exist\n",
    "try:\n",
    "    unknown_module = circuit.modules[\"unknown_module\"]\n",
    "except KeyError as err_name:\n",
    "    print(f\"No module with name {err_name} is present!\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52060a04",
   "metadata": {},
   "source": [
    "## Write circuit to Verilog\n",
    "- Any loaded circuit can be written back to Verilog using the `write` function, as shown below.\n",
    "- The function takes the circuit object as argument, and optionally the path to write as well as a custom name for the Verilog file.\n",
    "\n",
    "<div class=\"alert alert-warning\" style=\"color: darkred;\">\n",
    "  <strong>Warning:</strong> If the file already exists and the <b>overwrite</b> argument is set to <b>False</b> (or omitted completely), the function will raise an error.\n",
    "</div>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "38298ffa",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Wrote Verilog file 'output/adder_output.v', containing the Verilog representation of the provided circuit.\n"
     ]
    }
   ],
   "source": [
    "netlist_carpentry.write(circuit, output_file_path=\"output/adder_output.v\", overwrite=True)\n",
    "print(\"Wrote Verilog file 'output/adder_output.v', containing the Verilog representation of the provided circuit.\")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "243cc6c2",
   "metadata": {},
   "source": [
    "- Alternatively, use `Circuit.write` as a shortcut for the same effect, as shown below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "3a07dd0d",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Wrote Verilog file 'output/adder_output_2.v', containing the Verilog representation of the provided circuit.\n"
     ]
    }
   ],
   "source": [
    "circuit.write(\"output/adder_output_2.v\", overwrite=True)\n",
    "print(\"Wrote Verilog file 'output/adder_output_2.v', containing the Verilog representation of the provided circuit.\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "netlist-carpentry",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
