Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 17 02:32:05 2024
| Host         : LAPTOP-C9J81LRQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stopwatch_timing_summary_routed.rpt -pb stopwatch_timing_summary_routed.pb -rpx stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: pause (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count/pause_flag_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count/pause_flag_reg_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: divide/faster_temp_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: divide/one_temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.007        0.000                      0                   54        0.292        0.000                      0                   54        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.007        0.000                      0                   54        0.292        0.000                      0                   54        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.007ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.966ns (24.220%)  route 3.022ns (75.780%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  divide/one_counter_reg[20]/Q
                         net (fo=2, routed)           0.875     6.432    divide/one_counter[20]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.731 r  divide/one_counter[25]_i_4/O
                         net (fo=1, routed)           0.781     7.513    divide/one_counter[25]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  divide/one_counter[25]_i_2/O
                         net (fo=26, routed)          1.366     9.003    divide/one_counter[25]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.127 r  divide/one_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.127    divide/one_counter_0[19]
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[19]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.031    15.134    divide/one_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  6.007    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.996ns (24.786%)  route 3.022ns (75.214%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  divide/one_counter_reg[20]/Q
                         net (fo=2, routed)           0.875     6.432    divide/one_counter[20]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.731 r  divide/one_counter[25]_i_4/O
                         net (fo=1, routed)           0.781     7.513    divide/one_counter[25]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  divide/one_counter[25]_i_2/O
                         net (fo=26, routed)          1.366     9.003    divide/one_counter[25]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.154     9.157 r  divide/one_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.157    divide/one_counter_0[25]
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[25]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.075    15.178    divide/one_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  6.021    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.966ns (24.867%)  route 2.919ns (75.133%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.280     8.899    divide/faster_counter[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.023 r  divide/faster_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.023    divide/faster_counter_1[19]
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    divide/clk
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    divide/faster_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.090ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 0.996ns (25.443%)  route 2.919ns (74.557%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.280     8.899    divide/faster_counter[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.154     9.053 r  divide/faster_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.053    divide/faster_counter_1[25]
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    divide/clk
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.075    15.143    divide/faster_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  6.090    

Slack (MET) :             6.197ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.966ns (25.445%)  route 2.830ns (74.555%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.192     8.811    divide/faster_counter[25]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.935 r  divide/faster_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.935    divide/faster_counter_1[13]
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[13]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.029    15.132    divide/faster_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  6.197    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.966ns (25.502%)  route 2.822ns (74.498%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  divide/one_counter_reg[20]/Q
                         net (fo=2, routed)           0.875     6.432    divide/one_counter[20]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.731 r  divide/one_counter[25]_i_4/O
                         net (fo=1, routed)           0.781     7.513    divide/one_counter[25]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  divide/one_counter[25]_i_2/O
                         net (fo=26, routed)          1.166     8.802    divide/one_counter[25]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.926 r  divide/one_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.926    divide/one_counter_0[15]
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[15]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.031    15.134    divide/one_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.217ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.992ns (25.952%)  route 2.830ns (74.048%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.192     8.811    divide/faster_counter[25]_i_2_n_0
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.961 r  divide/faster_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.961    divide/faster_counter_1[18]
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X61Y24         FDCE (Setup_fdce_C_D)        0.075    15.178    divide/faster_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                  6.217    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 divide/one_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.994ns (26.049%)  route 2.822ns (73.951%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 f  divide/one_counter_reg[20]/Q
                         net (fo=2, routed)           0.875     6.432    divide/one_counter[20]
    SLICE_X58Y24         LUT4 (Prop_lut4_I3_O)        0.299     6.731 r  divide/one_counter[25]_i_4/O
                         net (fo=1, routed)           0.781     7.513    divide/one_counter[25]_i_4_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.637 r  divide/one_counter[25]_i_2/O
                         net (fo=26, routed)          1.166     8.802    divide/one_counter[25]_i_2_n_0
    SLICE_X58Y24         LUT2 (Prop_lut2_I0_O)        0.152     8.954 r  divide/one_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.954    divide/one_counter_0[21]
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.501    14.842    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[21]/C
                         clock pessimism              0.296    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)        0.075    15.178    divide/one_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.966ns (25.962%)  route 2.755ns (74.038%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.116     8.735    divide/faster_counter[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.859 r  divide/faster_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.859    divide/faster_counter_1[15]
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    divide/clk
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[15]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.029    15.097    divide/faster_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 divide/faster_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.966ns (26.017%)  route 2.747ns (73.983%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.617     5.138    divide/clk
    SLICE_X61Y24         FDCE                                         r  divide/faster_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  divide/faster_counter_reg[18]/Q
                         net (fo=2, routed)           0.683     6.240    divide/faster_counter[18]
    SLICE_X62Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.539 r  divide/faster_counter[25]_i_5/O
                         net (fo=1, routed)           0.956     7.495    divide/faster_counter[25]_i_5_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.619 r  divide/faster_counter[25]_i_2/O
                         net (fo=26, routed)          1.108     8.727    divide/faster_counter[25]_i_2_n_0
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.851 r  divide/faster_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.851    divide/faster_counter_1[17]
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.502    14.843    divide/clk
    SLICE_X62Y24         FDCE                                         r  divide/faster_counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.031    15.099    divide/faster_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 divide/one_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    divide/clk
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  divide/one_counter_reg[0]/Q
                         net (fo=3, routed)           0.197     1.805    divide/one_counter[0]
    SLICE_X58Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  divide/one_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    divide/one_counter_0[0]
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.979    divide/clk
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[0]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.091     1.558    divide/one_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.209%)  route 0.255ns (57.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    divide/clk
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  divide/faster_counter_reg[0]/Q
                         net (fo=3, routed)           0.255     1.864    divide/faster_counter[0]
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  divide/faster_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    divide/faster_counter_1[0]
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    divide/clk
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    divide/faster_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 divide/faster_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.226ns (39.520%)  route 0.346ns (60.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.586     1.469    divide/clk
    SLICE_X62Y20         FDCE                                         r  divide/faster_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  divide/faster_temp_reg/Q
                         net (fo=14, routed)          0.346     1.943    divide/FSM_sequential_LED_counter_reg[0]
    SLICE_X62Y20         LUT2 (Prop_lut2_I1_O)        0.098     2.041 r  divide/faster_temp_i_1/O
                         net (fo=1, routed)           0.000     2.041    divide/faster_temp_i_1_n_0
    SLICE_X62Y20         FDCE                                         r  divide/faster_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.855     1.982    divide/clk
    SLICE_X62Y20         FDCE                                         r  divide/faster_temp_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X62Y20         FDCE (Hold_fdce_C_D)         0.107     1.576    divide/faster_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    divide/clk
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divide/faster_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.671    divide/faster_counter[11]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.782 r  divide/faster_counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.943    divide/faster_counter_reg[12]_i_2_n_5
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.051 r  divide/faster_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.051    divide/faster_counter_1[11]
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    divide/clk
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    divide/faster_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 divide/one_temp_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_temp_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.224ns (36.675%)  route 0.387ns (63.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    divide/clk
    SLICE_X58Y20         FDCE                                         r  divide/one_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  divide/one_temp_reg/Q
                         net (fo=15, routed)          0.387     1.983    divide/CLK
    SLICE_X58Y20         LUT2 (Prop_lut2_I1_O)        0.096     2.079 r  divide/one_temp_i_1/O
                         net (fo=1, routed)           0.000     2.079    divide/one_temp_i_1_n_0
    SLICE_X58Y20         FDCE                                         r  divide/one_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    divide/clk
    SLICE_X58Y20         FDCE                                         r  divide/one_temp_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDCE (Hold_fdce_C_D)         0.107     1.575    divide/one_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 divide/one_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.360ns (57.020%)  route 0.271ns (42.980%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.581     1.464    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  divide/one_counter_reg[15]/Q
                         net (fo=2, routed)           0.114     1.719    divide/one_counter[15]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  divide/one_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.157     1.987    divide/one_counter0_carry__2_n_5
    SLICE_X58Y24         LUT2 (Prop_lut2_I1_O)        0.108     2.095 r  divide/one_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.095    divide/one_counter_0[15]
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.848     1.975    divide/clk
    SLICE_X58Y24         FDCE                                         r  divide/one_counter_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X58Y24         FDCE (Hold_fdce_C_D)         0.092     1.556    divide/one_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.583     1.466    divide/clk
    SLICE_X62Y23         FDCE                                         r  divide/faster_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  divide/faster_counter_reg[16]/Q
                         net (fo=2, routed)           0.065     1.672    divide/faster_counter[16]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.780 r  divide/faster_counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.006    divide/faster_counter_reg[16]_i_2_n_4
    SLICE_X62Y23         LUT2 (Prop_lut2_I1_O)        0.110     2.116 r  divide/faster_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.116    divide/faster_counter_1[16]
    SLICE_X62Y23         FDCE                                         r  divide/faster_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.851     1.978    divide/clk
    SLICE_X62Y23         FDCE                                         r  divide/faster_counter_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    divide/faster_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.359ns (55.254%)  route 0.291ns (44.746%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    divide/clk
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divide/faster_counter_reg[8]/Q
                         net (fo=2, routed)           0.065     1.674    divide/faster_counter[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  divide/faster_counter_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.008    divide/faster_counter_reg[8]_i_2_n_4
    SLICE_X62Y21         LUT2 (Prop_lut2_I1_O)        0.110     2.118 r  divide/faster_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.118    divide/faster_counter_1[8]
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.854     1.981    divide/clk
    SLICE_X62Y21         FDCE                                         r  divide/faster_counter_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.092     1.560    divide/faster_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 divide/faster_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/faster_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.393ns (57.733%)  route 0.288ns (42.267%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.585     1.468    divide/clk
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  divide/faster_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.671    divide/faster_counter[11]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.815 r  divide/faster_counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     2.041    divide/faster_counter_reg[12]_i_2_n_4
    SLICE_X62Y22         LUT2 (Prop_lut2_I1_O)        0.108     2.149 r  divide/faster_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.149    divide/faster_counter_1[12]
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.853     1.980    divide/clk
    SLICE_X62Y22         FDCE                                         r  divide/faster_counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X62Y22         FDCE (Hold_fdce_C_D)         0.107     1.575    divide/faster_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 divide/one_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divide/one_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.914%)  route 0.289ns (42.086%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.584     1.467    divide/clk
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  divide/one_counter_reg[7]/Q
                         net (fo=2, routed)           0.128     1.723    divide/one_counter[7]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     1.887 r  divide/one_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     2.048    divide/one_counter0_carry__0_n_5
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.106     2.154 r  divide/one_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.154    divide/one_counter_0[7]
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.852     1.979    divide/clk
    SLICE_X58Y21         FDCE                                         r  divide/one_counter_reg[7]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.107     1.574    divide/one_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y21   divide/faster_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   divide/faster_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   divide/faster_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   divide/faster_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   divide/faster_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   divide/faster_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y23   divide/faster_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   divide/faster_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   divide/faster_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   divide/one_temp_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   divide/faster_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y21   divide/faster_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   divide/faster_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   divide/faster_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   divide/faster_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   divide/faster_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   divide/faster_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   divide/faster_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   divide/faster_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   divide/faster_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y23   divide/faster_counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   divide/faster_counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   divide/faster_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   divide/faster_counter_reg[18]/C



