// Seed: 358896808
module module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    output tri1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input tri id_11,
    input uwire id_12,
    input supply0 id_13
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  `define pp_5 0
  wire id_6;
endmodule
