/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:22 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_TXRX_COARSE_NCO_H__
#define __ADI_APOLLO_BF_TXRX_COARSE_NCO_H__

/*============= D E F I N E S ==============*/
#define RX_COARSE_NCO0_RX_SLICE_0_RX_DIGITAL0                         0x60366000
#define RX_COARSE_NCO1_RX_SLICE_0_RX_DIGITAL0                         0x60367000
#define RX_COARSE_NCO0_RX_SLICE_1_RX_DIGITAL0                         0x60566000
#define RX_COARSE_NCO1_RX_SLICE_1_RX_DIGITAL0                         0x60567000
#define RX_COARSE_NCO0_RX_SLICE_0_RX_DIGITAL1                         0x60B66000
#define RX_COARSE_NCO1_RX_SLICE_0_RX_DIGITAL1                         0x60B67000
#define RX_COARSE_NCO0_RX_SLICE_1_RX_DIGITAL1                         0x60D66000
#define RX_COARSE_NCO1_RX_SLICE_1_RX_DIGITAL1                         0x60D67000
#define TX_COARSE_NCO0_TX_SLICE_0_TX_DIGITAL0                         0x61334000
#define TX_COARSE_NCO1_TX_SLICE_0_TX_DIGITAL0                         0x61335000
#define TX_COARSE_NCO0_TX_SLICE_1_TX_DIGITAL0                         0x61534000
#define TX_COARSE_NCO1_TX_SLICE_1_TX_DIGITAL0                         0x61535000
#define TX_COARSE_NCO0_TX_SLICE_0_TX_DIGITAL1                         0x61B34000
#define TX_COARSE_NCO1_TX_SLICE_0_TX_DIGITAL1                         0x61B35000
#define TX_COARSE_NCO0_TX_SLICE_1_TX_DIGITAL1                         0x61D34000
#define TX_COARSE_NCO1_TX_SLICE_1_TX_DIGITAL1                         0x61D35000

#define REG_DRC_DITHER_TXRX_COARSE_NCO_ADDR(inst)                     ((inst) + 0x00000006)
#define BF_DRC_AMP_DITHER_EN_INFO(inst)                               ((inst) + 0x00000006), 0x00000100
#define BF_DRC_PHASE_DITHER_EN_INFO(inst)                             ((inst) + 0x00000006), 0x00000101

#define REG_TRIG_HOP_CTRL_ADDR(inst)                                  ((inst) + 0x0000000F)
#define BF_AUTOFLIP_INCDIR_TXRX_COARSE_NCO_INFO(inst)                 ((inst) + 0x0000000F), 0x00000100
#define BF_AUTO_INC_DECB_TXRX_COARSE_NCO_INFO(inst)                   ((inst) + 0x0000000F), 0x00000101
#define BF_HOP_CTRL_INIT_TXRX_COARSE_NCO_INFO(inst)                   ((inst) + 0x0000000F), 0x00000102
#define BF_NEXT_HOP_NUMBER_WR_EN_INFO(inst)                           ((inst) + 0x0000000F), 0x00000103

#define REG_TRIG_HOP_STATUS_ADDR(inst)                                ((inst) + 0x00000010)
#define BF_CHDIR_INT_STATUS_TXRX_COARSE_NCO_INFO(inst)                ((inst) + 0x00000010), 0x00000100
#define BF_HOP_INT_STATUS_TXRX_COARSE_NCO_INFO(inst)                  ((inst) + 0x00000010), 0x00000101
#define BF_PROFILE_INT_OUT_INFO(inst)                                 ((inst) + 0x00000010), 0x00000102
#define BF_NEXT_HOP_PNDSTAT_INFO(inst)                                ((inst) + 0x00000010), 0x00000103

#define REG_TRIG_HOP_INT_CTRL_ADDR(inst)                              ((inst) + 0x00000011)
#define BF_HOP_INT_CLR_TXRX_COARSE_NCO_INFO(inst)                     ((inst) + 0x00000011), 0x00000100
#define BF_HOP_INT_MASK_TXRX_COARSE_NCO_INFO(inst)                    ((inst) + 0x00000011), 0x00000101

#define REG_HOP_HIGHLIM_ADDR(inst)                                    ((inst) + 0x00000012)
#define BF_HOP_HIGHLIM_INFO(inst)                                     ((inst) + 0x00000012), 0x00000400

#define REG_HOP_LOWLIM_ADDR(inst)                                     ((inst) + 0x00000013)
#define BF_HOP_LOWLIM_INFO(inst)                                      ((inst) + 0x00000013), 0x00000400

#define REG_HOP_INT_NUM_ADDR(inst)                                    ((inst) + 0x00000014)
#define BF_HOP_INT_NUM_INFO(inst)                                     ((inst) + 0x00000014), 0x00000400

#define REG_NEXT_HOP_NUMBER_ADDR(inst)                                ((inst) + 0x00000015)
#define BF_NEXT_HOP_NUMBER_INFO(inst)                                 ((inst) + 0x00000015), 0x00000400

#define REG_PROFILE_SEL_MODE_TXRX_COARSE_NCO_ADDR(inst)               ((inst) + 0x00000016)
#define BF_PROFILE_SEL_MODE_TXRX_COARSE_NCO_INFO(inst)                ((inst) + 0x00000016), 0x00000200

#define REG_DRC_NCO_CHAN_SEL_CTRL_ADDR(inst)                          ((inst) + 0x00000017)
#define BF_DRC_NCO_CHAN_SEL_MODE_INFO(inst)                           ((inst) + 0x00000017), 0x00000400
#define BF_DRC_NCO_REGMAP_CHAN_SEL_INFO(inst)                         ((inst) + 0x00000017), 0x00000404

#define REG_DRC_PROFILE_UPDATE_CTRL_ADDR(inst)                        ((inst) + 0x00000018)
#define BF_DRC_PROFILE_UPDATE_INDEX_INFO(inst)                        ((inst) + 0x00000018), 0x00000400

#define REG_MXR_TEST_MODE_VALUE0_ADDR(inst)                           ((inst) + 0x00000026)
#define BF_MIXER_TEST_MODE_VAL_TXRX_COARSE_NCO_INFO(inst)             ((inst) + 0x00000026), 0x00000E00

#define REG_MXR_TEST_MODE_VALUE1_ADDR(inst)                           ((inst) + 0x00000027)

#define REG_FREQ_COHRNCE_CTRL_ADDR(inst)                              ((inst) + 0x00000028)
#define BF_FREQ_COHRNCE_TXRX_COARSE_NCO_INFO(inst)                    ((inst) + 0x00000028), 0x00000200

#define REG_COARSE_DRC_IF_ADDR(inst)                                  ((inst) + 0x00000029)
#define BF_DRC_IF_MODE_TXRX_COARSE_NCO_INFO(inst)                     ((inst) + 0x00000029), 0x00000200

#define REG_COARSE_DRC_MIXER_CTRL_ADDR(inst)                          ((inst) + 0x0000002A)
#define BF_DRC_MIXER_SEL_INFO(inst)                                   ((inst) + 0x0000002A), 0x00000100
#define BF_CMPLX_MXR_SCALE_EN_INFO(inst)                              ((inst) + 0x0000002A), 0x00000101

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_I0_ADDR(inst)                       ((inst) + 0x0000002C)
#define BF_COARSE_MXR_CLK_OFFSET_I0_INFO(inst)                        ((inst) + 0x0000002C), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_I1_ADDR(inst)                       ((inst) + 0x0000002D)
#define BF_COARSE_MXR_CLK_OFFSET_I1_INFO(inst)                        ((inst) + 0x0000002D), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_I2_ADDR(inst)                       ((inst) + 0x0000002E)
#define BF_COARSE_MXR_CLK_OFFSET_I2_INFO(inst)                        ((inst) + 0x0000002E), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_I3_ADDR(inst)                       ((inst) + 0x0000002F)
#define BF_COARSE_MXR_CLK_OFFSET_I3_INFO(inst)                        ((inst) + 0x0000002F), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_Q0_ADDR(inst)                       ((inst) + 0x00000030)
#define BF_COARSE_MXR_CLK_OFFSET_Q0_INFO(inst)                        ((inst) + 0x00000030), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_Q1_ADDR(inst)                       ((inst) + 0x00000031)
#define BF_COARSE_MXR_CLK_OFFSET_Q1_INFO(inst)                        ((inst) + 0x00000031), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_Q2_ADDR(inst)                       ((inst) + 0x00000032)
#define BF_COARSE_MXR_CLK_OFFSET_Q2_INFO(inst)                        ((inst) + 0x00000032), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_MXR_CLK_OFFSET_Q3_ADDR(inst)                       ((inst) + 0x00000033)
#define BF_COARSE_MXR_CLK_OFFSET_Q3_INFO(inst)                        ((inst) + 0x00000033), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_COARSE_DRC_CLK_BASE_OFFSET_ADDR(inst)                     ((inst) + 0x00000034)
#define BF_COARSE_DRC_BASE_OFFSET_INFO(inst)                          ((inst) + 0x00000034), 0x00000500
#endif /* USE_PRIVATE_BF */

#define REG_COARSE_DRC_CTRL_ADDR(inst)                                ((inst) + 0x00000035)
#define BF_COARSE_DRC_EN_INFO(inst)                                   ((inst) + 0x00000035), 0x00000100
#ifdef USE_PRIVATE_BF
#define BF_COARSE_CLK_OFFSET_WR_EN_INFO(inst)                         ((inst) + 0x00000035), 0x00000101
#endif /* USE_PRIVATE_BF */
#define BF_CDRC_CLK_EN_INFO(inst)                                     ((inst) + 0x00000035), 0x00000102

#define REG_ACTIVE_PROFILE_ADDR(inst)                                 ((inst) + 0x00000036)
#define BF_ACTIVE_PROFILE_INFO(inst)                                  ((inst) + 0x00000036), 0x00000400

#define REG_PCT_RST_CTRL_TXRX_COARSE_NCO_ADDR(inst)                   ((inst) + 0x00000038)
#define BF_TS_RST_MODE_TXRX_COARSE_NCO_INFO(inst)                     ((inst) + 0x00000038), 0x00000100
#define BF_SPI_TS_RST_TXRX_COARSE_NCO_INFO(inst)                      ((inst) + 0x00000038), 0x00000103

#define REG_PCT_RST_STATUS_TXRX_COARSE_NCO_ADDR(inst)                 ((inst) + 0x00000039)
#define BF_RST_DONE_TXRX_COARSE_NCO_INFO(inst)                        ((inst) + 0x00000039), 0x00000100
#define BF_RST_DONE_CLR_TXRX_COARSE_NCO_INFO(inst)                    ((inst) + 0x00000039), 0x00000101

#define REG_PCT_RD_EN_TXRX_COARSE_NCO_ADDR(inst)                      ((inst) + 0x0000003A)
#define BF_TIMESTAMP_READ_EN_TXRX_COARSE_NCO_INFO(inst)               ((inst) + 0x0000003A), 0x00000100

#define REG_PCT_STATUS0_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x0000003B)
#define BF_TIMESTAMP_STATUS_TXRX_COARSE_NCO_INFO(inst)                ((inst) + 0x0000003B), 0x00004000

#define REG_PCT_STATUS1_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x0000003C)

#define REG_PCT_STATUS2_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x0000003D)

#define REG_PCT_STATUS3_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x0000003E)

#define REG_PCT_STATUS4_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x0000003F)

#define REG_PCT_STATUS5_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x00000040)

#define REG_PCT_STATUS6_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x00000041)

#define REG_PCT_STATUS7_TXRX_COARSE_NCO_ADDR(inst)                    ((inst) + 0x00000042)

#ifdef USE_PRIVATE_BF
#define REG_MOD_NCO_CTRL_TXRX_COARSE_NCO_ADDR(inst)                   ((inst) + 0x00000043)
#define BF_MOD_NCO_PHASE_ERROR_LOAD_ENABLE_TXRX_COARSE_NCO_INFO(inst) ((inst) + 0x00000043), 0x00000100
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_MOD_NCO_LOAD_STATUS_ADDR(inst)                            ((inst) + 0x00000044)
#define BF_MOD_NCO_PHASE_ERROR_LOAD_STATUS_TXRX_COARSE_NCO_INFO(inst) ((inst) + 0x00000044), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_DRC_PHASE_INC_FRAC_A0_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x00000045)
#define BF_DRC_PHASE_INC_FRAC_A_INFO(inst)                            ((inst) + 0x00000045), 0x00002000

#define REG_DRC_PHASE_INC_FRAC_A1_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x00000046)

#define REG_DRC_PHASE_INC_FRAC_A2_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x00000047)

#define REG_DRC_PHASE_INC_FRAC_A3_ADDR(inst)                          ((inst) + 0x00000048)

#define REG_DRC_PHASE_INC_FRAC_B0_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x00000049)
#define BF_DRC_PHASE_INC_FRAC_B_INFO(inst)                            ((inst) + 0x00000049), 0x00002000

#define REG_DRC_PHASE_INC_FRAC_B1_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x0000004A)

#define REG_DRC_PHASE_INC_FRAC_B2_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x0000004B)

#define REG_DRC_PHASE_INC_FRAC_B3_ADDR(inst)                          ((inst) + 0x0000004C)

#ifdef USE_PRIVATE_BF
#define REG_MOD_NCO_LOAD_VALUE0_ADDR(inst)                            ((inst) + 0x0000004D)
#define BF_MOD_NCO_PHASE_ERROR_LOAD_VALUE_INFO(inst)                  ((inst) + 0x0000004D), 0x00002000
#endif /* USE_PRIVATE_BF */

#define REG_MOD_NCO_LOAD_VALUE1_ADDR(inst)                            ((inst) + 0x0000004E)

#define REG_MOD_NCO_LOAD_VALUE2_ADDR(inst)                            ((inst) + 0x0000004F)

#define REG_MOD_NCO_LOAD_VALUE3_ADDR(inst)                            ((inst) + 0x00000050)

#define REG_DRC_PHASE_INC0_ADDR(inst)                                 ((inst) + 0x00000051)
#define BF_DRC_PHASE_INC_INFO(inst)                                   ((inst) + 0x00000051), 0x00002000

#define REG_DRC_PHASE_INC1_ADDR(inst)                                 ((inst) + 0x00000052)

#define REG_DRC_PHASE_INC2_ADDR(inst)                                 ((inst) + 0x00000053)

#define REG_DRC_PHASE_INC3_ADDR(inst)                                 ((inst) + 0x00000054)

#define REG_DRC_PHASE_OFFSET0_ADDR(inst)                              ((inst) + 0x00000055)
#define BF_DRC_PHASE_OFFSET_INFO(inst)                                ((inst) + 0x00000055), 0x00002000

#define REG_DRC_PHASE_OFFSET1_ADDR(inst)                              ((inst) + 0x00000056)

#define REG_DRC_PHASE_OFFSET2_ADDR(inst)                              ((inst) + 0x00000057)

#define REG_DRC_PHASE_OFFSET3_ADDR(inst)                              ((inst) + 0x00000058)

#define REG_DRC_ACTIVE_PHASE_INC0_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x00000059)
#define BF_DRC_ACTIVE_PHASE_INC_INFO(inst)                            ((inst) + 0x00000059), 0x00002000

#define REG_DRC_ACTIVE_PHASE_INC1_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x0000005A)

#define REG_DRC_ACTIVE_PHASE_INC2_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x0000005B)

#define REG_DRC_ACTIVE_PHASE_INC3_TXRX_COARSE_NCO_ADDR(inst)          ((inst) + 0x0000005C)

#define REG_DRC_ACTIVE_PHASE_OFFSET0_TXRX_COARSE_NCO_ADDR(inst)       ((inst) + 0x0000005D)
#define BF_DRC_ACTIVE_PHASE_OFFSET_INFO(inst)                         ((inst) + 0x0000005D), 0x00002000

#define REG_DRC_ACTIVE_PHASE_OFFSET1_TXRX_COARSE_NCO_ADDR(inst)       ((inst) + 0x0000005E)

#define REG_DRC_ACTIVE_PHASE_OFFSET2_TXRX_COARSE_NCO_ADDR(inst)       ((inst) + 0x0000005F)

#define REG_DRC_ACTIVE_PHASE_OFFSET3_TXRX_COARSE_NCO_ADDR(inst)       ((inst) + 0x00000060)

#define REG_DRC_MOD_NCO_PROFILE_UPDATE_ADDR(inst)                     ((inst) + 0x00000061)
#define BF_DRC_MOD_NCO_PROFILE_UPDATE_INFO(inst)                      ((inst) + 0x00000061), 0x00000100

#define REG_TRIG_RESET_EN_ADDR(inst)                                  ((inst) + 0x00000062)
#define BF_TRIG_RESET_EN_INFO(inst)                                   ((inst) + 0x00000062), 0x00000100

#endif /* __ADI_APOLLO_BF_TXRX_COARSE_NCO_H__ */
/*! @} */
