NVIDIA TEGRA114 Display Serial Interface
========================================

1) The dsi node:
 dsi node must be contained in host1x parent node. This node represents NVIDIA Tegra114 Display
 Serial Interface.

 Required properties
 - name: dsi
 - compatible: Should contain "nvidia,tegra114-dsi".
 - reg: Physical base address and length of the controller's registers.
 - nvidia,dsi-controller-vs: DSI version. Write 0, 1 for DSI_VS_0 and DSI_VS_1, respectively. For TEGRA114,
   it should be 1.

 - Child node represents dsi panel node.

1.A) dsi panel node:
 dsi panel node must be contained in dsi parent node. This node represents dsi panel node.
 It is possible to have multiple dsi panel nodes.

 Required properties
 - name: Can be arbitrary.
 - compatible: Can be arbitrary. One panel has its own unique compatible.
 - nvidia,panel-rst-gpio: panel reset gpio.
 - nvidia,panel-bl-en-gpio: backlight enabling gpio.
 - nvidia,panel-bl-pwm-gpio: gpio for backlight pwm signal.
 - nvidia,dsi-te-gpio: gpio for panel TE(Tearing Effect) signal.
 - nvidia,dsi-dpd-pads: dpd mode setting for dsi pads.
   One item or an array of several tuples items can be chosen.
   List of items is DSI_DPD_EN, DSIB_DPD_EN, DSIC_DPD_EN and DSID_DPD_EN.
 - nvidia,dsi-n-data-lanes: Number of DSI lanes in use. Should be one of 2, 3, 4, and 8
 - nvidia,dsi-video-burst-mode: Video mode. Write 0, 1, 2, 3, 4, 5 and 6 for TEGRA_DSI_VIDEO_NONE_BURST_MODE,
   TEGRA_DSI_VIDEO_NONE_BURST_MODE_WITH_SYNC_END, TEGRA_DSI_VIDEO_BURST_MODE_LOWEST_SPEED,
   TEGRA_DSI_VIDEO_BURST_MODE_LOW_SPEED, TEGRA_DSI_VIDEO_BURST_MODE_MEDIUM_SPEED,
   TEGRA_DSI_VIDEO_BURST_MODE_FAST_SPEED and TEGRA_DSI_VIDEO_BURST_MODE_FASTEST_SPEED,
   respectively.
 - nvidia,dsi-pixel-format: DSI pixel data format. Write 0, 1, 2, 3 for TEGRA_DSI_PIXEL_FORMAT_16BIT_P,
   TEGRA_DSI_PIXEL_FORMAT_18BIT_P, TEGRA_DSI_PIXEL_FORMAT_18BIT_NP and TEGRA_DSI_PIXEL_FORMAT_24BIT_P,
   respectively.
 - nvidia,dsi-refresh-rate: Refresh rate.
 - nvidia,dsi-rated-refresh-rate: dsi rated Refresh rate.
 - nvidia,dsi-virtual-channel: DSI virtual channel number. Write 0, 1, 2 and 3 for TEGRA_DSI_VIRTUAL_CHANNEL_0,
   TEGRA_DSI_VIRTUAL_CHANNEL_1, TEGRA_DSI_VIRTUAL_CHANNEL_2 and TEGRA_DSI_VIRTUAL_CHANNEL_3, respectively.
 - nvidia,dsi-instance: Should be 0 or 1: DSI controller or DSIB controller.
 - nvidia,dsi-panel-reset: Indicate if dsi output device requires hardware reset or not.
 - nvidia,dsi-te-polarity-low: 1 if dsi panel te polarity is low.
 - nvidia,dsi-power-saving-suspend: With enabled, set dsi controller ultra low power mode in suspend.
 - nvidia,dsi-lp00-pre-panel-wakeup: With 1, maintain dsi lp-00 before panel wake-up
 - nvidia,dsi-bl-name: Backlight device name. It may be same with nvidia,bl-device-name.
 - nvidia,dsi-suspend-aggr: DSI suspend aggressiveness. DSI_HOST_SUSPEND_LV2, DSI_HOST_SUSPEND_LV1,
   DSI_HOST_SUSPEND_LV0 or DSI_NO_SUSPEND can be set.
 - nvidia,dsi-edp-bridge: Set 1 if dsi to edp bridge is used.
 - nvidia,dsi-lvds-bridge: Set 1 if dsi to lvds bridge is used.
 - nvidia,dsi-ulpm-not-support: With enabled, do not enter dsi ulpm mode.
 - nvidia,dsi-video-data-type: The DSI operates in two transmission modes: video and host/command.
   Write 0, 1 for TEGRA_DSI_VIDEO_TYPE_VIDEO_MODE, TEGRA_DSI_VIDEO_TYPE_COMMAND_MODE, respectively.
 - nvidia,dsi-video-clock-mode: Control for the hs clock lane. Continuous means hs clock on all the time.
   Txonly means only hs clock active during hs transmissions. Write 0, 1 for TEGRA_DSI_VIDEO_CLOCK_CONTINUOUS,
   and TEGRA_DSI_VIDEO_CLOCK_TX_ONLY, respectively.
 - nvidia,dsi-init-cmd: panel required init command sequence.
 - nvidia,dsi-n-init-cmd: command counts of init command sequence, including delay set.
 - nvidia,dsi-suspend-cmd: panel required suspend command sequence.
 - nvidia,dsi-n-suspend-cmd: command counts of suspend command sequence, including delay set.
 - nvidia,dsi-early-suspend-cmd: panel required early suspend command sequence.
 - nvidia,dsi-n-early-suspend-cmd: command counts of early suspend command sequence, including delay set.
 - nvidia,dsi-suspend-stop-stream-late: keep DC stream enabled while issuing suspend sequence; DC stream
   will be stopped at the end of the suspend sequence.
 - nvidia,dsi-late-resume-cmd: panel required late resume command sequence.
 - nvidia,dsi-n-late-resume-cmd: command counts of late resume command sequence, including delay set.
 - nvidia,dsi-pkt-seq: custom packet sequence since some panels need non standard packet sequence.
 - nvidia,dsi-te-gpio: specifies a GPIO used for dsi panel TE signal.
 - nvidia,nvidia,dsi-ganged-type: specifies dsi ganged type. 1 for TEGRA_DSI_GANGED_SYMMETRIC_LEFT_RIGHT,
   2 for TEGRA_DSI_GANGED_SYMMETRIC_EVEN_ODD, 3 for TEGRA_DSI_GANGED_SYMMETRIC_LEFT_RIGHT_OVERLAP
 - nvidia,dsi-phy-hsdexit: dsi phy timing, t_hsdexit_ns.
 - nvidia,dsi-phy-hstrail: dsi phy timing, t_hstrail_ns.
 - nvidia,dsi-phy-datzero: dsi phy timing, t_datzero_ns.
 - nvidia,dsi-phy-hsprepare: dsi phy timing, t_hsprepare_ns.
 - nvidia,dsi-phy-clktrail: dsi phy timing, t_clktrail_ns.
 - nvidia,dsi-phy-clkpost: dsi phy timing, t_clkpost_ns.
 - nvidia,dsi-phy-clkzero: dsi phy timing, t_clkzero_ns.
 - nvidia,dsi-phy-tlpx: dsi phy timing, t_tlpx_ns.
 - nvidia,dsi-phy-clkprepare: dsi phy timing, t_clkprepare_ns.
 - nvidia,dsi-phy-clkpre: dsi phy timing, t_clkpre_ns.
 - nvidia,dsi-phy-wakeup: dsi phy timing, t_wakeup_ns.
 - nvidia,dsi-phy-taget: dsi phy timing, t_taget_ns.
 - nvidia,dsi-phy-tasure: dsi phy timing, t_tasure_ns.
 - nvidia,dsi-phy-tago: dsi phy timing, t_tago_ns.
 - nvidia,dsi-ganged-overlap: ganged symmetric left/right overlap mode overlap region, in pixels
 - nvidia,dsi-ganged-swap-links: swap DSIA and DSIB in ganged mode (for ganged panels where DSIB connects
   to master DSI controller IC), 1 for true and 0 for false.
 - nvidia,dsi-ganged-write-to-all-links: write DSI host and panel commands to both links, with exception of
   setting up per-link ganged mode start address and range, 1 for true and 0 for false.

 - Child nodes represent node of modes, output settings,
   smart dimmer settings, color management unit settings.

1.A.i) NVIDIA Display Controller Modes
 This must be contained in dsi panel parent node. This contains supported modes.

 Required properties:
 - name: Should be "display-timings"
 - Child nodes represent modes. Several modes can be prepared. For VRR panels, the panel's native mode
   must be placed in the last index

1.A.i.x) NVIDIA Display Controller Mode timing
 This must be contained in display-timings parent node. This contains mode settings, including
 display timings.

 Required properties:
 - name: Can be arbitrary, but each sibling node should have unique name.
 - hactive, vactive: display resolution.
 - hfront-porch, hback-porch, hsync-len: horizontal display timing parameters
   in pixels.
 - vfront-porch, vback-porch, vsync-len: vertical display timing parameters in
   lines.
 - clock-frequency: display clock in Hz.
 - nvidia,h-ref-to-sync: H reference to HSYNC. This specifies the start position of HSYNC
   with respect to H reference point.
 - nvidia,v-ref-to-sync: V reference to VSYNC. This specifies the start position of VSYNC
   with respect to V reference point.

1.A.j) NVIDIA Display Default Output Settings
 This must be contained in dsi panel parent node. This is default output settings.

 Required properties:
 - name: Should be "disp-default-out".
 - nvidia,out-type: Output type. Should be TEGRA_DC_OUT_DSI.
 - nvidia,out-width: Width in struct fb_var_screeninfo. width of picture in mm.
 - nvidia,out-height: Height in struct fb_var_screeninfo. height of picture in mm.
 - nvidia,out-rotation: It specifies panel rotation in degree.
 - nvidia,out-flags: One item or an array of several tuples items can be chosen.
   List of items is TEGRA_DC_OUT_HOTPLUG_HIGH, TEGRA_DC_OUT_HOTPLUG_LOW,
   TEGRA_DC_OUT_NVHDCP_POLICY_ON_DEMAND, TEGRA_DC_OUT_NVHDCP_POLICY_ALWAYS_ON,
   TEGRA_DC_OUT_CONTINUOUS_MODE, TEGRA_DC_OUT_ONE_SHOT_MODE,
   TEGRA_DC_OUT_N_SHOT_MODE, TEGRA_DC_OUT_ONE_SHOT_LP_MODE,
   TEGRA_DC_OUT_INITIALIZED_MODE and TEGRA_DC_OUT_HOTPLUG_WAKE_LP0.
   If several items are written, bitwise OR is operated for them, internally.
 - nvidia,out-parent-clk: Parent clk for display controller.
   If this is not specified, driver will select default clock source.
 - nvidia,out-max-pixclk: Maximum pixel clock in pico-seconds.
 - nvidia,dither: Dither option. Should be TEGRA_DC_UNDEFINED_DITHER or
   TEGRA_DC_DISABLE_DITHER or TEGRA_DC_ORDERED_DITHER or TEGRA_DC_ERRDIFF_DITHER
   or TEGRA_DC_TEMPORAL_DITHER.
 - nvidia,out-align: Display data alignment. Should be TEGRA_DC_ALIGN_MSB or TEGRA_DC_ALIGN_LSB.
 - nvidia,out-order: Display data order. Should be TEGRA_DC_ORDER_RED_BLUE or
   TEGRA_DC_ORDER_BLUE_RED.
 - nvidia,out-depth: Display base color size. 3, 6, 8, 9, 12, 15, 16, 18 and 24 for
   BASE_COLOR_SIZE111, BASE_COLOR_SIZE222, BASE_COLOR_SIZE332, BASE_COLOR_SIZE333,
   BASE_COLOR_SIZE444, BASE_COLOR_SIZE555, BASE_COLOR_SIZE565, BASE_COLOR_SIZE666,
   and BASE_COLOR_SIZE888, respectively. In default, BASE_COLOR_SIZE888 is chosen.
 - nvidia,out-xres: Visible resolution for width.
 - nvidia,out-yres: Visible resolution for height.

1.A.k) NVIDIA Display Controller Smart Dimmer Settings
 This must be contained in dsi panel parent node. This is smart dimmer settings.

 Required properties:
 - name: Should be "smartdimmer".
 - nvidia,use-auto-pwm: With enabled, hardware adjust the backlight PWM control
   signal directly.
 - nvidia,hw-update-delay: It determines the delay of the update of the hardware
   enhancement value (K) that is applied to the pixels.
 - nvidia,bin-width: It is the width of the histogram bins, in quantisation level.
   0xffffffff, 1, 2, 4 or 8 can be written, 0xffffffff, which means 2's compliment
   of -1, indicates automatic based on aggressiveness.
 - nvidia,aggressiveness: The aggressiveness level of the smart dimmer algorithm.
 - nvidia,use-vid-luma: With enabled, it uses video luminance control of luminance.
 - nvidia,phase-in-adjustments: Software backlight phase-in
 - nvidia,k-limit-enable: When enabled, Max.K is taken from K_LIMIT register (nvidia,k-limit)
   rather than computed from nvidia,aggressiveness.
 - nvidia,k-limit: When nvidia,k-limit-enable is enabled, limits raw K independently of
   aggressiveness.
 - nvidia,sd-window-enable: When enabled, constrain histogram (and therefore backlight)
   to a rectangular subset of display.
 - nvidia,soft-clipping-enable: When enabled, enhancement gain (K) is reduced for pixels
   above nvidia,soft-clipping-threshold level to avoid saturation.
 - nvidia,soft-clipping-threshold: Threshold at which pixel enhancement gain is reduced.
 - nvidia,smooth-k-enable: When enabled, max raw K change per frame is limited to
   nvidia,smooth-k-incr.
 - nvidia,smooth-k-incr: When nvidia,smooth-k-enable is enabled, the raw K is changed
   at most by smooth-k-incr per frame.
 - nvidia,coeff: Luminance calculation coefficients used to convert the red green and
   blue color components into a luminance value. The conversion is performed according to
   the following equation: Luminance = (R*R_COEFF + G*G_COEFF + B*B_COEFF) >> 4.
   Need to write blue, green, red coefficient for luminance calculation in sequence.
 - nvidia,fc: Flicker control that prevents rapid and frequent changes
   in the enhancement value. Need to write time_limit, threshold in sequence.
 - nvidia,blp: Defines the parameters for the backlight temporal response model. Need to
   write time_constant for the response curve and step that determines the instantaneous
   portion of the target value of enhancement that is applied: <time_constant, step>.
 - nvidia,bltf: Backlight transfer function. Each points on the transfer function curve
   defines how the backlight output changes with respect to the control input. The 17th point
   is defined to be the maximum value.
 - nvidia,lut: Enhancement value (K) look up table. each LUT entry contains the value of k
   for each of the three color components (R_LUT, G_LUT, B_LUT in sequence).
   There are nine entries in total.
 - nvidia,use-vpulse2: With enabled, run histogram on vpulse2 rather than vsync.
 - nvidia,bl-device-name: Backlight device name.
 - nvidia,bias0: By default set to BIAS_MSB to allow for work around a HW issue, but can
   be overridden with this property.

1.A.l) NVIDIA Display Controller Color Management Unit Settings
 This must be contained in dsi parent node. This is color management unit settings.

 Required properties:
 - name: Should be "cmu".
 - nvidia,cmu-csc: CMU color space conversion matrix. It is 3X3 matrix.
 - nvidia,cmu-lut2: CMU LUT2. Should be 960 u8 arrays.

Example

	host1x {
		dsi {
			status = "okay";
			compatible = "nvidia,tegra114-dsi";
			reg = <0x54300000 0x00040000>,
			      <0x54400000 0x00040000>;
			nvidia,dsi-controller-vs = <DSI_VS_1>;
			panel-p-wuxga-10-1 {
				status = "okay";
				compatible = "p,wuxga-10-1";
				nvidia,dsi-instance = <DSI_INSTANCE_0>;
				nvidia,dsi-n-data-lanes = <4>;
				nvidia,dsi-pixel-format = <TEGRA_DSI_PIXEL_FORMAT_24BIT_P>;
				nvidia,dsi-refresh-rate = <60>;
				nvidia,dsi-video-data-type = <TEGRA_DSI_VIDEO_TYPE_VIDEO_MODE>;
				nvidia,dsi-video-clock-mode = <TEGRA_DSI_VIDEO_CLOCK_TX_ONLY>;
				nvidia,dsi-video-burst-mode = <TEGRA_DSI_VIDEO_NONE_BURST_MODE_WITH_SYNC_END>;
				nvidia,dsi-virtual-channel = <TEGRA_DSI_VIRTUAL_CHANNEL_0>;
				nvidia,dsi-panel-reset = <TEGRA_DSI_ENABLE>;
				nvidia,dsi-power-saving-suspend = <TEGRA_DSI_ENABLE>;
				nvidia,panel-bl-pwm-gpio = <&gpio TEGRA_GPIO(H, 1) 0>; /* PH1 */
				nvidia,dsi-pkt-seq =
					 <CMD_VS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_VE LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT CMD_BLNK LEN_HBP CMD_RGB_24BPP LEN_HACTIVE3 CMD_BLNK LEN_HFP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT PKT_LP LINE_STOP>,
					 <CMD_HS LEN_SHORT CMD_BLNK LEN_HSYNC CMD_HE LEN_SHORT CMD_BLNK LEN_HBP CMD_RGB_24BPP LEN_HACTIVE3 CMD_BLNK LEN_HFP LINE_STOP>;
				disp-default-out {
					nvidia,out-type = <TEGRA_DC_OUT_DSI>;
					nvidia,out-width = <217>;
					nvidia,out-height = <135>;
					nvidia,out-flags = <TEGRA_DC_OUT_CONTINUOUS_MODE>;
					nvidia,out-parent-clk = "pll_d_out0";
					nvidia,out-xres = <1920>;
					nvidia,out-yres = <1200>;
				};
				display-timings {
					1920x1200-32 {
						clock-frequency = <154700000>;
						hactive = <1920>;
						vactive = <1200>;
						hfront-porch = <120>;
						hback-porch = <32>;
						hsync-len = <16>;
						vfront-porch = <17>;
						vback-porch = <16>;
						vsync-len = <2>;
						nvidia,h-ref-to-sync = <4>;
						nvidia,v-ref-to-sync = <1>;
					};
				};
				smartdimmer {
					status = "okay";
					nvidia,use-auto-pwm = <0>;
					nvidia,hw-update-delay = <0>;
					nvidia,bin-width = <0xffffffff>;
					nvidia,aggressiveness = <5>;
					nvidia,use-vid-luma = <0>;
					nvidia,phase-in-settings = <0>;
					nvidia,phase-in-adjustments = <0>;
					nvidia,k-limit-enable = <1>;
					nvidia,k-limit = <200>;
					nvidia,sd-window-enable = <0>;
					nvidia,soft-clipping-enable= <1>;
					nvidia,soft-clipping-threshold = <128>;
					nvidia,smooth-k-enable = <1>;
					nvidia,smooth-k-incr = <4>;
					nvidia,coeff = <5 9 2>;
					nvidia,fc = <0 0>;
					nvidia,blp = <1024 255>;
					nvidia,bltf = <57 65 73 82
						       92 103 114 125
						       138 150 164 178
						       193 208 224 241>;
					nvidia,lut = <255 255 255
						      199 199 199
						      153 153 153
						      116 116 116
						      85 85 85
						      59 59 59
						      36 36 36
						      17 17 17
						      0 0 0>;
					nvidia,use-vpulse2 = <1>;
					nvidia,bl-device-name = "pwm-backlight";
				};
				cmu {
					nvidia,cmu-csc = < 0x138 0x3ba 0x00d
							   0x3f5 0x120 0x3e6
							   0x3fe 0x3f8 0x0e9 >;
					nvidia,cmu-lut2 = < 0 1 2 3 4 5 6 6
							    7 8 9 10 11 11 12 13
							    13 14 15 15 16 17 17 18
							    18 19 19 20 20 21 21 22
							    22 23 23 23 24 24 24 25
							    25 25 26 26 26 27 27 27
							    28 28 28 28 29 29 29 29
							    30 30 30 30 31 31 31 31
							    32 32 32 32 33 33 33 33
							    34 34 34 35 35 35 35 36
							    36 36 37 37 37 37 38 38
							    38 39 39 39 39 40 40 40
							    41 41 41 41 42 42 42 43
							    43 43 43 44 44 44 45 45
							    45 45 46 46 46 46 47 47
							    47 47 48 48 48 48 49 49
							    49 49 50 50 50 50 50 51
							    51 51 51 52 52 52 52 52
							    53 53 53 53 53 53 54 54
							    54 54 54 55 55 55 55 55
							    55 56 56 56 56 56 56 57
							    57 57 57 57 57 57 58 58
							    58 58 58 58 59 59 59 59
							    59 59 59 60 60 60 60 60
							    60 60 61 61 61 61 61 61
							    61 62 62 62 62 62 62 62
							    63 63 63 63 63 63 63 64
							    64 64 64 64 64 64 65 65
							    65 65 65 65 66 66 66 66
							    66 66 66 67 67 67 67 67
							    67 68 68 68 68 68 68 69
							    69 69 69 69 69 70 70 70
							    70 70 70 71 71 71 71 71
							    71 72 72 72 72 72 72 73
							    73 73 73 73 73 74 74 74
							    74 74 74 74 75 75 75 75
							    75 75 76 76 76 76 76 76
							    77 77 77 77 77 77 77 78
							    78 78 78 78 78 79 79 79
							    79 79 79 79 80 80 80 80
							    80 80 80 80 81 81 81 81
							    81 81 81 82 82 82 82 82
							    82 82 82 83 83 83 83 83
							    83 83 83 83 84 84 84 84
							    84 84 84 84 85 85 85 85
							    85 85 85 85 85 85 86 86
							    86 86 86 86 86 86 86 86
							    87 87 87 87 87 87 87 87
							    87 87 88 88 88 88 88 88
							    88 88 88 88 88 88 89 89
							    89 89 89 89 89 89 89 89
							    89 89 90 90 90 90 90 90
							    90 90 90 90 90 90 91 91
							    91 91 91 91 91 91 91 91
							    91 91 91 92 92 92 92 92
							    92 92 92 92 92 92 92 92
							    93 93 93 93 93 93 93 93
							    93 93 93 93 93 93 94 94
							    94 94 94 94 94 94 94 94
							    94 94 94 94 95 95 95 95
							    95 95 95 95 95 95 95 95
							    95 96 96 96 96 96 96 96
							    96 96 96 96 96 96 97 97
							    97 97 97 97 97 97 97 97
							    98 99 99 100 101 101 102 103
							    103 104 105 105 106 107 107 108
							    109 110 110 111 112 112 113 114
							    114 115 115 116 117 117 118 119
							    119 120 120 121 121 122 123 123
							    124 124 125 125 126 126 127 128
							    128 129 129 130 130 131 131 132
							    132 133 133 134 134 135 135 136
							    136 137 138 138 139 139 140 140
							    141 141 142 142 143 143 144 144
							    144 145 145 146 146 147 147 148
							    148 149 149 150 150 151 151 152
							    152 153 153 153 154 154 155 155
							    156 156 157 157 157 158 158 159
							    159 160 160 160 161 161 162 162
							    162 163 163 164 164 164 165 165
							    165 166 166 167 167 167 168 168
							    168 169 169 169 170 170 171 171
							    171 172 172 172 173 173 173 174
							    174 174 175 175 175 176 176 176
							    177 177 177 178 178 178 179 179
							    179 180 180 180 181 181 181 182
							    182 182 183 183 183 184 184 184
							    185 185 185 185 186 186 186 187
							    187 187 188 188 188 189 189 189
							    190 190 190 191 191 191 191 192
							    192 192 193 193 193 194 194 194
							    195 195 195 195 196 196 196 197
							    197 197 198 198 198 199 199 199
							    199 200 200 200 201 201 201 202
							    202 202 203 203 203 203 204 204
							    204 205 205 205 206 206 206 207
							    207 207 208 208 208 208 209 209
							    209 210 210 210 211 211 211 212
							    212 212 213 213 213 214 214 214
							    215 215 215 215 216 216 216 217
							    217 217 218 218 218 219 219 219
							    220 220 220 220 221 221 221 222
							    222 222 222 223 223 223 224 224
							    224 224 225 225 225 226 226 226
							    226 227 227 227 227 228 228 228
							    229 229 229 229 230 230 230 230
							    230 231 231 231 231 232 232 232
							    232 233 233 233 233 234 234 234
							    234 234 235 235 235 235 236 236
							    236 236 236 237 237 237 237 238
							    238 238 238 238 239 239 239 239
							    239 240 240 240 240 240 241 241
							    241 241 241 242 242 242 242 243
							    243 243 243 243 244 244 244 244
							    244 245 245 245 245 245 246 246
							    246 246 246 247 247 247 247 248
							    248 248 248 248 249 249 249 249
							    250 250 250 250 251 251 251 251
							    251 252 252 252 253 253 253 253
							    254 254 254 254 255 255 255 255 >;
				};
			};
		};
	};
