============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 01 2020  06:21:18 pm
  Module:                 INTER_8
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                        Type          Fanout  Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clock_name)               launch                                           0 R 
reg_line_in_reg[9][6]/CP                                            0             0 R 
reg_line_in_reg[9][6]/Q          HS65_LS_DFPRQX27       35 222.0  268  +301     301 R 
gen_filter[13].U_S0/e1[6] 
  U_S21_add_41_16/A[6] 
    g159/A                                                               +0     301   
    g159/Z                       HS65_LS_IVX9            1   7.3   72  +112     413 F 
    g152/B                                                               +0     413   
    g152/Z                       HS65_LS_OAI12X12        1   7.3   62   +56     469 R 
    g151/C                                                               +0     470   
    g151/Z                       HS65_LS_OAI12X12        1  12.8   76   +67     537 F 
  U_S21_add_41_16/Z[7] 
  csa_tree_U_S22_add_18_10_groupi/in_0[7] 
    g351/CI                                                              +0     537   
    g351/S0                      HS65_LS_FA1X27          2  17.6   37  +184     721 R 
    g362/B                                                               +0     721   
    g362/Z                       HS65_LS_NAND2X14        2  12.5   40   +44     764 F 
    g375/A                                                               +0     764   
    g375/Z                       HS65_LS_NOR2AX13        1   7.8   26   +72     836 F 
    g384/B                                                               +0     836   
    g384/Z                       HS65_LS_XNOR2X18        1  12.8   33   +78     914 F 
  csa_tree_U_S22_add_18_10_groupi/out_0[7] 
  csa_tree_U_S24_add_18_10_groupi/in_0[7] 
    g462/CI                                                              +0     914   
    g462/S0                      HS65_LS_FA1X27          2  16.7   36  +162    1077 R 
    g407/B                                                               +0    1077   
    g407/Z                       HS65_LS_NOR2X25         3  20.7   28   +34    1111 F 
    g434/A                                                               +0    1111   
    g434/Z                       HS65_LS_NAND2AX14       1   4.9   25   +73    1183 F 
    g348/A                                                               +0    1184   
    g348/Z                       HS65_LS_XNOR2X18        1  12.8   33   +99    1283 F 
  csa_tree_U_S24_add_18_10_groupi/out_0[7] 
  csa_tree_U_S26_add_18_10_groupi/in_0[7] 
    g1032/CI                                                             +0    1283   
    g1032/S0                     HS65_LS_FA1X27          1  11.6   31  +158    1441 R 
    g1024/A0                                                             +0    1442   
    g1024/S0                     HS65_LS_FA1X18          2  10.2   37  +147    1589 F 
    g319/B                                                               +0    1589   
    g319/Z                       HS65_LS_OR2X18          1  12.3   29   +78    1667 F 
    g288/A                                                               +0    1667   
    g288/Z                       HS65_LS_AOI12X23        2  16.9   51   +46    1713 R 
    g286/B                                                               +0    1713   
    g286/Z                       HS65_LS_OAI12X24        2  17.1   39   +44    1757 F 
    g284/A                                                               +0    1757   
    g284/Z                       HS65_LS_AOI21X23        2  21.9   55   +60    1817 R 
    g282/B                                                               +0    1817   
    g282/Z                       HS65_LS_OAI12X37        2  21.8   36   +44    1861 F 
    g280/B                                                               +0    1861   
    g280/Z                       HS65_LS_AOI12X35        2  26.7   53   +45    1906 R 
    g278/B                                                               +0    1906   
    g278/Z                       HS65_LS_OAI12X49        2  16.3   31   +37    1943 F 
    g276/B                                                               +0    1943   
    g276/Z                       HS65_LS_AOI12X23        2  14.5   47   +39    1982 R 
    g273/B                                                               +0    1982   
    g273/Z                       HS65_LS_OAI12X18        1   7.8   33   +37    2019 F 
    g272/B                                                               +0    2019   
    g272/Z                       HS65_LS_XNOR2X18        1   3.7   23   +71    2090 F 
  csa_tree_U_S26_add_18_10_groupi/out_0[15] 
gen_filter[13].U_S0/f3[9] 
reg_out_inter_reg[41][9]/D  <<<  HS65_LS_DFPRQX9                         +0    2090   
reg_out_inter_reg[41][9]/CP      setup                              0  +110    2200 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)               capture                                       2300 R 
                                 adjustments                           -100    2200   
--------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : reg_line_in_reg[9][6]/CP
End-point    : reg_out_inter_reg[41][9]/D
