Classes of instructions:

- 3 regs, subtype. Bit layout: regs1,regs2,regd, subtype, type, class
arithmetic
comparison


- 1 reg, literal. Bit layout: regs1, literal, type, class
load
jmp
call

- 1 reg, literal, subtype. Bit layout: regs1, literal, subtype, type, class
jmpc
arithmeticInmediate

- 0 reg. Bit layout: type, class
stop
ret

subtypes 
comparison: ==, !=, <, !
arith: +,-,/,*,move

The mapping of those fields to a 32 bit word is as follows:

0 -----------LLLLLLLLLLLLLLLLTTTCC
1 --------LLLLLLLLLLLLLLLLRRRRTTCC
2 ------LLLLLLLLLLLLLLLLRRRRSSSTCC
3 ---------------RRRRRRRRRRRRSSTCC
  !---!---!---!---!---!---!---!---

where:
- C, Class
- T, type of instruction (C+T = Opcode)
- S, subtype of instruction (in which case S+C+T = Opcode)
- R, Register
- L, Literal


