
PWECU-FreeRtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d80  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08009f10  08009f10  0000af10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a3d4  0800a3d4  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a3d4  0800a3d4  0000b3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a3dc  0800a3dc  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a3dc  0800a3dc  0000b3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a3e0  0800a3e0  0000b3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800a3e4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003724  200001d8  0800a5bc  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200038fc  0800a5bc  0000c8fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a496  00000000  00000000  0000c208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039b8  00000000  00000000  0002669e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0002a058  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010ea  00000000  00000000  0002b628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e73d  00000000  00000000  0002c712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019f96  00000000  00000000  0004ae4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b441d  00000000  00000000  00064de5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119202  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b60  00000000  00000000  00119248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0011fda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009ef8 	.word	0x08009ef8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009ef8 	.word	0x08009ef8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bb0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bb4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000bb8:	f003 0301 	and.w	r3, r3, #1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d013      	beq.n	8000be8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000bc0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bc4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000bc8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d00b      	beq.n	8000be8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000bd0:	e000      	b.n	8000bd4 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000bd2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000bd4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0f9      	beq.n	8000bd2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000bde:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000be2:	687a      	ldr	r2, [r7, #4]
 8000be4:	b2d2      	uxtb	r2, r2
 8000be6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000be8:	687b      	ldr	r3, [r7, #4]
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <Cmn_DelayUs>:
/* =========================
   Microsecond Delay
========================= */

void Cmn_DelayUs(uint16_t time_us)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim6, 0);
 8000c02:	4b09      	ldr	r3, [pc, #36]	@ (8000c28 <Cmn_DelayUs+0x30>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	2200      	movs	r2, #0
 8000c08:	625a      	str	r2, [r3, #36]	@ 0x24

    while(__HAL_TIM_GET_COUNTER(&htim6) < time_us);
 8000c0a:	bf00      	nop
 8000c0c:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <Cmn_DelayUs+0x30>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c12:	88fb      	ldrh	r3, [r7, #6]
 8000c14:	429a      	cmp	r2, r3
 8000c16:	d3f9      	bcc.n	8000c0c <Cmn_DelayUs+0x14>
}
 8000c18:	bf00      	nop
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	2000021c 	.word	0x2000021c

08000c2c <Cmn_SetPinOutput>:
/* =========================
   GPIO Direction Control
========================= */

void Cmn_SetPinOutput(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b088      	sub	sp, #32
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	460b      	mov	r3, r1
 8000c36:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	601a      	str	r2, [r3, #0]
 8000c40:	605a      	str	r2, [r3, #4]
 8000c42:	609a      	str	r2, [r3, #8]
 8000c44:	60da      	str	r2, [r3, #12]
 8000c46:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_Pin;
 8000c48:	887b      	ldrh	r3, [r7, #2]
 8000c4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4c:	2301      	movs	r3, #1
 8000c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c50:	2300      	movs	r3, #0
 8000c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000c58:	f107 030c 	add.w	r3, r7, #12
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	6878      	ldr	r0, [r7, #4]
 8000c60:	f001 fa50 	bl	8002104 <HAL_GPIO_Init>
}
 8000c64:	bf00      	nop
 8000c66:	3720      	adds	r7, #32
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <Cmn_SetPinInput>:

void Cmn_SetPinInput(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b088      	sub	sp, #32
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
 8000c74:	460b      	mov	r3, r1
 8000c76:	807b      	strh	r3, [r7, #2]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]

    GPIO_InitStruct.Pin = GPIO_Pin;
 8000c88:	887b      	ldrh	r3, [r7, #2]
 8000c8a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c90:	2300      	movs	r3, #0
 8000c92:	617b      	str	r3, [r7, #20]

    HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	4619      	mov	r1, r3
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f001 fa32 	bl	8002104 <HAL_GPIO_Init>
}
 8000ca0:	bf00      	nop
 8000ca2:	3720      	adds	r7, #32
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <_write>:

int _write(int file, char *ptr, int len)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b086      	sub	sp, #24
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	60f8      	str	r0, [r7, #12]
 8000cb0:	60b9      	str	r1, [r7, #8]
 8000cb2:	607a      	str	r2, [r7, #4]
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	e009      	b.n	8000cce <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	1c5a      	adds	r2, r3, #1
 8000cbe:	60ba      	str	r2, [r7, #8]
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f7ff ff70 	bl	8000ba8 <ITM_SendChar>
    for(int DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	617b      	str	r3, [r7, #20]
 8000cce:	697a      	ldr	r2, [r7, #20]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	dbf1      	blt.n	8000cba <_write+0x12>
    }
    return len;
 8000cd6:	687b      	ldr	r3, [r7, #4]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3718      	adds	r7, #24
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <DHT11_Start>:
/* =========================
   Public Functions
========================= */

void DHT11_Start(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
    /* Set pin as output */
    Cmn_SetPinOutput(DHT11_PORT, DHT11_PIN);
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cea:	f7ff ff9f 	bl	8000c2c <Cmn_SetPinOutput>

    /* Send start signal */
    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000cee:	2200      	movs	r2, #0
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cf6:	f001 fb8f 	bl	8002418 <HAL_GPIO_WritePin>
    Cmn_DelayUs(DHT11_DELAY_18MS);
 8000cfa:	f244 6050 	movw	r0, #18000	@ 0x4650
 8000cfe:	f7ff ff7b 	bl	8000bf8 <Cmn_DelayUs>

    HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	2102      	movs	r1, #2
 8000d06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d0a:	f001 fb85 	bl	8002418 <HAL_GPIO_WritePin>
    Cmn_DelayUs(DHT11_DELAY_20US);
 8000d0e:	2014      	movs	r0, #20
 8000d10:	f7ff ff72 	bl	8000bf8 <Cmn_DelayUs>

    /* Switch to input for response */
    Cmn_SetPinInput(DHT11_PORT, DHT11_PIN);
 8000d14:	2102      	movs	r1, #2
 8000d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1a:	f7ff ffa7 	bl	8000c6c <Cmn_SetPinInput>
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <DHT11_CheckResponse>:

uint8_t DHT11_CheckResponse(void)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
    uint8_t Response = 0;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	71fb      	strb	r3, [r7, #7]

    Cmn_DelayUs(DHT11_RESPONSE_WAIT1);
 8000d2c:	2028      	movs	r0, #40	@ 0x28
 8000d2e:	f7ff ff63 	bl	8000bf8 <Cmn_DelayUs>

    if(!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8000d32:	2102      	movs	r1, #2
 8000d34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d38:	f001 fb56 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d10f      	bne.n	8000d62 <DHT11_CheckResponse+0x40>
    {
        Cmn_DelayUs(DHT11_RESPONSE_WAIT2);
 8000d42:	2050      	movs	r0, #80	@ 0x50
 8000d44:	f7ff ff58 	bl	8000bf8 <Cmn_DelayUs>

        if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8000d48:	2102      	movs	r1, #2
 8000d4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d4e:	f001 fb4b 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d002      	beq.n	8000d5e <DHT11_CheckResponse+0x3c>
            Response = 1;
 8000d58:	2301      	movs	r3, #1
 8000d5a:	71fb      	strb	r3, [r7, #7]
 8000d5c:	e001      	b.n	8000d62 <DHT11_CheckResponse+0x40>
        else
            Response = 0;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	71fb      	strb	r3, [r7, #7]
    }

    /* Wait until sensor releases line */
    while(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000d62:	bf00      	nop
 8000d64:	2102      	movs	r1, #2
 8000d66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d6a:	f001 fb3d 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d1f7      	bne.n	8000d64 <DHT11_CheckResponse+0x42>

    return Response;
 8000d74:	79fb      	ldrb	r3, [r7, #7]
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <DHT11_Read>:

uint8_t DHT11_Read(void)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
    uint8_t j;
    uint8_t data = 0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	71bb      	strb	r3, [r7, #6]

    for(j = 0; j < 8; j++)
 8000d88:	2300      	movs	r3, #0
 8000d8a:	71fb      	strb	r3, [r7, #7]
 8000d8c:	e02b      	b.n	8000de6 <DHT11_Read+0x68>
    {
        /* Wait for pin to go high */
        while(!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000d8e:	bf00      	nop
 8000d90:	2102      	movs	r1, #2
 8000d92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d96:	f001 fb27 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d0f7      	beq.n	8000d90 <DHT11_Read+0x12>

        /* Measure bit width */
        Cmn_DelayUs(40);
 8000da0:	2028      	movs	r0, #40	@ 0x28
 8000da2:	f7ff ff29 	bl	8000bf8 <Cmn_DelayUs>

        if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 8000da6:	2102      	movs	r1, #2
 8000da8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dac:	f001 fb1c 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00b      	beq.n	8000dce <DHT11_Read+0x50>
            data |= (1 << (7 - j));
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	f1c3 0307 	rsb	r3, r3, #7
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc2:	b25a      	sxtb	r2, r3
 8000dc4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	b25b      	sxtb	r3, r3
 8000dcc:	71bb      	strb	r3, [r7, #6]

        /* Wait for low again */
        while(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN));
 8000dce:	bf00      	nop
 8000dd0:	2102      	movs	r1, #2
 8000dd2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dd6:	f001 fb07 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d1f7      	bne.n	8000dd0 <DHT11_Read+0x52>
    for(j = 0; j < 8; j++)
 8000de0:	79fb      	ldrb	r3, [r7, #7]
 8000de2:	3301      	adds	r3, #1
 8000de4:	71fb      	strb	r3, [r7, #7]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	2b07      	cmp	r3, #7
 8000dea:	d9d0      	bls.n	8000d8e <DHT11_Read+0x10>
    }

    return data;
 8000dec:	79bb      	ldrb	r3, [r7, #6]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <DHT11_ReadData>:
/* =========================
   High Level Read Function
========================= */

void DHT11_ReadData(DHT11_Data_t *data)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b086      	sub	sp, #24
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
    uint8_t SUM;

    uint16_t RH, TEMP;

    /* Start communication */
    DHT11_Start();
 8000dfe:	f7ff ff6f 	bl	8000ce0 <DHT11_Start>

    if(!DHT11_CheckResponse())
 8000e02:	f7ff ff8e 	bl	8000d22 <DHT11_CheckResponse>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d028      	beq.n	8000e5e <DHT11_ReadData+0x68>
        return; // Optional: error handling

    Rh_byte1 = DHT11_Read();
 8000e0c:	f7ff ffb7 	bl	8000d7e <DHT11_Read>
 8000e10:	4603      	mov	r3, r0
 8000e12:	75fb      	strb	r3, [r7, #23]
    Rh_byte2 = DHT11_Read();
 8000e14:	f7ff ffb3 	bl	8000d7e <DHT11_Read>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	75bb      	strb	r3, [r7, #22]
    Temp_byte1 = DHT11_Read();
 8000e1c:	f7ff ffaf 	bl	8000d7e <DHT11_Read>
 8000e20:	4603      	mov	r3, r0
 8000e22:	757b      	strb	r3, [r7, #21]
    Temp_byte2 = DHT11_Read();
 8000e24:	f7ff ffab 	bl	8000d7e <DHT11_Read>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	753b      	strb	r3, [r7, #20]
    SUM = DHT11_Read();
 8000e2c:	f7ff ffa7 	bl	8000d7e <DHT11_Read>
 8000e30:	4603      	mov	r3, r0
 8000e32:	74fb      	strb	r3, [r7, #19]

    /* Simple conversion */
    RH = Rh_byte1;
 8000e34:	7dfb      	ldrb	r3, [r7, #23]
 8000e36:	823b      	strh	r3, [r7, #16]
    TEMP = Temp_byte1;
 8000e38:	7d7b      	ldrb	r3, [r7, #21]
 8000e3a:	81fb      	strh	r3, [r7, #14]

    data->humidity = (float)RH;
 8000e3c:	8a3b      	ldrh	r3, [r7, #16]
 8000e3e:	ee07 3a90 	vmov	s15, r3
 8000e42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	edc3 7a01 	vstr	s15, [r3, #4]
    data->temperature = (float)TEMP;
 8000e4c:	89fb      	ldrh	r3, [r7, #14]
 8000e4e:	ee07 3a90 	vmov	s15, r3
 8000e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	edc3 7a00 	vstr	s15, [r3]
 8000e5c:	e000      	b.n	8000e60 <DHT11_ReadData+0x6a>
        return; // Optional: error handling
 8000e5e:	bf00      	nop
}
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <SpeedCalculate>:
#include "SpeedBtns.h"

void SpeedCalculate(uint8_t *Speed)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b084      	sub	sp, #16
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
    int accel_pressed = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == GPIO_PIN_SET;
 8000e70:	2110      	movs	r1, #16
 8000e72:	4827      	ldr	r0, [pc, #156]	@ (8000f10 <SpeedCalculate+0xa8>)
 8000e74:	f001 fab8 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	bf0c      	ite	eq
 8000e7e:	2301      	moveq	r3, #1
 8000e80:	2300      	movne	r3, #0
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	60fb      	str	r3, [r7, #12]
    int brake_pressed = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_SET;
 8000e86:	2120      	movs	r1, #32
 8000e88:	4821      	ldr	r0, [pc, #132]	@ (8000f10 <SpeedCalculate+0xa8>)
 8000e8a:	f001 faad 	bl	80023e8 <HAL_GPIO_ReadPin>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	bf0c      	ite	eq
 8000e94:	2301      	moveq	r3, #1
 8000e96:	2300      	movne	r3, #0
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	60bb      	str	r3, [r7, #8]

    /* =========================
       Brake Priority (Safety First)
    ========================= */

    if(brake_pressed)
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d012      	beq.n	8000ec8 <SpeedCalculate+0x60>
    {
        if(*Speed > 0)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d02d      	beq.n	8000f06 <SpeedCalculate+0x9e>
        {
            if(*Speed < BRAKE_THRESHOLD)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b09      	cmp	r3, #9
 8000eb0:	d803      	bhi.n	8000eba <SpeedCalculate+0x52>
                *Speed = 0;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
    else
    {
        if(*Speed > 0)
            *Speed -= NATURAL_DECAY;
    }
}
 8000eb8:	e025      	b.n	8000f06 <SpeedCalculate+0x9e>
                *Speed -= BRAKE_STEP;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	3b0a      	subs	r3, #10
 8000ec0:	b2da      	uxtb	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	701a      	strb	r2, [r3, #0]
}
 8000ec6:	e01e      	b.n	8000f06 <SpeedCalculate+0x9e>
    else if(accel_pressed)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d011      	beq.n	8000ef2 <SpeedCalculate+0x8a>
        if(*Speed < MAX_SPEED)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	2bc7      	cmp	r3, #199	@ 0xc7
 8000ed4:	d805      	bhi.n	8000ee2 <SpeedCalculate+0x7a>
            *Speed += ACCEL_STEP;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	3305      	adds	r3, #5
 8000edc:	b2da      	uxtb	r2, r3
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	701a      	strb	r2, [r3, #0]
        if(*Speed > MAX_SPEED)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	781b      	ldrb	r3, [r3, #0]
 8000ee6:	2bc8      	cmp	r3, #200	@ 0xc8
 8000ee8:	d90d      	bls.n	8000f06 <SpeedCalculate+0x9e>
            *Speed = MAX_SPEED;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	22c8      	movs	r2, #200	@ 0xc8
 8000eee:	701a      	strb	r2, [r3, #0]
}
 8000ef0:	e009      	b.n	8000f06 <SpeedCalculate+0x9e>
        if(*Speed > 0)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d005      	beq.n	8000f06 <SpeedCalculate+0x9e>
            *Speed -= NATURAL_DECAY;
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	b2da      	uxtb	r2, r3
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	701a      	strb	r2, [r3, #0]
}
 8000f06:	bf00      	nop
 8000f08:	3710      	adds	r7, #16
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	48000400 	.word	0x48000400

08000f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f18:	f000 fd02 	bl	8001920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f1c:	f000 f85a 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f20:	f000 f95a 	bl	80011d8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f24:	f000 f928 	bl	8001178 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8000f28:	f000 f8f0 	bl	800110c <MX_TIM6_Init>
  MX_CAN_Init();
 8000f2c:	f000 f898 	bl	8001060 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim6);
 8000f30:	4819      	ldr	r0, [pc, #100]	@ (8000f98 <main+0x84>)
 8000f32:	f002 fd33 	bl	800399c <HAL_TIM_Base_Start>
  HAL_CAN_Start(&hcan);
 8000f36:	4819      	ldr	r0, [pc, #100]	@ (8000f9c <main+0x88>)
 8000f38:	f000 feed 	bl	8001d16 <HAL_CAN_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f3c:	f003 fb96 	bl	800466c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SpeedQueue */
  SpeedQueueHandle = osMessageQueueNew (1, sizeof(uint8_t), &SpeedQueue_attributes);
 8000f40:	4a17      	ldr	r2, [pc, #92]	@ (8000fa0 <main+0x8c>)
 8000f42:	2101      	movs	r1, #1
 8000f44:	2001      	movs	r0, #1
 8000f46:	f003 fcd1 	bl	80048ec <osMessageQueueNew>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	4a15      	ldr	r2, [pc, #84]	@ (8000fa4 <main+0x90>)
 8000f4e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  TempHumiQueueHandle = osMessageQueueNew (1, sizeof(DHT11_Data_t), &TempHumiQueue_attributes);
 8000f50:	4a15      	ldr	r2, [pc, #84]	@ (8000fa8 <main+0x94>)
 8000f52:	2108      	movs	r1, #8
 8000f54:	2001      	movs	r0, #1
 8000f56:	f003 fcc9 	bl	80048ec <osMessageQueueNew>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a13      	ldr	r2, [pc, #76]	@ (8000fac <main+0x98>)
 8000f5e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of SpeedBtns */
  SpeedBtnsHandle = osThreadNew(SpeedBtnsTask, NULL, &SpeedBtns_attributes);
 8000f60:	4a13      	ldr	r2, [pc, #76]	@ (8000fb0 <main+0x9c>)
 8000f62:	2100      	movs	r1, #0
 8000f64:	4813      	ldr	r0, [pc, #76]	@ (8000fb4 <main+0xa0>)
 8000f66:	f003 fbe9 	bl	800473c <osThreadNew>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	4a12      	ldr	r2, [pc, #72]	@ (8000fb8 <main+0xa4>)
 8000f6e:	6013      	str	r3, [r2, #0]

  /* creation of CAN */
  CANHandle = osThreadNew(CANTask, NULL, &CAN_attributes);
 8000f70:	4a12      	ldr	r2, [pc, #72]	@ (8000fbc <main+0xa8>)
 8000f72:	2100      	movs	r1, #0
 8000f74:	4812      	ldr	r0, [pc, #72]	@ (8000fc0 <main+0xac>)
 8000f76:	f003 fbe1 	bl	800473c <osThreadNew>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	4a11      	ldr	r2, [pc, #68]	@ (8000fc4 <main+0xb0>)
 8000f7e:	6013      	str	r3, [r2, #0]

  /* creation of TempHumiSensor */
  TempHumiSensorHandle = osThreadNew(TempHumiTask, NULL, &TempHumiSensor_attributes);
 8000f80:	4a11      	ldr	r2, [pc, #68]	@ (8000fc8 <main+0xb4>)
 8000f82:	2100      	movs	r1, #0
 8000f84:	4811      	ldr	r0, [pc, #68]	@ (8000fcc <main+0xb8>)
 8000f86:	f003 fbd9 	bl	800473c <osThreadNew>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	4a10      	ldr	r2, [pc, #64]	@ (8000fd0 <main+0xbc>)
 8000f8e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f90:	f003 fba0 	bl	80046d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <main+0x80>
 8000f98:	2000021c 	.word	0x2000021c
 8000f9c:	200001f4 	.word	0x200001f4
 8000fa0:	08009ff4 	.word	0x08009ff4
 8000fa4:	200002fc 	.word	0x200002fc
 8000fa8:	0800a00c 	.word	0x0800a00c
 8000fac:	20000300 	.word	0x20000300
 8000fb0:	08009f88 	.word	0x08009f88
 8000fb4:	080012ed 	.word	0x080012ed
 8000fb8:	200002f0 	.word	0x200002f0
 8000fbc:	08009fac 	.word	0x08009fac
 8000fc0:	08001321 	.word	0x08001321
 8000fc4:	200002f4 	.word	0x200002f4
 8000fc8:	08009fd0 	.word	0x08009fd0
 8000fcc:	08001429 	.word	0x08001429
 8000fd0:	200002f8 	.word	0x200002f8

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b090      	sub	sp, #64	@ 0x40
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0318 	add.w	r3, r7, #24
 8000fde:	2228      	movs	r2, #40	@ 0x28
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f007 f85f 	bl	80080a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ffa:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000ffe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001000:	2300      	movs	r3, #0
 8001002:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001004:	2301      	movs	r3, #1
 8001006:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001008:	2302      	movs	r3, #2
 800100a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800100c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001010:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001012:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001018:	f107 0318 	add.w	r3, r7, #24
 800101c:	4618      	mov	r0, r3
 800101e:	f001 fa13 	bl	8002448 <HAL_RCC_OscConfig>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001028:	f000 fa2a 	bl	8001480 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102c:	230f      	movs	r3, #15
 800102e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001030:	2302      	movs	r3, #2
 8001032:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001034:	2300      	movs	r3, #0
 8001036:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001038:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800103c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2102      	movs	r1, #2
 8001046:	4618      	mov	r0, r3
 8001048:	f002 fa0c 	bl	8003464 <HAL_RCC_ClockConfig>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001052:	f000 fa15 	bl	8001480 <Error_Handler>
  }
}
 8001056:	bf00      	nop
 8001058:	3740      	adds	r7, #64	@ 0x40
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	@ 0x28
 8001064:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8001066:	4b27      	ldr	r3, [pc, #156]	@ (8001104 <MX_CAN_Init+0xa4>)
 8001068:	4a27      	ldr	r2, [pc, #156]	@ (8001108 <MX_CAN_Init+0xa8>)
 800106a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 800106c:	4b25      	ldr	r3, [pc, #148]	@ (8001104 <MX_CAN_Init+0xa4>)
 800106e:	2212      	movs	r2, #18
 8001070:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001072:	4b24      	ldr	r3, [pc, #144]	@ (8001104 <MX_CAN_Init+0xa4>)
 8001074:	2200      	movs	r2, #0
 8001076:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001078:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <MX_CAN_Init+0xa4>)
 800107a:	2200      	movs	r2, #0
 800107c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 800107e:	4b21      	ldr	r3, [pc, #132]	@ (8001104 <MX_CAN_Init+0xa4>)
 8001080:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001084:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001086:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <MX_CAN_Init+0xa4>)
 8001088:	2200      	movs	r2, #0
 800108a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800108c:	4b1d      	ldr	r3, [pc, #116]	@ (8001104 <MX_CAN_Init+0xa4>)
 800108e:	2200      	movs	r2, #0
 8001090:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001092:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <MX_CAN_Init+0xa4>)
 8001094:	2200      	movs	r2, #0
 8001096:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001098:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <MX_CAN_Init+0xa4>)
 800109a:	2200      	movs	r2, #0
 800109c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800109e:	4b19      	ldr	r3, [pc, #100]	@ (8001104 <MX_CAN_Init+0xa4>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80010a4:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <MX_CAN_Init+0xa4>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80010aa:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <MX_CAN_Init+0xa4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80010b0:	4814      	ldr	r0, [pc, #80]	@ (8001104 <MX_CAN_Init+0xa4>)
 80010b2:	f000 fc6b 	bl	800198c <HAL_CAN_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80010bc:	f000 f9e0 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterBank = 10;
 80010c0:	230a      	movs	r3, #10
 80010c2:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80010c4:	2300      	movs	r3, #0
 80010c6:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80010c8:	2301      	movs	r3, #1
 80010ca:	61fb      	str	r3, [r7, #28]
  canfilterconfig.FilterIdHigh = 0x0000;
 80010cc:	2300      	movs	r3, #0
 80010ce:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80010d0:	2300      	movs	r3, #0
 80010d2:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0000;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO1; /* The data will be received in FIFO0 */
 80010dc:	2301      	movs	r3, #1
 80010de:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80010e0:	2301      	movs	r3, #1
 80010e2:	623b      	str	r3, [r7, #32]
  canfilterconfig.SlaveStartFilterBank = 0;
 80010e4:	2300      	movs	r3, #0
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig) != HAL_OK)
 80010e8:	463b      	mov	r3, r7
 80010ea:	4619      	mov	r1, r3
 80010ec:	4805      	ldr	r0, [pc, #20]	@ (8001104 <MX_CAN_Init+0xa4>)
 80010ee:	f000 fd48 	bl	8001b82 <HAL_CAN_ConfigFilter>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_CAN_Init+0x9c>
    {
      /* Filter configuration Error */
      Error_Handler();
 80010f8:	f000 f9c2 	bl	8001480 <Error_Handler>
    }

  /* USER CODE END CAN_Init 2 */

}
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	@ 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	200001f4 	.word	0x200001f4
 8001108:	40006400 	.word	0x40006400

0800110c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
 8001118:	605a      	str	r2, [r3, #4]
 800111a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800111c:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_TIM6_Init+0x64>)
 800111e:	4a15      	ldr	r2, [pc, #84]	@ (8001174 <MX_TIM6_Init+0x68>)
 8001120:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 72-1;
 8001122:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <MX_TIM6_Init+0x64>)
 8001124:	2247      	movs	r2, #71	@ 0x47
 8001126:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001128:	4b11      	ldr	r3, [pc, #68]	@ (8001170 <MX_TIM6_Init+0x64>)
 800112a:	2200      	movs	r2, #0
 800112c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800112e:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <MX_TIM6_Init+0x64>)
 8001130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001134:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001136:	4b0e      	ldr	r3, [pc, #56]	@ (8001170 <MX_TIM6_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800113c:	480c      	ldr	r0, [pc, #48]	@ (8001170 <MX_TIM6_Init+0x64>)
 800113e:	f002 fbd5 	bl	80038ec <HAL_TIM_Base_Init>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001148:	f000 f99a 	bl	8001480 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001150:	2300      	movs	r3, #0
 8001152:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001154:	1d3b      	adds	r3, r7, #4
 8001156:	4619      	mov	r1, r3
 8001158:	4805      	ldr	r0, [pc, #20]	@ (8001170 <MX_TIM6_Init+0x64>)
 800115a:	f002 fe63 	bl	8003e24 <HAL_TIMEx_MasterConfigSynchronization>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001164:	f000 f98c 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	2000021c 	.word	0x2000021c
 8001174:	40001000 	.word	0x40001000

08001178 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800117c:	4b14      	ldr	r3, [pc, #80]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 800117e:	4a15      	ldr	r2, [pc, #84]	@ (80011d4 <MX_USART2_UART_Init+0x5c>)
 8001180:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001182:	4b13      	ldr	r3, [pc, #76]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 8001184:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001188:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800118a:	4b11      	ldr	r3, [pc, #68]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001190:	4b0f      	ldr	r3, [pc, #60]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 8001192:	2200      	movs	r2, #0
 8001194:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001196:	4b0e      	ldr	r3, [pc, #56]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 8001198:	2200      	movs	r2, #0
 800119a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800119c:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 800119e:	220c      	movs	r2, #12
 80011a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a2:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011a8:	4b09      	ldr	r3, [pc, #36]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011ae:	4b08      	ldr	r3, [pc, #32]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011b4:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011ba:	4805      	ldr	r0, [pc, #20]	@ (80011d0 <MX_USART2_UART_Init+0x58>)
 80011bc:	f002 feb6 	bl	8003f2c <HAL_UART_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80011c6:	f000 f95b 	bl	8001480 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000268 	.word	0x20000268
 80011d4:	40004400 	.word	0x40004400

080011d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ee:	4b3c      	ldr	r3, [pc, #240]	@ (80012e0 <MX_GPIO_Init+0x108>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	4a3b      	ldr	r2, [pc, #236]	@ (80012e0 <MX_GPIO_Init+0x108>)
 80011f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80011f8:	6153      	str	r3, [r2, #20]
 80011fa:	4b39      	ldr	r3, [pc, #228]	@ (80012e0 <MX_GPIO_Init+0x108>)
 80011fc:	695b      	ldr	r3, [r3, #20]
 80011fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001206:	4b36      	ldr	r3, [pc, #216]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	4a35      	ldr	r2, [pc, #212]	@ (80012e0 <MX_GPIO_Init+0x108>)
 800120c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001210:	6153      	str	r3, [r2, #20]
 8001212:	4b33      	ldr	r3, [pc, #204]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	4b30      	ldr	r3, [pc, #192]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001220:	695b      	ldr	r3, [r3, #20]
 8001222:	4a2f      	ldr	r2, [pc, #188]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001224:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001228:	6153      	str	r3, [r2, #20]
 800122a:	4b2d      	ldr	r3, [pc, #180]	@ (80012e0 <MX_GPIO_Init+0x108>)
 800122c:	695b      	ldr	r3, [r3, #20]
 800122e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001236:	4b2a      	ldr	r3, [pc, #168]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001238:	695b      	ldr	r3, [r3, #20]
 800123a:	4a29      	ldr	r2, [pc, #164]	@ (80012e0 <MX_GPIO_Init+0x108>)
 800123c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001240:	6153      	str	r3, [r2, #20]
 8001242:	4b27      	ldr	r3, [pc, #156]	@ (80012e0 <MX_GPIO_Init+0x108>)
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800124e:	2200      	movs	r2, #0
 8001250:	2102      	movs	r1, #2
 8001252:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001256:	f001 f8df 	bl	8002418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001260:	4820      	ldr	r0, [pc, #128]	@ (80012e4 <MX_GPIO_Init+0x10c>)
 8001262:	f001 f8d9 	bl	8002418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001266:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800126c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001270:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001272:	2300      	movs	r3, #0
 8001274:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 0314 	add.w	r3, r7, #20
 800127a:	4619      	mov	r1, r3
 800127c:	481a      	ldr	r0, [pc, #104]	@ (80012e8 <MX_GPIO_Init+0x110>)
 800127e:	f000 ff41 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001282:	2302      	movs	r3, #2
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2300      	movs	r3, #0
 8001290:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800129c:	f000 ff32 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80012a0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	480a      	ldr	r0, [pc, #40]	@ (80012e4 <MX_GPIO_Init+0x10c>)
 80012ba:	f000 ff23 	bl	8002104 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80012be:	2330      	movs	r3, #48	@ 0x30
 80012c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c2:	2300      	movs	r3, #0
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012c6:	2302      	movs	r3, #2
 80012c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <MX_GPIO_Init+0x10c>)
 80012d2:	f000 ff17 	bl	8002104 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012d6:	bf00      	nop
 80012d8:	3728      	adds	r7, #40	@ 0x28
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	40021000 	.word	0x40021000
 80012e4:	48000400 	.word	0x48000400
 80012e8:	48000800 	.word	0x48000800

080012ec <SpeedBtnsTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_SpeedBtnsTask */
void SpeedBtnsTask(void *argument)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t Speed = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	SpeedCalculate(&Speed);
 80012f8:	f107 030f 	add.w	r3, r7, #15
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fdb3 	bl	8000e68 <SpeedCalculate>
	osMessageQueuePut(SpeedQueueHandle, &Speed, 0, 0);
 8001302:	4b06      	ldr	r3, [pc, #24]	@ (800131c <SpeedBtnsTask+0x30>)
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	f107 010f 	add.w	r1, r7, #15
 800130a:	2300      	movs	r3, #0
 800130c:	2200      	movs	r2, #0
 800130e:	f003 fb73 	bl	80049f8 <osMessageQueuePut>
    osDelay(50);
 8001312:	2032      	movs	r0, #50	@ 0x32
 8001314:	f003 fabc 	bl	8004890 <osDelay>
	SpeedCalculate(&Speed);
 8001318:	bf00      	nop
 800131a:	e7ed      	b.n	80012f8 <SpeedBtnsTask+0xc>
 800131c:	200002fc 	.word	0x200002fc

08001320 <CANTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CANTask */
void CANTask(void *argument)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08e      	sub	sp, #56	@ 0x38
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CANTask */
	uint8_t speed = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	DHT11_Data_t dht11_data = {0.0, 0.0};
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001334:	f04f 0300 	mov.w	r3, #0
 8001338:	633b      	str	r3, [r7, #48]	@ 0x30
	uint8_t TxData[8];
	uint32_t TxMailbox;
  /* Infinite loop */
  for(;;)
  {
	osMessageQueueGet(SpeedQueueHandle, &speed, NULL, 0);
 800133a:	4b35      	ldr	r3, [pc, #212]	@ (8001410 <CANTask+0xf0>)
 800133c:	6818      	ldr	r0, [r3, #0]
 800133e:	f107 0137 	add.w	r1, r7, #55	@ 0x37
 8001342:	2300      	movs	r3, #0
 8001344:	2200      	movs	r2, #0
 8001346:	f003 fbcb 	bl	8004ae0 <osMessageQueueGet>
	osMessageQueueGet(TempHumiQueueHandle, &dht11_data, NULL, 0);
 800134a:	4b32      	ldr	r3, [pc, #200]	@ (8001414 <CANTask+0xf4>)
 800134c:	6818      	ldr	r0, [r3, #0]
 800134e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001352:	2300      	movs	r3, #0
 8001354:	2200      	movs	r2, #0
 8001356:	f003 fbc3 	bl	8004ae0 <osMessageQueueGet>

	// Send Message 1: Speed
	TxHeader.IDE = CAN_ID_STD;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
	TxHeader.StdId = 0x301;
 800135e:	f240 3301 	movw	r3, #769	@ 0x301
 8001362:	617b      	str	r3, [r7, #20]
	TxHeader.DLC = 1;
 8001364:	2301      	movs	r3, #1
 8001366:	627b      	str	r3, [r7, #36]	@ 0x24
	TxData[0] = speed;
 8001368:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800136c:	733b      	strb	r3, [r7, #12]
	TxHeader.RTR = CAN_RTR_DATA;
 800136e:	2300      	movs	r3, #0
 8001370:	623b      	str	r3, [r7, #32]
	printf("Speed: %u\r\n", speed);
 8001372:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001376:	4619      	mov	r1, r3
 8001378:	4827      	ldr	r0, [pc, #156]	@ (8001418 <CANTask+0xf8>)
 800137a:	f006 fe3f 	bl	8007ffc <iprintf>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 800137e:	f107 0308 	add.w	r3, r7, #8
 8001382:	f107 020c 	add.w	r2, r7, #12
 8001386:	f107 0114 	add.w	r1, r7, #20
 800138a:	4824      	ldr	r0, [pc, #144]	@ (800141c <CANTask+0xfc>)
 800138c:	f000 fd07 	bl	8001d9e <HAL_CAN_AddTxMessage>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <CANTask+0x7a>
		Error_Handler();
 8001396:	f000 f873 	bl	8001480 <Error_Handler>
	}

	osDelay(10);
 800139a:	200a      	movs	r0, #10
 800139c:	f003 fa78 	bl	8004890 <osDelay>

	if(dht11_data.temperature > 0){// Send Message 2: Temp & Humidity
 80013a0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80013a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ac:	dd2c      	ble.n	8001408 <CANTask+0xe8>
		TxHeader.IDE = CAN_ID_STD;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61fb      	str	r3, [r7, #28]
		TxHeader.StdId = 0x302;
 80013b2:	f240 3302 	movw	r3, #770	@ 0x302
 80013b6:	617b      	str	r3, [r7, #20]
		TxHeader.DLC = 8;
 80013b8:	2308      	movs	r3, #8
 80013ba:	627b      	str	r3, [r7, #36]	@ 0x24
		printf("Temp: %f\r\n", dht11_data.temperature);
 80013bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f8c2 	bl	8000548 <__aeabi_f2d>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	4815      	ldr	r0, [pc, #84]	@ (8001420 <CANTask+0x100>)
 80013ca:	f006 fe17 	bl	8007ffc <iprintf>
		printf("Humi: %f\r\n", dht11_data.humidity);
 80013ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f8b9 	bl	8000548 <__aeabi_f2d>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4812      	ldr	r0, [pc, #72]	@ (8001424 <CANTask+0x104>)
 80013dc:	f006 fe0e 	bl	8007ffc <iprintf>
		memcpy(&TxData[0], &dht11_data.temperature, 4);
 80013e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e2:	60fb      	str	r3, [r7, #12]
		memcpy(&TxData[4], &dht11_data.humidity, 4);
 80013e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e6:	613b      	str	r3, [r7, #16]
		TxHeader.RTR = CAN_RTR_DATA;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
		if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK){
 80013ec:	f107 0308 	add.w	r3, r7, #8
 80013f0:	f107 020c 	add.w	r2, r7, #12
 80013f4:	f107 0114 	add.w	r1, r7, #20
 80013f8:	4808      	ldr	r0, [pc, #32]	@ (800141c <CANTask+0xfc>)
 80013fa:	f000 fcd0 	bl	8001d9e <HAL_CAN_AddTxMessage>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <CANTask+0xe8>
			Error_Handler();
 8001404:	f000 f83c 	bl	8001480 <Error_Handler>
		}
	}
	osDelay(100);
 8001408:	2064      	movs	r0, #100	@ 0x64
 800140a:	f003 fa41 	bl	8004890 <osDelay>
  {
 800140e:	e794      	b.n	800133a <CANTask+0x1a>
 8001410:	200002fc 	.word	0x200002fc
 8001414:	20000300 	.word	0x20000300
 8001418:	08009f4c 	.word	0x08009f4c
 800141c:	200001f4 	.word	0x200001f4
 8001420:	08009f58 	.word	0x08009f58
 8001424:	08009f64 	.word	0x08009f64

08001428 <TempHumiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TempHumiTask */
void TempHumiTask(void *argument)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b084      	sub	sp, #16
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
    DHT11_Data_t Dht11_Data;

    for(;;)
    {
        DHT11_ReadData(&Dht11_Data);
 8001430:	f107 0308 	add.w	r3, r7, #8
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fcde 	bl	8000df6 <DHT11_ReadData>

        osMessageQueuePut(
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <TempHumiTask+0x30>)
 800143c:	6818      	ldr	r0, [r3, #0]
 800143e:	f107 0108 	add.w	r1, r7, #8
 8001442:	2300      	movs	r3, #0
 8001444:	2200      	movs	r2, #0
 8001446:	f003 fad7 	bl	80049f8 <osMessageQueuePut>
            &Dht11_Data,
            0,
            0
        );

        osDelay(2000);
 800144a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800144e:	f003 fa1f 	bl	8004890 <osDelay>
        DHT11_ReadData(&Dht11_Data);
 8001452:	bf00      	nop
 8001454:	e7ec      	b.n	8001430 <TempHumiTask+0x8>
 8001456:	bf00      	nop
 8001458:	20000300 	.word	0x20000300

0800145c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d101      	bne.n	8001472 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800146e:	f000 fa6d 	bl	800194c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40012c00 	.word	0x40012c00

08001480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001484:	b672      	cpsid	i
}
 8001486:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <Error_Handler+0x8>

0800148c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001492:	4b11      	ldr	r3, [pc, #68]	@ (80014d8 <HAL_MspInit+0x4c>)
 8001494:	699b      	ldr	r3, [r3, #24]
 8001496:	4a10      	ldr	r2, [pc, #64]	@ (80014d8 <HAL_MspInit+0x4c>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6193      	str	r3, [r2, #24]
 800149e:	4b0e      	ldr	r3, [pc, #56]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014a0:	699b      	ldr	r3, [r3, #24]
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	607b      	str	r3, [r7, #4]
 80014a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	4b0b      	ldr	r3, [pc, #44]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014ac:	69db      	ldr	r3, [r3, #28]
 80014ae:	4a0a      	ldr	r2, [pc, #40]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b4:	61d3      	str	r3, [r2, #28]
 80014b6:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <HAL_MspInit+0x4c>)
 80014b8:	69db      	ldr	r3, [r3, #28]
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014be:	603b      	str	r3, [r7, #0]
 80014c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	210f      	movs	r1, #15
 80014c6:	f06f 0001 	mvn.w	r0, #1
 80014ca:	f000 fdf1 	bl	80020b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40021000 	.word	0x40021000

080014dc <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	@ 0x28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a18      	ldr	r2, [pc, #96]	@ (800155c <HAL_CAN_MspInit+0x80>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d129      	bne.n	8001552 <HAL_CAN_MspInit+0x76>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80014fe:	4b18      	ldr	r3, [pc, #96]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 8001500:	69db      	ldr	r3, [r3, #28]
 8001502:	4a17      	ldr	r2, [pc, #92]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 8001504:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001508:	61d3      	str	r3, [r2, #28]
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 800150c:	69db      	ldr	r3, [r3, #28]
 800150e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001512:	613b      	str	r3, [r7, #16]
 8001514:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	4b12      	ldr	r3, [pc, #72]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	4a11      	ldr	r2, [pc, #68]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 800151c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001520:	6153      	str	r3, [r2, #20]
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_CAN_MspInit+0x84>)
 8001524:	695b      	ldr	r3, [r3, #20]
 8001526:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800152e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001532:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001534:	2302      	movs	r3, #2
 8001536:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800153c:	2303      	movs	r3, #3
 800153e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 8001540:	2309      	movs	r3, #9
 8001542:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800154e:	f000 fdd9 	bl	8002104 <HAL_GPIO_Init>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 8001552:	bf00      	nop
 8001554:	3728      	adds	r7, #40	@ 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40006400 	.word	0x40006400
 8001560:	40021000 	.word	0x40021000

08001564 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001564:	b480      	push	{r7}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a0a      	ldr	r2, [pc, #40]	@ (800159c <HAL_TIM_Base_MspInit+0x38>)
 8001572:	4293      	cmp	r3, r2
 8001574:	d10b      	bne.n	800158e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <HAL_TIM_Base_MspInit+0x3c>)
 800157c:	f043 0310 	orr.w	r3, r3, #16
 8001580:	61d3      	str	r3, [r2, #28]
 8001582:	4b07      	ldr	r3, [pc, #28]	@ (80015a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	f003 0310 	and.w	r3, r3, #16
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 800158e:	bf00      	nop
 8001590:	3714      	adds	r7, #20
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	40001000 	.word	0x40001000
 80015a0:	40021000 	.word	0x40021000

080015a4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	@ 0x28
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a17      	ldr	r2, [pc, #92]	@ (8001620 <HAL_UART_MspInit+0x7c>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d128      	bne.n	8001618 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015c6:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015c8:	69db      	ldr	r3, [r3, #28]
 80015ca:	4a16      	ldr	r2, [pc, #88]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d0:	61d3      	str	r3, [r2, #28]
 80015d2:	4b14      	ldr	r3, [pc, #80]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015d4:	69db      	ldr	r3, [r3, #28]
 80015d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015da:	613b      	str	r3, [r7, #16]
 80015dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015de:	4b11      	ldr	r3, [pc, #68]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015e8:	6153      	str	r3, [r2, #20]
 80015ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001624 <HAL_UART_MspInit+0x80>)
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80015f6:	230c      	movs	r3, #12
 80015f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fa:	2302      	movs	r3, #2
 80015fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001606:	2307      	movs	r3, #7
 8001608:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001614:	f000 fd76 	bl	8002104 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001618:	bf00      	nop
 800161a:	3728      	adds	r7, #40	@ 0x28
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40004400 	.word	0x40004400
 8001624:	40021000 	.word	0x40021000

08001628 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08c      	sub	sp, #48	@ 0x30
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001630:	2300      	movs	r3, #0
 8001632:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001634:	2300      	movs	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001638:	4b2e      	ldr	r3, [pc, #184]	@ (80016f4 <HAL_InitTick+0xcc>)
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	4a2d      	ldr	r2, [pc, #180]	@ (80016f4 <HAL_InitTick+0xcc>)
 800163e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001642:	6193      	str	r3, [r2, #24]
 8001644:	4b2b      	ldr	r3, [pc, #172]	@ (80016f4 <HAL_InitTick+0xcc>)
 8001646:	699b      	ldr	r3, [r3, #24]
 8001648:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800164c:	60bb      	str	r3, [r7, #8]
 800164e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001650:	f107 020c 	add.w	r2, r7, #12
 8001654:	f107 0310 	add.w	r3, r7, #16
 8001658:	4611      	mov	r1, r2
 800165a:	4618      	mov	r0, r3
 800165c:	f002 f914 	bl	8003888 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001660:	f002 f8f0 	bl	8003844 <HAL_RCC_GetPCLK2Freq>
 8001664:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001668:	4a23      	ldr	r2, [pc, #140]	@ (80016f8 <HAL_InitTick+0xd0>)
 800166a:	fba2 2303 	umull	r2, r3, r2, r3
 800166e:	0c9b      	lsrs	r3, r3, #18
 8001670:	3b01      	subs	r3, #1
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <HAL_InitTick+0xd4>)
 8001676:	4a22      	ldr	r2, [pc, #136]	@ (8001700 <HAL_InitTick+0xd8>)
 8001678:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800167a:	4b20      	ldr	r3, [pc, #128]	@ (80016fc <HAL_InitTick+0xd4>)
 800167c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001680:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001682:	4a1e      	ldr	r2, [pc, #120]	@ (80016fc <HAL_InitTick+0xd4>)
 8001684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001686:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <HAL_InitTick+0xd4>)
 800168a:	2200      	movs	r2, #0
 800168c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_InitTick+0xd4>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001694:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_InitTick+0xd4>)
 8001696:	2200      	movs	r2, #0
 8001698:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800169a:	4818      	ldr	r0, [pc, #96]	@ (80016fc <HAL_InitTick+0xd4>)
 800169c:	f002 f926 	bl	80038ec <HAL_TIM_Base_Init>
 80016a0:	4603      	mov	r3, r0
 80016a2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80016a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d11b      	bne.n	80016e6 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80016ae:	4813      	ldr	r0, [pc, #76]	@ (80016fc <HAL_InitTick+0xd4>)
 80016b0:	f002 f9c0 	bl	8003a34 <HAL_TIM_Base_Start_IT>
 80016b4:	4603      	mov	r3, r0
 80016b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80016ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d111      	bne.n	80016e6 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80016c2:	2019      	movs	r0, #25
 80016c4:	f000 fd10 	bl	80020e8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2b0f      	cmp	r3, #15
 80016cc:	d808      	bhi.n	80016e0 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 80016ce:	2200      	movs	r2, #0
 80016d0:	6879      	ldr	r1, [r7, #4]
 80016d2:	2019      	movs	r0, #25
 80016d4:	f000 fcec 	bl	80020b0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001704 <HAL_InitTick+0xdc>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6013      	str	r3, [r2, #0]
 80016de:	e002      	b.n	80016e6 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80016e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3730      	adds	r7, #48	@ 0x30
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40021000 	.word	0x40021000
 80016f8:	431bde83 	.word	0x431bde83
 80016fc:	20000304 	.word	0x20000304
 8001700:	40012c00 	.word	0x40012c00
 8001704:	20000004 	.word	0x20000004

08001708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <NMI_Handler+0x4>

08001710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <HardFault_Handler+0x4>

08001718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800171c:	bf00      	nop
 800171e:	e7fd      	b.n	800171c <MemManage_Handler+0x4>

08001720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001720:	b480      	push	{r7}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001724:	bf00      	nop
 8001726:	e7fd      	b.n	8001724 <BusFault_Handler+0x4>

08001728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800172c:	bf00      	nop
 800172e:	e7fd      	b.n	800172c <UsageFault_Handler+0x4>

08001730 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
	...

08001740 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001746:	f002 f9c9 	bl	8003adc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000304 	.word	0x20000304

08001754 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  return 1;
 8001758:	2301      	movs	r3, #1
}
 800175a:	4618      	mov	r0, r3
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <_kill>:

int _kill(int pid, int sig)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800176e:	f006 fced 	bl	800814c <__errno>
 8001772:	4603      	mov	r3, r0
 8001774:	2216      	movs	r2, #22
 8001776:	601a      	str	r2, [r3, #0]
  return -1;
 8001778:	f04f 33ff 	mov.w	r3, #4294967295
}
 800177c:	4618      	mov	r0, r3
 800177e:	3708      	adds	r7, #8
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <_exit>:

void _exit (int status)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800178c:	f04f 31ff 	mov.w	r1, #4294967295
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7ff ffe7 	bl	8001764 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001796:	bf00      	nop
 8001798:	e7fd      	b.n	8001796 <_exit+0x12>

0800179a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800179a:	b580      	push	{r7, lr}
 800179c:	b086      	sub	sp, #24
 800179e:	af00      	add	r7, sp, #0
 80017a0:	60f8      	str	r0, [r7, #12]
 80017a2:	60b9      	str	r1, [r7, #8]
 80017a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
 80017aa:	e00a      	b.n	80017c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ac:	f3af 8000 	nop.w
 80017b0:	4601      	mov	r1, r0
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	1c5a      	adds	r2, r3, #1
 80017b6:	60ba      	str	r2, [r7, #8]
 80017b8:	b2ca      	uxtb	r2, r1
 80017ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	3301      	adds	r3, #1
 80017c0:	617b      	str	r3, [r7, #20]
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	dbf0      	blt.n	80017ac <_read+0x12>
  }

  return len;
 80017ca:	687b      	ldr	r3, [r7, #4]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3718      	adds	r7, #24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	bd80      	pop	{r7, pc}

080017d4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017e0:	4618      	mov	r0, r3
 80017e2:	370c      	adds	r7, #12
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
 80017f4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017fc:	605a      	str	r2, [r3, #4]
  return 0;
 80017fe:	2300      	movs	r3, #0
}
 8001800:	4618      	mov	r0, r3
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <_isatty>:

int _isatty(int file)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001814:	2301      	movs	r3, #1
}
 8001816:	4618      	mov	r0, r3
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001822:	b480      	push	{r7}
 8001824:	b085      	sub	sp, #20
 8001826:	af00      	add	r7, sp, #0
 8001828:	60f8      	str	r0, [r7, #12]
 800182a:	60b9      	str	r1, [r7, #8]
 800182c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800182e:	2300      	movs	r3, #0
}
 8001830:	4618      	mov	r0, r3
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b086      	sub	sp, #24
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001844:	4a14      	ldr	r2, [pc, #80]	@ (8001898 <_sbrk+0x5c>)
 8001846:	4b15      	ldr	r3, [pc, #84]	@ (800189c <_sbrk+0x60>)
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <_sbrk+0x64>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d102      	bne.n	800185e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <_sbrk+0x64>)
 800185a:	4a12      	ldr	r2, [pc, #72]	@ (80018a4 <_sbrk+0x68>)
 800185c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800185e:	4b10      	ldr	r3, [pc, #64]	@ (80018a0 <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	429a      	cmp	r2, r3
 800186a:	d207      	bcs.n	800187c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800186c:	f006 fc6e 	bl	800814c <__errno>
 8001870:	4603      	mov	r3, r0
 8001872:	220c      	movs	r2, #12
 8001874:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001876:	f04f 33ff 	mov.w	r3, #4294967295
 800187a:	e009      	b.n	8001890 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <_sbrk+0x64>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001882:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <_sbrk+0x64>)
 800188c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800188e:	68fb      	ldr	r3, [r7, #12]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3718      	adds	r7, #24
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20004000 	.word	0x20004000
 800189c:	00000400 	.word	0x00000400
 80018a0:	20000350 	.word	0x20000350
 80018a4:	20003900 	.word	0x20003900

080018a8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018ac:	4b06      	ldr	r3, [pc, #24]	@ (80018c8 <SystemInit+0x20>)
 80018ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80018b2:	4a05      	ldr	r2, [pc, #20]	@ (80018c8 <SystemInit+0x20>)
 80018b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80018b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018bc:	bf00      	nop
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000ed00 	.word	0xe000ed00

080018cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80018cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001904 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80018d0:	f7ff ffea 	bl	80018a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d4:	480c      	ldr	r0, [pc, #48]	@ (8001908 <LoopForever+0x6>)
  ldr r1, =_edata
 80018d6:	490d      	ldr	r1, [pc, #52]	@ (800190c <LoopForever+0xa>)
  ldr r2, =_sidata
 80018d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001910 <LoopForever+0xe>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018dc:	e002      	b.n	80018e4 <LoopCopyDataInit>

080018de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e2:	3304      	adds	r3, #4

080018e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e8:	d3f9      	bcc.n	80018de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001914 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001918 <LoopForever+0x16>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f0:	e001      	b.n	80018f6 <LoopFillZerobss>

080018f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f4:	3204      	adds	r2, #4

080018f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f8:	d3fb      	bcc.n	80018f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fa:	f006 fc2d 	bl	8008158 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018fe:	f7ff fb09 	bl	8000f14 <main>

08001902 <LoopForever>:

LoopForever:
    b LoopForever
 8001902:	e7fe      	b.n	8001902 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001904:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001908:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800190c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001910:	0800a3e4 	.word	0x0800a3e4
  ldr r2, =_sbss
 8001914:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001918:	200038fc 	.word	0x200038fc

0800191c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800191c:	e7fe      	b.n	800191c <ADC1_IRQHandler>
	...

08001920 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HAL_Init+0x28>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a07      	ldr	r2, [pc, #28]	@ (8001948 <HAL_Init+0x28>)
 800192a:	f043 0310 	orr.w	r3, r3, #16
 800192e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001930:	2003      	movs	r0, #3
 8001932:	f000 fbb2 	bl	800209a <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001936:	200f      	movs	r0, #15
 8001938:	f7ff fe76 	bl	8001628 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800193c:	f7ff fda6 	bl	800148c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40022000 	.word	0x40022000

0800194c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001950:	4b06      	ldr	r3, [pc, #24]	@ (800196c <HAL_IncTick+0x20>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	461a      	mov	r2, r3
 8001956:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <HAL_IncTick+0x24>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4413      	add	r3, r2
 800195c:	4a04      	ldr	r2, [pc, #16]	@ (8001970 <HAL_IncTick+0x24>)
 800195e:	6013      	str	r3, [r2, #0]
}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr
 800196a:	bf00      	nop
 800196c:	20000008 	.word	0x20000008
 8001970:	20000354 	.word	0x20000354

08001974 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  return uwTick;  
 8001978:	4b03      	ldr	r3, [pc, #12]	@ (8001988 <HAL_GetTick+0x14>)
 800197a:	681b      	ldr	r3, [r3, #0]
}
 800197c:	4618      	mov	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	20000354 	.word	0x20000354

0800198c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e0ed      	b.n	8001b7a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d102      	bne.n	80019b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f7ff fd96 	bl	80014dc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0201 	orr.w	r2, r2, #1
 80019be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019c0:	f7ff ffd8 	bl	8001974 <HAL_GetTick>
 80019c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019c6:	e012      	b.n	80019ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019c8:	f7ff ffd4 	bl	8001974 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b0a      	cmp	r3, #10
 80019d4:	d90b      	bls.n	80019ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2205      	movs	r2, #5
 80019e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e0c5      	b.n	8001b7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f003 0301 	and.w	r3, r3, #1
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0e5      	beq.n	80019c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f022 0202 	bic.w	r2, r2, #2
 8001a0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a0c:	f7ff ffb2 	bl	8001974 <HAL_GetTick>
 8001a10:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a12:	e012      	b.n	8001a3a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a14:	f7ff ffae 	bl	8001974 <HAL_GetTick>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b0a      	cmp	r3, #10
 8001a20:	d90b      	bls.n	8001a3a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2205      	movs	r2, #5
 8001a32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e09f      	b.n	8001b7a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d1e5      	bne.n	8001a14 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	7e1b      	ldrb	r3, [r3, #24]
 8001a4c:	2b01      	cmp	r3, #1
 8001a4e:	d108      	bne.n	8001a62 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	e007      	b.n	8001a72 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a70:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	7e5b      	ldrb	r3, [r3, #25]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d108      	bne.n	8001a8c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	e007      	b.n	8001a9c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a9a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	7e9b      	ldrb	r3, [r3, #26]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d108      	bne.n	8001ab6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0220 	orr.w	r2, r2, #32
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	e007      	b.n	8001ac6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f022 0220 	bic.w	r2, r2, #32
 8001ac4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	7edb      	ldrb	r3, [r3, #27]
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d108      	bne.n	8001ae0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f022 0210 	bic.w	r2, r2, #16
 8001adc:	601a      	str	r2, [r3, #0]
 8001ade:	e007      	b.n	8001af0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f042 0210 	orr.w	r2, r2, #16
 8001aee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	7f1b      	ldrb	r3, [r3, #28]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d108      	bne.n	8001b0a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 0208 	orr.w	r2, r2, #8
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	e007      	b.n	8001b1a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681a      	ldr	r2, [r3, #0]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f022 0208 	bic.w	r2, r2, #8
 8001b18:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	7f5b      	ldrb	r3, [r3, #29]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d108      	bne.n	8001b34 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f042 0204 	orr.w	r2, r2, #4
 8001b30:	601a      	str	r2, [r3, #0]
 8001b32:	e007      	b.n	8001b44 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f022 0204 	bic.w	r2, r2, #4
 8001b42:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	431a      	orrs	r2, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	695b      	ldr	r3, [r3, #20]
 8001b58:	ea42 0103 	orr.w	r1, r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	1e5a      	subs	r2, r3, #1
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	430a      	orrs	r2, r1
 8001b68:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b087      	sub	sp, #28
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
 8001b8a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b98:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b9a:	7cfb      	ldrb	r3, [r7, #19]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d003      	beq.n	8001ba8 <HAL_CAN_ConfigFilter+0x26>
 8001ba0:	7cfb      	ldrb	r3, [r7, #19]
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	f040 80aa 	bne.w	8001cfc <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001bae:	f043 0201 	orr.w	r2, r3, #1
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	f003 031f 	and.w	r3, r3, #31
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	401a      	ands	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d123      	bne.n	8001c2a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	43db      	mvns	r3, r3
 8001bec:	401a      	ands	r2, r3
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001c04:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	3248      	adds	r2, #72	@ 0x48
 8001c0a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	689b      	ldr	r3, [r3, #8]
 8001c12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c1e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c20:	6979      	ldr	r1, [r7, #20]
 8001c22:	3348      	adds	r3, #72	@ 0x48
 8001c24:	00db      	lsls	r3, r3, #3
 8001c26:	440b      	add	r3, r1
 8001c28:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	69db      	ldr	r3, [r3, #28]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d122      	bne.n	8001c78 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c4e:	683a      	ldr	r2, [r7, #0]
 8001c50:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c52:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	3248      	adds	r2, #72	@ 0x48
 8001c58:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c6c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c6e:	6979      	ldr	r1, [r7, #20]
 8001c70:	3348      	adds	r3, #72	@ 0x48
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	440b      	add	r3, r1
 8001c76:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d109      	bne.n	8001c94 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001c92:	e007      	b.n	8001ca4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	691b      	ldr	r3, [r3, #16]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d109      	bne.n	8001cc0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	43db      	mvns	r3, r3
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001cbe:	e007      	b.n	8001cd0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	6a1b      	ldr	r3, [r3, #32]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d107      	bne.n	8001ce8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	431a      	orrs	r2, r3
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001cee:	f023 0201 	bic.w	r2, r3, #1
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	e006      	b.n	8001d0a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d00:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
  }
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	371c      	adds	r7, #28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d14:	4770      	bx	lr

08001d16 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b084      	sub	sp, #16
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d12e      	bne.n	8001d88 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2202      	movs	r2, #2
 8001d2e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f022 0201 	bic.w	r2, r2, #1
 8001d40:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d42:	f7ff fe17 	bl	8001974 <HAL_GetTick>
 8001d46:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d48:	e012      	b.n	8001d70 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d4a:	f7ff fe13 	bl	8001974 <HAL_GetTick>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	1ad3      	subs	r3, r2, r3
 8001d54:	2b0a      	cmp	r3, #10
 8001d56:	d90b      	bls.n	8001d70 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d5c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2205      	movs	r2, #5
 8001d68:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e012      	b.n	8001d96 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1e5      	bne.n	8001d4a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	e006      	b.n	8001d96 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d8c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
  }
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b089      	sub	sp, #36	@ 0x24
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	60f8      	str	r0, [r7, #12]
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
 8001daa:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001db2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001dbc:	7ffb      	ldrb	r3, [r7, #31]
 8001dbe:	2b01      	cmp	r3, #1
 8001dc0:	d003      	beq.n	8001dca <HAL_CAN_AddTxMessage+0x2c>
 8001dc2:	7ffb      	ldrb	r3, [r7, #31]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	f040 80ad 	bne.w	8001f24 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d10a      	bne.n	8001dea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d105      	bne.n	8001dea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 8095 	beq.w	8001f14 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001dea:	69bb      	ldr	r3, [r7, #24]
 8001dec:	0e1b      	lsrs	r3, r3, #24
 8001dee:	f003 0303 	and.w	r3, r3, #3
 8001df2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001df4:	2201      	movs	r2, #1
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	409a      	lsls	r2, r3
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d10d      	bne.n	8001e22 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001e06:	68bb      	ldr	r3, [r7, #8]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001e10:	68f9      	ldr	r1, [r7, #12]
 8001e12:	6809      	ldr	r1, [r1, #0]
 8001e14:	431a      	orrs	r2, r3
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3318      	adds	r3, #24
 8001e1a:	011b      	lsls	r3, r3, #4
 8001e1c:	440b      	add	r3, r1
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	e00f      	b.n	8001e42 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e2c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e32:	68f9      	ldr	r1, [r7, #12]
 8001e34:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001e36:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	3318      	adds	r3, #24
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	440b      	add	r3, r1
 8001e40:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6819      	ldr	r1, [r3, #0]
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	691a      	ldr	r2, [r3, #16]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3318      	adds	r3, #24
 8001e4e:	011b      	lsls	r3, r3, #4
 8001e50:	440b      	add	r3, r1
 8001e52:	3304      	adds	r3, #4
 8001e54:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	7d1b      	ldrb	r3, [r3, #20]
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d111      	bne.n	8001e82 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	3318      	adds	r3, #24
 8001e66:	011b      	lsls	r3, r3, #4
 8001e68:	4413      	add	r3, r2
 8001e6a:	3304      	adds	r3, #4
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	6811      	ldr	r1, [r2, #0]
 8001e72:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	3318      	adds	r3, #24
 8001e7a:	011b      	lsls	r3, r3, #4
 8001e7c:	440b      	add	r3, r1
 8001e7e:	3304      	adds	r3, #4
 8001e80:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	3307      	adds	r3, #7
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	061a      	lsls	r2, r3, #24
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	3306      	adds	r3, #6
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	041b      	lsls	r3, r3, #16
 8001e92:	431a      	orrs	r2, r3
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	3305      	adds	r3, #5
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	021b      	lsls	r3, r3, #8
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	3204      	adds	r2, #4
 8001ea2:	7812      	ldrb	r2, [r2, #0]
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	6811      	ldr	r1, [r2, #0]
 8001eaa:	ea43 0200 	orr.w	r2, r3, r0
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	011b      	lsls	r3, r3, #4
 8001eb2:	440b      	add	r3, r1
 8001eb4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001eb8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3303      	adds	r3, #3
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	061a      	lsls	r2, r3, #24
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	3302      	adds	r3, #2
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	041b      	lsls	r3, r3, #16
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	3301      	adds	r3, #1
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	021b      	lsls	r3, r3, #8
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	7812      	ldrb	r2, [r2, #0]
 8001eda:	4610      	mov	r0, r2
 8001edc:	68fa      	ldr	r2, [r7, #12]
 8001ede:	6811      	ldr	r1, [r2, #0]
 8001ee0:	ea43 0200 	orr.w	r2, r3, r0
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	011b      	lsls	r3, r3, #4
 8001ee8:	440b      	add	r3, r1
 8001eea:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001eee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	697b      	ldr	r3, [r7, #20]
 8001ef6:	3318      	adds	r3, #24
 8001ef8:	011b      	lsls	r3, r3, #4
 8001efa:	4413      	add	r3, r2
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68fa      	ldr	r2, [r7, #12]
 8001f00:	6811      	ldr	r1, [r2, #0]
 8001f02:	f043 0201 	orr.w	r2, r3, #1
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	3318      	adds	r3, #24
 8001f0a:	011b      	lsls	r3, r3, #4
 8001f0c:	440b      	add	r3, r1
 8001f0e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	e00e      	b.n	8001f32 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f18:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e006      	b.n	8001f32 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f28:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
  }
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3724      	adds	r7, #36	@ 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <__NVIC_SetPriorityGrouping>:
{
 8001f40:	b480      	push	{r7}
 8001f42:	b085      	sub	sp, #20
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f50:	4b0c      	ldr	r3, [pc, #48]	@ (8001f84 <__NVIC_SetPriorityGrouping+0x44>)
 8001f52:	68db      	ldr	r3, [r3, #12]
 8001f54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f72:	4a04      	ldr	r2, [pc, #16]	@ (8001f84 <__NVIC_SetPriorityGrouping+0x44>)
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	60d3      	str	r3, [r2, #12]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	e000ed00 	.word	0xe000ed00

08001f88 <__NVIC_GetPriorityGrouping>:
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f8c:	4b04      	ldr	r3, [pc, #16]	@ (8001fa0 <__NVIC_GetPriorityGrouping+0x18>)
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	0a1b      	lsrs	r3, r3, #8
 8001f92:	f003 0307 	and.w	r3, r3, #7
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	e000ed00 	.word	0xe000ed00

08001fa4 <__NVIC_EnableIRQ>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	db0b      	blt.n	8001fce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	f003 021f 	and.w	r2, r3, #31
 8001fbc:	4907      	ldr	r1, [pc, #28]	@ (8001fdc <__NVIC_EnableIRQ+0x38>)
 8001fbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc2:	095b      	lsrs	r3, r3, #5
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	e000e100 	.word	0xe000e100

08001fe0 <__NVIC_SetPriority>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	6039      	str	r1, [r7, #0]
 8001fea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	db0a      	blt.n	800200a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	490c      	ldr	r1, [pc, #48]	@ (800202c <__NVIC_SetPriority+0x4c>)
 8001ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ffe:	0112      	lsls	r2, r2, #4
 8002000:	b2d2      	uxtb	r2, r2
 8002002:	440b      	add	r3, r1
 8002004:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002008:	e00a      	b.n	8002020 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	b2da      	uxtb	r2, r3
 800200e:	4908      	ldr	r1, [pc, #32]	@ (8002030 <__NVIC_SetPriority+0x50>)
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	f003 030f 	and.w	r3, r3, #15
 8002016:	3b04      	subs	r3, #4
 8002018:	0112      	lsls	r2, r2, #4
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	440b      	add	r3, r1
 800201e:	761a      	strb	r2, [r3, #24]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr
 800202c:	e000e100 	.word	0xe000e100
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <NVIC_EncodePriority>:
{
 8002034:	b480      	push	{r7}
 8002036:	b089      	sub	sp, #36	@ 0x24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 0307 	and.w	r3, r3, #7
 8002046:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f1c3 0307 	rsb	r3, r3, #7
 800204e:	2b04      	cmp	r3, #4
 8002050:	bf28      	it	cs
 8002052:	2304      	movcs	r3, #4
 8002054:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3304      	adds	r3, #4
 800205a:	2b06      	cmp	r3, #6
 800205c:	d902      	bls.n	8002064 <NVIC_EncodePriority+0x30>
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	3b03      	subs	r3, #3
 8002062:	e000      	b.n	8002066 <NVIC_EncodePriority+0x32>
 8002064:	2300      	movs	r3, #0
 8002066:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002068:	f04f 32ff 	mov.w	r2, #4294967295
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43da      	mvns	r2, r3
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	401a      	ands	r2, r3
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800207c:	f04f 31ff 	mov.w	r1, #4294967295
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	fa01 f303 	lsl.w	r3, r1, r3
 8002086:	43d9      	mvns	r1, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800208c:	4313      	orrs	r3, r2
}
 800208e:	4618      	mov	r0, r3
 8002090:	3724      	adds	r7, #36	@ 0x24
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff ff4c 	bl	8001f40 <__NVIC_SetPriorityGrouping>
}
 80020a8:	bf00      	nop
 80020aa:	3708      	adds	r7, #8
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b086      	sub	sp, #24
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020c2:	f7ff ff61 	bl	8001f88 <__NVIC_GetPriorityGrouping>
 80020c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	68b9      	ldr	r1, [r7, #8]
 80020cc:	6978      	ldr	r0, [r7, #20]
 80020ce:	f7ff ffb1 	bl	8002034 <NVIC_EncodePriority>
 80020d2:	4602      	mov	r2, r0
 80020d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d8:	4611      	mov	r1, r2
 80020da:	4618      	mov	r0, r3
 80020dc:	f7ff ff80 	bl	8001fe0 <__NVIC_SetPriority>
}
 80020e0:	bf00      	nop
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff ff54 	bl	8001fa4 <__NVIC_EnableIRQ>
}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}

08002104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002104:	b480      	push	{r7}
 8002106:	b087      	sub	sp, #28
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002112:	e14e      	b.n	80023b2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	2101      	movs	r1, #1
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	fa01 f303 	lsl.w	r3, r1, r3
 8002120:	4013      	ands	r3, r2
 8002122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2b00      	cmp	r3, #0
 8002128:	f000 8140 	beq.w	80023ac <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	2b01      	cmp	r3, #1
 8002136:	d005      	beq.n	8002144 <HAL_GPIO_Init+0x40>
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f003 0303 	and.w	r3, r3, #3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d130      	bne.n	80021a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	2203      	movs	r2, #3
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	4013      	ands	r3, r2
 800215a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	693a      	ldr	r2, [r7, #16]
 800216a:	4313      	orrs	r3, r2
 800216c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800217a:	2201      	movs	r2, #1
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	fa02 f303 	lsl.w	r3, r2, r3
 8002182:	43db      	mvns	r3, r3
 8002184:	693a      	ldr	r2, [r7, #16]
 8002186:	4013      	ands	r3, r2
 8002188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	091b      	lsrs	r3, r3, #4
 8002190:	f003 0201 	and.w	r2, r3, #1
 8002194:	697b      	ldr	r3, [r7, #20]
 8002196:	fa02 f303 	lsl.w	r3, r2, r3
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	4313      	orrs	r3, r2
 800219e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	2b03      	cmp	r3, #3
 80021b0:	d017      	beq.n	80021e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	2203      	movs	r2, #3
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43db      	mvns	r3, r3
 80021c4:	693a      	ldr	r2, [r7, #16]
 80021c6:	4013      	ands	r3, r2
 80021c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	689a      	ldr	r2, [r3, #8]
 80021ce:	697b      	ldr	r3, [r7, #20]
 80021d0:	005b      	lsls	r3, r3, #1
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4313      	orrs	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 0303 	and.w	r3, r3, #3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d123      	bne.n	8002236 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	08da      	lsrs	r2, r3, #3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3208      	adds	r2, #8
 80021f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	220f      	movs	r2, #15
 8002206:	fa02 f303 	lsl.w	r3, r2, r3
 800220a:	43db      	mvns	r3, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4013      	ands	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	691a      	ldr	r2, [r3, #16]
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	4313      	orrs	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	08da      	lsrs	r2, r3, #3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3208      	adds	r2, #8
 8002230:	6939      	ldr	r1, [r7, #16]
 8002232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	005b      	lsls	r3, r3, #1
 8002240:	2203      	movs	r2, #3
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	43db      	mvns	r3, r3
 8002248:	693a      	ldr	r2, [r7, #16]
 800224a:	4013      	ands	r3, r2
 800224c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f003 0203 	and.w	r2, r3, #3
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4313      	orrs	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002272:	2b00      	cmp	r3, #0
 8002274:	f000 809a 	beq.w	80023ac <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002278:	4b55      	ldr	r3, [pc, #340]	@ (80023d0 <HAL_GPIO_Init+0x2cc>)
 800227a:	699b      	ldr	r3, [r3, #24]
 800227c:	4a54      	ldr	r2, [pc, #336]	@ (80023d0 <HAL_GPIO_Init+0x2cc>)
 800227e:	f043 0301 	orr.w	r3, r3, #1
 8002282:	6193      	str	r3, [r2, #24]
 8002284:	4b52      	ldr	r3, [pc, #328]	@ (80023d0 <HAL_GPIO_Init+0x2cc>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	60bb      	str	r3, [r7, #8]
 800228e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002290:	4a50      	ldr	r2, [pc, #320]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	089b      	lsrs	r3, r3, #2
 8002296:	3302      	adds	r3, #2
 8002298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f003 0303 	and.w	r3, r3, #3
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	220f      	movs	r2, #15
 80022a8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ac:	43db      	mvns	r3, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4013      	ands	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80022ba:	d013      	beq.n	80022e4 <HAL_GPIO_Init+0x1e0>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a46      	ldr	r2, [pc, #280]	@ (80023d8 <HAL_GPIO_Init+0x2d4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d00d      	beq.n	80022e0 <HAL_GPIO_Init+0x1dc>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a45      	ldr	r2, [pc, #276]	@ (80023dc <HAL_GPIO_Init+0x2d8>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d007      	beq.n	80022dc <HAL_GPIO_Init+0x1d8>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a44      	ldr	r2, [pc, #272]	@ (80023e0 <HAL_GPIO_Init+0x2dc>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d101      	bne.n	80022d8 <HAL_GPIO_Init+0x1d4>
 80022d4:	2303      	movs	r3, #3
 80022d6:	e006      	b.n	80022e6 <HAL_GPIO_Init+0x1e2>
 80022d8:	2305      	movs	r3, #5
 80022da:	e004      	b.n	80022e6 <HAL_GPIO_Init+0x1e2>
 80022dc:	2302      	movs	r3, #2
 80022de:	e002      	b.n	80022e6 <HAL_GPIO_Init+0x1e2>
 80022e0:	2301      	movs	r3, #1
 80022e2:	e000      	b.n	80022e6 <HAL_GPIO_Init+0x1e2>
 80022e4:	2300      	movs	r3, #0
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	f002 0203 	and.w	r2, r2, #3
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	4093      	lsls	r3, r2
 80022f0:	693a      	ldr	r2, [r7, #16]
 80022f2:	4313      	orrs	r3, r2
 80022f4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022f6:	4937      	ldr	r1, [pc, #220]	@ (80023d4 <HAL_GPIO_Init+0x2d0>)
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	089b      	lsrs	r3, r3, #2
 80022fc:	3302      	adds	r3, #2
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002304:	4b37      	ldr	r3, [pc, #220]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	43db      	mvns	r3, r3
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4013      	ands	r3, r2
 8002312:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002320:	693a      	ldr	r2, [r7, #16]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4313      	orrs	r3, r2
 8002326:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002328:	4a2e      	ldr	r2, [pc, #184]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800232e:	4b2d      	ldr	r3, [pc, #180]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	693a      	ldr	r2, [r7, #16]
 800233a:	4013      	ands	r3, r2
 800233c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800234a:	693a      	ldr	r2, [r7, #16]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002352:	4a24      	ldr	r2, [pc, #144]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 8002354:	693b      	ldr	r3, [r7, #16]
 8002356:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002358:	4b22      	ldr	r3, [pc, #136]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	43db      	mvns	r3, r3
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	4013      	ands	r3, r2
 8002366:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d003      	beq.n	800237c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002374:	693a      	ldr	r2, [r7, #16]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800237c:	4a19      	ldr	r2, [pc, #100]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002382:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	43db      	mvns	r3, r3
 800238c:	693a      	ldr	r2, [r7, #16]
 800238e:	4013      	ands	r3, r2
 8002390:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	685b      	ldr	r3, [r3, #4]
 8002396:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023a6:	4a0f      	ldr	r2, [pc, #60]	@ (80023e4 <HAL_GPIO_Init+0x2e0>)
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	3301      	adds	r3, #1
 80023b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	fa22 f303 	lsr.w	r3, r2, r3
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f47f aea9 	bne.w	8002114 <HAL_GPIO_Init+0x10>
  }
}
 80023c2:	bf00      	nop
 80023c4:	bf00      	nop
 80023c6:	371c      	adds	r7, #28
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	40021000 	.word	0x40021000
 80023d4:	40010000 	.word	0x40010000
 80023d8:	48000400 	.word	0x48000400
 80023dc:	48000800 	.word	0x48000800
 80023e0:	48000c00 	.word	0x48000c00
 80023e4:	40010400 	.word	0x40010400

080023e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691a      	ldr	r2, [r3, #16]
 80023f8:	887b      	ldrh	r3, [r7, #2]
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d002      	beq.n	8002406 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002400:	2301      	movs	r3, #1
 8002402:	73fb      	strb	r3, [r7, #15]
 8002404:	e001      	b.n	800240a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002406:	2300      	movs	r3, #0
 8002408:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800240a:	7bfb      	ldrb	r3, [r7, #15]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	460b      	mov	r3, r1
 8002422:	807b      	strh	r3, [r7, #2]
 8002424:	4613      	mov	r3, r2
 8002426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002428:	787b      	ldrb	r3, [r7, #1]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d003      	beq.n	8002436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800242e:	887a      	ldrh	r2, [r7, #2]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002434:	e002      	b.n	800243c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002436:	887a      	ldrh	r2, [r7, #2]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800244e:	af00      	add	r7, sp, #0
 8002450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002454:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002458:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800245a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800245e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d102      	bne.n	800246e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	f000 bff4 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800246e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002472:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0301 	and.w	r3, r3, #1
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 816d 	beq.w	800275e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002484:	4bb4      	ldr	r3, [pc, #720]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 030c 	and.w	r3, r3, #12
 800248c:	2b04      	cmp	r3, #4
 800248e:	d00c      	beq.n	80024aa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002490:	4bb1      	ldr	r3, [pc, #708]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 030c 	and.w	r3, r3, #12
 8002498:	2b08      	cmp	r3, #8
 800249a:	d157      	bne.n	800254c <HAL_RCC_OscConfig+0x104>
 800249c:	4bae      	ldr	r3, [pc, #696]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a8:	d150      	bne.n	800254c <HAL_RCC_OscConfig+0x104>
 80024aa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024ae:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80024b6:	fa93 f3a3 	rbit	r3, r3
 80024ba:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c2:	fab3 f383 	clz	r3, r3
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80024ca:	d802      	bhi.n	80024d2 <HAL_RCC_OscConfig+0x8a>
 80024cc:	4ba2      	ldr	r3, [pc, #648]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	e015      	b.n	80024fe <HAL_RCC_OscConfig+0xb6>
 80024d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024d6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024da:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80024de:	fa93 f3a3 	rbit	r3, r3
 80024e2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80024e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80024ea:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80024ee:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80024f2:	fa93 f3a3 	rbit	r3, r3
 80024f6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80024fa:	4b97      	ldr	r3, [pc, #604]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80024fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002502:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002506:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800250a:	fa92 f2a2 	rbit	r2, r2
 800250e:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002512:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002516:	fab2 f282 	clz	r2, r2
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	f042 0220 	orr.w	r2, r2, #32
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	f002 021f 	and.w	r2, r2, #31
 8002526:	2101      	movs	r1, #1
 8002528:	fa01 f202 	lsl.w	r2, r1, r2
 800252c:	4013      	ands	r3, r2
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8114 	beq.w	800275c <HAL_RCC_OscConfig+0x314>
 8002534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002538:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	f040 810b 	bne.w	800275c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	f000 bf85 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800254c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002550:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800255c:	d106      	bne.n	800256c <HAL_RCC_OscConfig+0x124>
 800255e:	4b7e      	ldr	r3, [pc, #504]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002564:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e036      	b.n	80025da <HAL_RCC_OscConfig+0x192>
 800256c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002570:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10c      	bne.n	8002596 <HAL_RCC_OscConfig+0x14e>
 800257c:	4b76      	ldr	r3, [pc, #472]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a75      	ldr	r2, [pc, #468]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	4b73      	ldr	r3, [pc, #460]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a72      	ldr	r2, [pc, #456]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 800258e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002592:	6013      	str	r3, [r2, #0]
 8002594:	e021      	b.n	80025da <HAL_RCC_OscConfig+0x192>
 8002596:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025a6:	d10c      	bne.n	80025c2 <HAL_RCC_OscConfig+0x17a>
 80025a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025b2:	6013      	str	r3, [r2, #0]
 80025b4:	4b68      	ldr	r3, [pc, #416]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a67      	ldr	r2, [pc, #412]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025be:	6013      	str	r3, [r2, #0]
 80025c0:	e00b      	b.n	80025da <HAL_RCC_OscConfig+0x192>
 80025c2:	4b65      	ldr	r3, [pc, #404]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a64      	ldr	r2, [pc, #400]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	4b62      	ldr	r3, [pc, #392]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	4a61      	ldr	r2, [pc, #388]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025da:	4b5f      	ldr	r3, [pc, #380]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025de:	f023 020f 	bic.w	r2, r3, #15
 80025e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	495a      	ldr	r1, [pc, #360]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d054      	beq.n	80026ae <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002604:	f7ff f9b6 	bl	8001974 <HAL_GetTick>
 8002608:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260c:	e00a      	b.n	8002624 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800260e:	f7ff f9b1 	bl	8001974 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b64      	cmp	r3, #100	@ 0x64
 800261c:	d902      	bls.n	8002624 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	f000 bf19 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 8002624:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002628:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800262c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002630:	fa93 f3a3 	rbit	r3, r3
 8002634:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002638:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263c:	fab3 f383 	clz	r3, r3
 8002640:	b2db      	uxtb	r3, r3
 8002642:	2b3f      	cmp	r3, #63	@ 0x3f
 8002644:	d802      	bhi.n	800264c <HAL_RCC_OscConfig+0x204>
 8002646:	4b44      	ldr	r3, [pc, #272]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	e015      	b.n	8002678 <HAL_RCC_OscConfig+0x230>
 800264c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002650:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002654:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002660:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002664:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002668:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 800266c:	fa93 f3a3 	rbit	r3, r3
 8002670:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002674:	4b38      	ldr	r3, [pc, #224]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002678:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800267c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002680:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002684:	fa92 f2a2 	rbit	r2, r2
 8002688:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 800268c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002690:	fab2 f282 	clz	r2, r2
 8002694:	b2d2      	uxtb	r2, r2
 8002696:	f042 0220 	orr.w	r2, r2, #32
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	f002 021f 	and.w	r2, r2, #31
 80026a0:	2101      	movs	r1, #1
 80026a2:	fa01 f202 	lsl.w	r2, r1, r2
 80026a6:	4013      	ands	r3, r2
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d0b0      	beq.n	800260e <HAL_RCC_OscConfig+0x1c6>
 80026ac:	e057      	b.n	800275e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7ff f961 	bl	8001974 <HAL_GetTick>
 80026b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b6:	e00a      	b.n	80026ce <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026b8:	f7ff f95c 	bl	8001974 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b64      	cmp	r3, #100	@ 0x64
 80026c6:	d902      	bls.n	80026ce <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	f000 bec4 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 80026ce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026d2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80026da:	fa93 f3a3 	rbit	r3, r3
 80026de:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80026e2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026e6:	fab3 f383 	clz	r3, r3
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b3f      	cmp	r3, #63	@ 0x3f
 80026ee:	d802      	bhi.n	80026f6 <HAL_RCC_OscConfig+0x2ae>
 80026f0:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	e015      	b.n	8002722 <HAL_RCC_OscConfig+0x2da>
 80026f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026fa:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800270a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800270e:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002712:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002716:	fa93 f3a3 	rbit	r3, r3
 800271a:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800271e:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_RCC_OscConfig+0x310>)
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002726:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 800272a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800272e:	fa92 f2a2 	rbit	r2, r2
 8002732:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002736:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 800273a:	fab2 f282 	clz	r2, r2
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	f042 0220 	orr.w	r2, r2, #32
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	f002 021f 	and.w	r2, r2, #31
 800274a:	2101      	movs	r1, #1
 800274c:	fa01 f202 	lsl.w	r2, r1, r2
 8002750:	4013      	ands	r3, r2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1b0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x270>
 8002756:	e002      	b.n	800275e <HAL_RCC_OscConfig+0x316>
 8002758:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800275c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800275e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002762:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 816c 	beq.w	8002a4c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002774:	4bcc      	ldr	r3, [pc, #816]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 030c 	and.w	r3, r3, #12
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00b      	beq.n	8002798 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002780:	4bc9      	ldr	r3, [pc, #804]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 030c 	and.w	r3, r3, #12
 8002788:	2b08      	cmp	r3, #8
 800278a:	d16d      	bne.n	8002868 <HAL_RCC_OscConfig+0x420>
 800278c:	4bc6      	ldr	r3, [pc, #792]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d167      	bne.n	8002868 <HAL_RCC_OscConfig+0x420>
 8002798:	2302      	movs	r3, #2
 800279a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800279e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 80027a2:	fa93 f3a3 	rbit	r3, r3
 80027a6:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 80027aa:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80027ae:	fab3 f383 	clz	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80027b6:	d802      	bhi.n	80027be <HAL_RCC_OscConfig+0x376>
 80027b8:	4bbb      	ldr	r3, [pc, #748]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	e013      	b.n	80027e6 <HAL_RCC_OscConfig+0x39e>
 80027be:	2302      	movs	r3, #2
 80027c0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80027d0:	2302      	movs	r3, #2
 80027d2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80027d6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80027da:	fa93 f3a3 	rbit	r3, r3
 80027de:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80027e2:	4bb1      	ldr	r3, [pc, #708]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 80027e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e6:	2202      	movs	r2, #2
 80027e8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80027ec:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80027f0:	fa92 f2a2 	rbit	r2, r2
 80027f4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80027f8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80027fc:	fab2 f282 	clz	r2, r2
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	f042 0220 	orr.w	r2, r2, #32
 8002806:	b2d2      	uxtb	r2, r2
 8002808:	f002 021f 	and.w	r2, r2, #31
 800280c:	2101      	movs	r1, #1
 800280e:	fa01 f202 	lsl.w	r2, r1, r2
 8002812:	4013      	ands	r3, r2
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <HAL_RCC_OscConfig+0x3e6>
 8002818:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800281c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d002      	beq.n	800282e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	f000 be14 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800282e:	4b9e      	ldr	r3, [pc, #632]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800283a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	21f8      	movs	r1, #248	@ 0xf8
 8002844:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002848:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800284c:	fa91 f1a1 	rbit	r1, r1
 8002850:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002854:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002858:	fab1 f181 	clz	r1, r1
 800285c:	b2c9      	uxtb	r1, r1
 800285e:	408b      	lsls	r3, r1
 8002860:	4991      	ldr	r1, [pc, #580]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002862:	4313      	orrs	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002866:	e0f1      	b.n	8002a4c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800286c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	2b00      	cmp	r3, #0
 8002876:	f000 8083 	beq.w	8002980 <HAL_RCC_OscConfig+0x538>
 800287a:	2301      	movs	r3, #1
 800287c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002880:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002884:	fa93 f3a3 	rbit	r3, r3
 8002888:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800288c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002890:	fab3 f383 	clz	r3, r3
 8002894:	b2db      	uxtb	r3, r3
 8002896:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800289a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	461a      	mov	r2, r3
 80028a2:	2301      	movs	r3, #1
 80028a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a6:	f7ff f865 	bl	8001974 <HAL_GetTick>
 80028aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028ae:	e00a      	b.n	80028c6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028b0:	f7ff f860 	bl	8001974 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d902      	bls.n	80028c6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80028c0:	2303      	movs	r3, #3
 80028c2:	f000 bdc8 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 80028c6:	2302      	movs	r3, #2
 80028c8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028cc:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80028d0:	fa93 f3a3 	rbit	r3, r3
 80028d4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80028d8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028dc:	fab3 f383 	clz	r3, r3
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80028e4:	d802      	bhi.n	80028ec <HAL_RCC_OscConfig+0x4a4>
 80028e6:	4b70      	ldr	r3, [pc, #448]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	e013      	b.n	8002914 <HAL_RCC_OscConfig+0x4cc>
 80028ec:	2302      	movs	r3, #2
 80028ee:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80028f6:	fa93 f3a3 	rbit	r3, r3
 80028fa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80028fe:	2302      	movs	r3, #2
 8002900:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002904:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002908:	fa93 f3a3 	rbit	r3, r3
 800290c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002910:	4b65      	ldr	r3, [pc, #404]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	2202      	movs	r2, #2
 8002916:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800291a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800291e:	fa92 f2a2 	rbit	r2, r2
 8002922:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002926:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800292a:	fab2 f282 	clz	r2, r2
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	f042 0220 	orr.w	r2, r2, #32
 8002934:	b2d2      	uxtb	r2, r2
 8002936:	f002 021f 	and.w	r2, r2, #31
 800293a:	2101      	movs	r1, #1
 800293c:	fa01 f202 	lsl.w	r2, r1, r2
 8002940:	4013      	ands	r3, r2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0b4      	beq.n	80028b0 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002946:	4b58      	ldr	r3, [pc, #352]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800294e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002952:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	21f8      	movs	r1, #248	@ 0xf8
 800295c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002964:	fa91 f1a1 	rbit	r1, r1
 8002968:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800296c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002970:	fab1 f181 	clz	r1, r1
 8002974:	b2c9      	uxtb	r1, r1
 8002976:	408b      	lsls	r3, r1
 8002978:	494b      	ldr	r1, [pc, #300]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 800297a:	4313      	orrs	r3, r2
 800297c:	600b      	str	r3, [r1, #0]
 800297e:	e065      	b.n	8002a4c <HAL_RCC_OscConfig+0x604>
 8002980:	2301      	movs	r3, #1
 8002982:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002986:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800298a:	fa93 f3a3 	rbit	r3, r3
 800298e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002992:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80029a0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	461a      	mov	r2, r3
 80029a8:	2300      	movs	r3, #0
 80029aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029ac:	f7fe ffe2 	bl	8001974 <HAL_GetTick>
 80029b0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029b4:	e00a      	b.n	80029cc <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029b6:	f7fe ffdd 	bl	8001974 <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d902      	bls.n	80029cc <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	f000 bd45 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 80029cc:	2302      	movs	r3, #2
 80029ce:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80029d6:	fa93 f3a3 	rbit	r3, r3
 80029da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80029de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80029ea:	d802      	bhi.n	80029f2 <HAL_RCC_OscConfig+0x5aa>
 80029ec:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	e013      	b.n	8002a1a <HAL_RCC_OscConfig+0x5d2>
 80029f2:	2302      	movs	r3, #2
 80029f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80029fc:	fa93 f3a3 	rbit	r3, r3
 8002a00:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002a04:	2302      	movs	r3, #2
 8002a06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002a0a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002a0e:	fa93 f3a3 	rbit	r3, r3
 8002a12:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002a16:	4b24      	ldr	r3, [pc, #144]	@ (8002aa8 <HAL_RCC_OscConfig+0x660>)
 8002a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002a20:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002a24:	fa92 f2a2 	rbit	r2, r2
 8002a28:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002a2c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002a30:	fab2 f282 	clz	r2, r2
 8002a34:	b2d2      	uxtb	r2, r2
 8002a36:	f042 0220 	orr.w	r2, r2, #32
 8002a3a:	b2d2      	uxtb	r2, r2
 8002a3c:	f002 021f 	and.w	r2, r2, #31
 8002a40:	2101      	movs	r1, #1
 8002a42:	fa01 f202 	lsl.w	r2, r1, r2
 8002a46:	4013      	ands	r3, r2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d1b4      	bne.n	80029b6 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0308 	and.w	r3, r3, #8
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 8115 	beq.w	8002c8c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a66:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d07e      	beq.n	8002b70 <HAL_RCC_OscConfig+0x728>
 8002a72:	2301      	movs	r3, #1
 8002a74:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a78:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002a84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a88:	fab3 f383 	clz	r3, r3
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <HAL_RCC_OscConfig+0x664>)
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	461a      	mov	r2, r3
 8002a98:	2301      	movs	r3, #1
 8002a9a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a9c:	f7fe ff6a 	bl	8001974 <HAL_GetTick>
 8002aa0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002aa4:	e00f      	b.n	8002ac6 <HAL_RCC_OscConfig+0x67e>
 8002aa6:	bf00      	nop
 8002aa8:	40021000 	.word	0x40021000
 8002aac:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ab0:	f7fe ff60 	bl	8001974 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d902      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	f000 bcc8 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002acc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002ad0:	fa93 f3a3 	rbit	r3, r3
 8002ad4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002ad8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002adc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002ae0:	2202      	movs	r2, #2
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	fa93 f2a3 	rbit	r2, r3
 8002af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b04:	2202      	movs	r2, #2
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b0c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	fa93 f2a3 	rbit	r2, r3
 8002b16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b1a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002b1e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b20:	4bb0      	ldr	r3, [pc, #704]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002b22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b28:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b2c:	2102      	movs	r1, #2
 8002b2e:	6019      	str	r1, [r3, #0]
 8002b30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	fa93 f1a3 	rbit	r1, r3
 8002b3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b42:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b46:	6019      	str	r1, [r3, #0]
  return result;
 8002b48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b4c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	fab3 f383 	clz	r3, r3
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	f003 031f 	and.w	r3, r3, #31
 8002b62:	2101      	movs	r1, #1
 8002b64:	fa01 f303 	lsl.w	r3, r1, r3
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0a0      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x668>
 8002b6e:	e08d      	b.n	8002c8c <HAL_RCC_OscConfig+0x844>
 8002b70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b74:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b78:	2201      	movs	r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b80:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	fa93 f2a3 	rbit	r2, r3
 8002b8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b8e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b92:	601a      	str	r2, [r3, #0]
  return result;
 8002b94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b98:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002b9c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b9e:	fab3 f383 	clz	r3, r3
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b90      	ldr	r3, [pc, #576]	@ (8002de8 <HAL_RCC_OscConfig+0x9a0>)
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	461a      	mov	r2, r3
 8002bae:	2300      	movs	r3, #0
 8002bb0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb2:	f7fe fedf 	bl	8001974 <HAL_GetTick>
 8002bb6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002bbc:	f7fe feda 	bl	8001974 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d902      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	f000 bc42 	b.w	8003456 <HAL_RCC_OscConfig+0x100e>
 8002bd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002bda:	2202      	movs	r2, #2
 8002bdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002be2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	fa93 f2a3 	rbit	r2, r3
 8002bec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bf0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bfa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002bfe:	2202      	movs	r2, #2
 8002c00:	601a      	str	r2, [r3, #0]
 8002c02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c06:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	fa93 f2a3 	rbit	r2, r3
 8002c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c14:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002c18:	601a      	str	r2, [r3, #0]
 8002c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c1e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c22:	2202      	movs	r2, #2
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	fa93 f2a3 	rbit	r2, r3
 8002c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c38:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002c3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c3e:	4b69      	ldr	r3, [pc, #420]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c46:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c4a:	2102      	movs	r1, #2
 8002c4c:	6019      	str	r1, [r3, #0]
 8002c4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c52:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	fa93 f1a3 	rbit	r1, r3
 8002c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c60:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c64:	6019      	str	r1, [r3, #0]
  return result;
 8002c66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c6a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	fab3 f383 	clz	r3, r3
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	2101      	movs	r1, #1
 8002c82:	fa01 f303 	lsl.w	r3, r1, r3
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d197      	bne.n	8002bbc <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 819e 	beq.w	8002fde <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ca8:	4b4e      	ldr	r3, [pc, #312]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d116      	bne.n	8002ce2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	4a4a      	ldr	r2, [pc, #296]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002cba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cbe:	61d3      	str	r3, [r2, #28]
 8002cc0:	4b48      	ldr	r3, [pc, #288]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002cc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ccc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cd6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002cda:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ce2:	4b42      	ldr	r3, [pc, #264]	@ (8002dec <HAL_RCC_OscConfig+0x9a4>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d11a      	bne.n	8002d24 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cee:	4b3f      	ldr	r3, [pc, #252]	@ (8002dec <HAL_RCC_OscConfig+0x9a4>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a3e      	ldr	r2, [pc, #248]	@ (8002dec <HAL_RCC_OscConfig+0x9a4>)
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cf8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cfa:	f7fe fe3b 	bl	8001974 <HAL_GetTick>
 8002cfe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d02:	e009      	b.n	8002d18 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d04:	f7fe fe36 	bl	8001974 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	2b64      	cmp	r3, #100	@ 0x64
 8002d12:	d901      	bls.n	8002d18 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002d14:	2303      	movs	r3, #3
 8002d16:	e39e      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d18:	4b34      	ldr	r3, [pc, #208]	@ (8002dec <HAL_RCC_OscConfig+0x9a4>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d0ef      	beq.n	8002d04 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	d106      	bne.n	8002d42 <HAL_RCC_OscConfig+0x8fa>
 8002d34:	4b2b      	ldr	r3, [pc, #172]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d36:	6a1b      	ldr	r3, [r3, #32]
 8002d38:	4a2a      	ldr	r2, [pc, #168]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d3a:	f043 0301 	orr.w	r3, r3, #1
 8002d3e:	6213      	str	r3, [r2, #32]
 8002d40:	e035      	b.n	8002dae <HAL_RCC_OscConfig+0x966>
 8002d42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10c      	bne.n	8002d6c <HAL_RCC_OscConfig+0x924>
 8002d52:	4b24      	ldr	r3, [pc, #144]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	4a23      	ldr	r2, [pc, #140]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d58:	f023 0301 	bic.w	r3, r3, #1
 8002d5c:	6213      	str	r3, [r2, #32]
 8002d5e:	4b21      	ldr	r3, [pc, #132]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d60:	6a1b      	ldr	r3, [r3, #32]
 8002d62:	4a20      	ldr	r2, [pc, #128]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d64:	f023 0304 	bic.w	r3, r3, #4
 8002d68:	6213      	str	r3, [r2, #32]
 8002d6a:	e020      	b.n	8002dae <HAL_RCC_OscConfig+0x966>
 8002d6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	2b05      	cmp	r3, #5
 8002d7a:	d10c      	bne.n	8002d96 <HAL_RCC_OscConfig+0x94e>
 8002d7c:	4b19      	ldr	r3, [pc, #100]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d7e:	6a1b      	ldr	r3, [r3, #32]
 8002d80:	4a18      	ldr	r2, [pc, #96]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d82:	f043 0304 	orr.w	r3, r3, #4
 8002d86:	6213      	str	r3, [r2, #32]
 8002d88:	4b16      	ldr	r3, [pc, #88]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d8a:	6a1b      	ldr	r3, [r3, #32]
 8002d8c:	4a15      	ldr	r2, [pc, #84]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d8e:	f043 0301 	orr.w	r3, r3, #1
 8002d92:	6213      	str	r3, [r2, #32]
 8002d94:	e00b      	b.n	8002dae <HAL_RCC_OscConfig+0x966>
 8002d96:	4b13      	ldr	r3, [pc, #76]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	4a12      	ldr	r2, [pc, #72]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002d9c:	f023 0301 	bic.w	r3, r3, #1
 8002da0:	6213      	str	r3, [r2, #32]
 8002da2:	4b10      	ldr	r3, [pc, #64]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	4a0f      	ldr	r2, [pc, #60]	@ (8002de4 <HAL_RCC_OscConfig+0x99c>)
 8002da8:	f023 0304 	bic.w	r3, r3, #4
 8002dac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002db2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f000 8087 	beq.w	8002ece <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc0:	f7fe fdd8 	bl	8001974 <HAL_GetTick>
 8002dc4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dc8:	e012      	b.n	8002df0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dca:	f7fe fdd3 	bl	8001974 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d908      	bls.n	8002df0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e339      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 8002de2:	bf00      	nop
 8002de4:	40021000 	.word	0x40021000
 8002de8:	10908120 	.word	0x10908120
 8002dec:	40007000 	.word	0x40007000
 8002df0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002df8:	2202      	movs	r2, #2
 8002dfa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e00:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	fa93 f2a3 	rbit	r2, r3
 8002e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e0e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e18:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e1c:	2202      	movs	r2, #2
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e24:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	fa93 f2a3 	rbit	r2, r3
 8002e2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e32:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e36:	601a      	str	r2, [r3, #0]
  return result;
 8002e38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e3c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8002e40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e42:	fab3 f383 	clz	r3, r3
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d102      	bne.n	8002e58 <HAL_RCC_OscConfig+0xa10>
 8002e52:	4b98      	ldr	r3, [pc, #608]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002e54:	6a1b      	ldr	r3, [r3, #32]
 8002e56:	e013      	b.n	8002e80 <HAL_RCC_OscConfig+0xa38>
 8002e58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e5c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e60:	2202      	movs	r2, #2
 8002e62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e68:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	fa93 f2a3 	rbit	r2, r3
 8002e72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e76:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002e7a:	601a      	str	r2, [r3, #0]
 8002e7c:	4b8d      	ldr	r3, [pc, #564]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e84:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e88:	2102      	movs	r1, #2
 8002e8a:	6011      	str	r1, [r2, #0]
 8002e8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e90:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002e94:	6812      	ldr	r2, [r2, #0]
 8002e96:	fa92 f1a2 	rbit	r1, r2
 8002e9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e9e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002ea2:	6011      	str	r1, [r2, #0]
  return result;
 8002ea4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002ea8:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002eac:	6812      	ldr	r2, [r2, #0]
 8002eae:	fab2 f282 	clz	r2, r2
 8002eb2:	b2d2      	uxtb	r2, r2
 8002eb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002eb8:	b2d2      	uxtb	r2, r2
 8002eba:	f002 021f 	and.w	r2, r2, #31
 8002ebe:	2101      	movs	r1, #1
 8002ec0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	f43f af7f 	beq.w	8002dca <HAL_RCC_OscConfig+0x982>
 8002ecc:	e07d      	b.n	8002fca <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ece:	f7fe fd51 	bl	8001974 <HAL_GetTick>
 8002ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ed6:	e00b      	b.n	8002ef0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ed8:	f7fe fd4c 	bl	8001974 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e2b2      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 8002ef0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ef4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002ef8:	2202      	movs	r2, #2
 8002efa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f00:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	fa93 f2a3 	rbit	r2, r3
 8002f0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f0e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f18:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f1c:	2202      	movs	r2, #2
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f24:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	fa93 f2a3 	rbit	r2, r3
 8002f2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f32:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f36:	601a      	str	r2, [r3, #0]
  return result;
 8002f38:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f3c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002f40:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f42:	fab3 f383 	clz	r3, r3
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d102      	bne.n	8002f58 <HAL_RCC_OscConfig+0xb10>
 8002f52:	4b58      	ldr	r3, [pc, #352]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002f54:	6a1b      	ldr	r3, [r3, #32]
 8002f56:	e013      	b.n	8002f80 <HAL_RCC_OscConfig+0xb38>
 8002f58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f60:	2202      	movs	r2, #2
 8002f62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f68:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	fa93 f2a3 	rbit	r2, r3
 8002f72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f76:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	4b4d      	ldr	r3, [pc, #308]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f84:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f88:	2102      	movs	r1, #2
 8002f8a:	6011      	str	r1, [r2, #0]
 8002f8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f90:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002f94:	6812      	ldr	r2, [r2, #0]
 8002f96:	fa92 f1a2 	rbit	r1, r2
 8002f9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002f9e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002fa2:	6011      	str	r1, [r2, #0]
  return result;
 8002fa4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002fa8:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	fab2 f282 	clz	r2, r2
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002fb8:	b2d2      	uxtb	r2, r2
 8002fba:	f002 021f 	and.w	r2, r2, #31
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d186      	bne.n	8002ed8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fca:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d105      	bne.n	8002fde <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd2:	4b38      	ldr	r3, [pc, #224]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	4a37      	ldr	r2, [pc, #220]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002fd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fdc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002fe2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	69db      	ldr	r3, [r3, #28]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 8232 	beq.w	8003454 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ff0:	4b30      	ldr	r3, [pc, #192]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 030c 	and.w	r3, r3, #12
 8002ff8:	2b08      	cmp	r3, #8
 8002ffa:	f000 8201 	beq.w	8003400 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ffe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003002:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	69db      	ldr	r3, [r3, #28]
 800300a:	2b02      	cmp	r3, #2
 800300c:	f040 8157 	bne.w	80032be <HAL_RCC_OscConfig+0xe76>
 8003010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003014:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003018:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800301c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003022:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	fa93 f2a3 	rbit	r2, r3
 800302c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003030:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003034:	601a      	str	r2, [r3, #0]
  return result;
 8003036:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800303a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800303e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003040:	fab3 f383 	clz	r3, r3
 8003044:	b2db      	uxtb	r3, r3
 8003046:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800304a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	461a      	mov	r2, r3
 8003052:	2300      	movs	r3, #0
 8003054:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003056:	f7fe fc8d 	bl	8001974 <HAL_GetTick>
 800305a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305e:	e009      	b.n	8003074 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003060:	f7fe fc88 	bl	8001974 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e1f0      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 8003074:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003078:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800307c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003080:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003082:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003086:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	fa93 f2a3 	rbit	r2, r3
 8003090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003094:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003098:	601a      	str	r2, [r3, #0]
  return result;
 800309a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800309e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80030a2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	2b3f      	cmp	r3, #63	@ 0x3f
 80030ac:	d804      	bhi.n	80030b8 <HAL_RCC_OscConfig+0xc70>
 80030ae:	4b01      	ldr	r3, [pc, #4]	@ (80030b4 <HAL_RCC_OscConfig+0xc6c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	e029      	b.n	8003108 <HAL_RCC_OscConfig+0xcc0>
 80030b4:	40021000 	.word	0x40021000
 80030b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030bc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030c0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ca:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	fa93 f2a3 	rbit	r2, r3
 80030d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80030dc:	601a      	str	r2, [r3, #0]
 80030de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030e6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80030ea:	601a      	str	r2, [r3, #0]
 80030ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030f0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	fa93 f2a3 	rbit	r2, r3
 80030fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fe:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	4bc3      	ldr	r3, [pc, #780]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 8003106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003108:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800310c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003110:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003114:	6011      	str	r1, [r2, #0]
 8003116:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800311a:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800311e:	6812      	ldr	r2, [r2, #0]
 8003120:	fa92 f1a2 	rbit	r1, r2
 8003124:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003128:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800312c:	6011      	str	r1, [r2, #0]
  return result;
 800312e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003132:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003136:	6812      	ldr	r2, [r2, #0]
 8003138:	fab2 f282 	clz	r2, r2
 800313c:	b2d2      	uxtb	r2, r2
 800313e:	f042 0220 	orr.w	r2, r2, #32
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	f002 021f 	and.w	r2, r2, #31
 8003148:	2101      	movs	r1, #1
 800314a:	fa01 f202 	lsl.w	r2, r1, r2
 800314e:	4013      	ands	r3, r2
 8003150:	2b00      	cmp	r3, #0
 8003152:	d185      	bne.n	8003060 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003154:	4baf      	ldr	r3, [pc, #700]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800315c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003160:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003168:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800316c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	430b      	orrs	r3, r1
 8003176:	49a7      	ldr	r1, [pc, #668]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 8003178:	4313      	orrs	r3, r2
 800317a:	604b      	str	r3, [r1, #4]
 800317c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003180:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003184:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003188:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800318a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	fa93 f2a3 	rbit	r2, r3
 8003198:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80031a0:	601a      	str	r2, [r3, #0]
  return result;
 80031a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80031aa:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031ac:	fab3 f383 	clz	r3, r3
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80031b6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	461a      	mov	r2, r3
 80031be:	2301      	movs	r3, #1
 80031c0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c2:	f7fe fbd7 	bl	8001974 <HAL_GetTick>
 80031c6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031ca:	e009      	b.n	80031e0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031cc:	f7fe fbd2 	bl	8001974 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	2b02      	cmp	r3, #2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e13a      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 80031e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031e8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	fa93 f2a3 	rbit	r2, r3
 80031fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003200:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003204:	601a      	str	r2, [r3, #0]
  return result;
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800320e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003210:	fab3 f383 	clz	r3, r3
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b3f      	cmp	r3, #63	@ 0x3f
 8003218:	d802      	bhi.n	8003220 <HAL_RCC_OscConfig+0xdd8>
 800321a:	4b7e      	ldr	r3, [pc, #504]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	e027      	b.n	8003270 <HAL_RCC_OscConfig+0xe28>
 8003220:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003224:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003228:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800322c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800322e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003232:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	fa93 f2a3 	rbit	r2, r3
 800323c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003240:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003244:	601a      	str	r2, [r3, #0]
 8003246:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800324a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800324e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003252:	601a      	str	r2, [r3, #0]
 8003254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003258:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	fa93 f2a3 	rbit	r2, r3
 8003262:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003266:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	4b69      	ldr	r3, [pc, #420]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 800326e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003270:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003274:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003278:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800327c:	6011      	str	r1, [r2, #0]
 800327e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003282:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003286:	6812      	ldr	r2, [r2, #0]
 8003288:	fa92 f1a2 	rbit	r1, r2
 800328c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003290:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003294:	6011      	str	r1, [r2, #0]
  return result;
 8003296:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800329a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800329e:	6812      	ldr	r2, [r2, #0]
 80032a0:	fab2 f282 	clz	r2, r2
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	f042 0220 	orr.w	r2, r2, #32
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	f002 021f 	and.w	r2, r2, #31
 80032b0:	2101      	movs	r1, #1
 80032b2:	fa01 f202 	lsl.w	r2, r1, r2
 80032b6:	4013      	ands	r3, r2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d087      	beq.n	80031cc <HAL_RCC_OscConfig+0xd84>
 80032bc:	e0ca      	b.n	8003454 <HAL_RCC_OscConfig+0x100c>
 80032be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032c2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032c6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80032ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032d0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	fa93 f2a3 	rbit	r2, r3
 80032da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032de:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032e2:	601a      	str	r2, [r3, #0]
  return result;
 80032e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80032ec:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ee:	fab3 f383 	clz	r3, r3
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032f8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	461a      	mov	r2, r3
 8003300:	2300      	movs	r3, #0
 8003302:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003304:	f7fe fb36 	bl	8001974 <HAL_GetTick>
 8003308:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800330c:	e009      	b.n	8003322 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800330e:	f7fe fb31 	bl	8001974 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b02      	cmp	r3, #2
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e099      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 8003322:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003326:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800332a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800332e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003330:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003334:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	fa93 f2a3 	rbit	r2, r3
 800333e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003342:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003346:	601a      	str	r2, [r3, #0]
  return result;
 8003348:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800334c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003350:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003352:	fab3 f383 	clz	r3, r3
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b3f      	cmp	r3, #63	@ 0x3f
 800335a:	d802      	bhi.n	8003362 <HAL_RCC_OscConfig+0xf1a>
 800335c:	4b2d      	ldr	r3, [pc, #180]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	e027      	b.n	80033b2 <HAL_RCC_OscConfig+0xf6a>
 8003362:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003366:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800336a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800336e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003370:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003374:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	fa93 f2a3 	rbit	r2, r3
 800337e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003382:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800338c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003390:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003394:	601a      	str	r2, [r3, #0]
 8003396:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800339a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	fa93 f2a3 	rbit	r2, r3
 80033a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033a8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80033ac:	601a      	str	r2, [r3, #0]
 80033ae:	4b19      	ldr	r3, [pc, #100]	@ (8003414 <HAL_RCC_OscConfig+0xfcc>)
 80033b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033b6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033ba:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80033be:	6011      	str	r1, [r2, #0]
 80033c0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033c4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80033c8:	6812      	ldr	r2, [r2, #0]
 80033ca:	fa92 f1a2 	rbit	r1, r2
 80033ce:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033d2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033d6:	6011      	str	r1, [r2, #0]
  return result;
 80033d8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80033dc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80033e0:	6812      	ldr	r2, [r2, #0]
 80033e2:	fab2 f282 	clz	r2, r2
 80033e6:	b2d2      	uxtb	r2, r2
 80033e8:	f042 0220 	orr.w	r2, r2, #32
 80033ec:	b2d2      	uxtb	r2, r2
 80033ee:	f002 021f 	and.w	r2, r2, #31
 80033f2:	2101      	movs	r1, #1
 80033f4:	fa01 f202 	lsl.w	r2, r1, r2
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d187      	bne.n	800330e <HAL_RCC_OscConfig+0xec6>
 80033fe:	e029      	b.n	8003454 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003404:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69db      	ldr	r3, [r3, #28]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d103      	bne.n	8003418 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e020      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
 8003414:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003418:	4b11      	ldr	r3, [pc, #68]	@ (8003460 <HAL_RCC_OscConfig+0x1018>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003420:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003424:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003428:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800342c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	6a1b      	ldr	r3, [r3, #32]
 8003434:	429a      	cmp	r2, r3
 8003436:	d10b      	bne.n	8003450 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003438:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800343c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003440:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003444:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800344c:	429a      	cmp	r2, r3
 800344e:	d001      	beq.n	8003454 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e000      	b.n	8003456 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003454:	2300      	movs	r3, #0
}
 8003456:	4618      	mov	r0, r3
 8003458:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}
 8003460:	40021000 	.word	0x40021000

08003464 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b09e      	sub	sp, #120	@ 0x78
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800346e:	2300      	movs	r3, #0
 8003470:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d101      	bne.n	800347c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e154      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800347c:	4b89      	ldr	r3, [pc, #548]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	429a      	cmp	r2, r3
 8003488:	d910      	bls.n	80034ac <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800348a:	4b86      	ldr	r3, [pc, #536]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 0207 	bic.w	r2, r3, #7
 8003492:	4984      	ldr	r1, [pc, #528]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	4313      	orrs	r3, r2
 8003498:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800349a:	4b82      	ldr	r3, [pc, #520]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	683a      	ldr	r2, [r7, #0]
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d001      	beq.n	80034ac <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e13c      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d008      	beq.n	80034ca <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b8:	4b7b      	ldr	r3, [pc, #492]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	4978      	ldr	r1, [pc, #480]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	f000 80cd 	beq.w	8003672 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	2b01      	cmp	r3, #1
 80034de:	d137      	bne.n	8003550 <HAL_RCC_ClockConfig+0xec>
 80034e0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80034e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034e8:	fa93 f3a3 	rbit	r3, r3
 80034ec:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80034ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034f0:	fab3 f383 	clz	r3, r3
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80034f8:	d802      	bhi.n	8003500 <HAL_RCC_ClockConfig+0x9c>
 80034fa:	4b6b      	ldr	r3, [pc, #428]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	e00f      	b.n	8003520 <HAL_RCC_ClockConfig+0xbc>
 8003500:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003504:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003508:	fa93 f3a3 	rbit	r3, r3
 800350c:	667b      	str	r3, [r7, #100]	@ 0x64
 800350e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003512:	663b      	str	r3, [r7, #96]	@ 0x60
 8003514:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003516:	fa93 f3a3 	rbit	r3, r3
 800351a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800351c:	4b62      	ldr	r3, [pc, #392]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003524:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003526:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003528:	fa92 f2a2 	rbit	r2, r2
 800352c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800352e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003530:	fab2 f282 	clz	r2, r2
 8003534:	b2d2      	uxtb	r2, r2
 8003536:	f042 0220 	orr.w	r2, r2, #32
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	f002 021f 	and.w	r2, r2, #31
 8003540:	2101      	movs	r1, #1
 8003542:	fa01 f202 	lsl.w	r2, r1, r2
 8003546:	4013      	ands	r3, r2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d171      	bne.n	8003630 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0ea      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b02      	cmp	r3, #2
 8003556:	d137      	bne.n	80035c8 <HAL_RCC_ClockConfig+0x164>
 8003558:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800355c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003560:	fa93 f3a3 	rbit	r3, r3
 8003564:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003566:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003568:	fab3 f383 	clz	r3, r3
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003570:	d802      	bhi.n	8003578 <HAL_RCC_ClockConfig+0x114>
 8003572:	4b4d      	ldr	r3, [pc, #308]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	e00f      	b.n	8003598 <HAL_RCC_ClockConfig+0x134>
 8003578:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800357c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003580:	fa93 f3a3 	rbit	r3, r3
 8003584:	647b      	str	r3, [r7, #68]	@ 0x44
 8003586:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800358a:	643b      	str	r3, [r7, #64]	@ 0x40
 800358c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800358e:	fa93 f3a3 	rbit	r3, r3
 8003592:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003594:	4b44      	ldr	r3, [pc, #272]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 8003596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003598:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800359c:	63ba      	str	r2, [r7, #56]	@ 0x38
 800359e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035a0:	fa92 f2a2 	rbit	r2, r2
 80035a4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80035a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80035a8:	fab2 f282 	clz	r2, r2
 80035ac:	b2d2      	uxtb	r2, r2
 80035ae:	f042 0220 	orr.w	r2, r2, #32
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	f002 021f 	and.w	r2, r2, #31
 80035b8:	2101      	movs	r1, #1
 80035ba:	fa01 f202 	lsl.w	r2, r1, r2
 80035be:	4013      	ands	r3, r2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d135      	bne.n	8003630 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0ae      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
 80035c8:	2302      	movs	r3, #2
 80035ca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035ce:	fa93 f3a3 	rbit	r3, r3
 80035d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80035d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035d6:	fab3 f383 	clz	r3, r3
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80035de:	d802      	bhi.n	80035e6 <HAL_RCC_ClockConfig+0x182>
 80035e0:	4b31      	ldr	r3, [pc, #196]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	e00d      	b.n	8003602 <HAL_RCC_ClockConfig+0x19e>
 80035e6:	2302      	movs	r3, #2
 80035e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ec:	fa93 f3a3 	rbit	r3, r3
 80035f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035f2:	2302      	movs	r3, #2
 80035f4:	623b      	str	r3, [r7, #32]
 80035f6:	6a3b      	ldr	r3, [r7, #32]
 80035f8:	fa93 f3a3 	rbit	r3, r3
 80035fc:	61fb      	str	r3, [r7, #28]
 80035fe:	4b2a      	ldr	r3, [pc, #168]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	2202      	movs	r2, #2
 8003604:	61ba      	str	r2, [r7, #24]
 8003606:	69ba      	ldr	r2, [r7, #24]
 8003608:	fa92 f2a2 	rbit	r2, r2
 800360c:	617a      	str	r2, [r7, #20]
  return result;
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	fab2 f282 	clz	r2, r2
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	f042 0220 	orr.w	r2, r2, #32
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	f002 021f 	and.w	r2, r2, #31
 8003620:	2101      	movs	r1, #1
 8003622:	fa01 f202 	lsl.w	r2, r1, r2
 8003626:	4013      	ands	r3, r2
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e07a      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003630:	4b1d      	ldr	r3, [pc, #116]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f023 0203 	bic.w	r2, r3, #3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	491a      	ldr	r1, [pc, #104]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 800363e:	4313      	orrs	r3, r2
 8003640:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003642:	f7fe f997 	bl	8001974 <HAL_GetTick>
 8003646:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003648:	e00a      	b.n	8003660 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364a:	f7fe f993 	bl	8001974 <HAL_GetTick>
 800364e:	4602      	mov	r2, r0
 8003650:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003652:	1ad3      	subs	r3, r2, r3
 8003654:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003658:	4293      	cmp	r3, r2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e062      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003660:	4b11      	ldr	r3, [pc, #68]	@ (80036a8 <HAL_RCC_ClockConfig+0x244>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 020c 	and.w	r2, r3, #12
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	429a      	cmp	r2, r3
 8003670:	d1eb      	bne.n	800364a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003672:	4b0c      	ldr	r3, [pc, #48]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	683a      	ldr	r2, [r7, #0]
 800367c:	429a      	cmp	r2, r3
 800367e:	d215      	bcs.n	80036ac <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003680:	4b08      	ldr	r3, [pc, #32]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f023 0207 	bic.w	r2, r3, #7
 8003688:	4906      	ldr	r1, [pc, #24]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003690:	4b04      	ldr	r3, [pc, #16]	@ (80036a4 <HAL_RCC_ClockConfig+0x240>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f003 0307 	and.w	r3, r3, #7
 8003698:	683a      	ldr	r2, [r7, #0]
 800369a:	429a      	cmp	r2, r3
 800369c:	d006      	beq.n	80036ac <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e041      	b.n	8003726 <HAL_RCC_ClockConfig+0x2c2>
 80036a2:	bf00      	nop
 80036a4:	40022000 	.word	0x40022000
 80036a8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0304 	and.w	r3, r3, #4
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036b8:	4b1d      	ldr	r3, [pc, #116]	@ (8003730 <HAL_RCC_ClockConfig+0x2cc>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	491a      	ldr	r1, [pc, #104]	@ (8003730 <HAL_RCC_ClockConfig+0x2cc>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 0308 	and.w	r3, r3, #8
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d009      	beq.n	80036ea <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036d6:	4b16      	ldr	r3, [pc, #88]	@ (8003730 <HAL_RCC_ClockConfig+0x2cc>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	4912      	ldr	r1, [pc, #72]	@ (8003730 <HAL_RCC_ClockConfig+0x2cc>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80036ea:	f000 f829 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 80036ee:	4601      	mov	r1, r0
 80036f0:	4b0f      	ldr	r3, [pc, #60]	@ (8003730 <HAL_RCC_ClockConfig+0x2cc>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036f8:	22f0      	movs	r2, #240	@ 0xf0
 80036fa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	fa92 f2a2 	rbit	r2, r2
 8003702:	60fa      	str	r2, [r7, #12]
  return result;
 8003704:	68fa      	ldr	r2, [r7, #12]
 8003706:	fab2 f282 	clz	r2, r2
 800370a:	b2d2      	uxtb	r2, r2
 800370c:	40d3      	lsrs	r3, r2
 800370e:	4a09      	ldr	r2, [pc, #36]	@ (8003734 <HAL_RCC_ClockConfig+0x2d0>)
 8003710:	5cd3      	ldrb	r3, [r2, r3]
 8003712:	fa21 f303 	lsr.w	r3, r1, r3
 8003716:	4a08      	ldr	r2, [pc, #32]	@ (8003738 <HAL_RCC_ClockConfig+0x2d4>)
 8003718:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800371a:	4b08      	ldr	r3, [pc, #32]	@ (800373c <HAL_RCC_ClockConfig+0x2d8>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4618      	mov	r0, r3
 8003720:	f7fd ff82 	bl	8001628 <HAL_InitTick>
  
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3778      	adds	r7, #120	@ 0x78
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	40021000 	.word	0x40021000
 8003734:	0800a024 	.word	0x0800a024
 8003738:	20000000 	.word	0x20000000
 800373c:	20000004 	.word	0x20000004

08003740 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003740:	b480      	push	{r7}
 8003742:	b087      	sub	sp, #28
 8003744:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	60fb      	str	r3, [r7, #12]
 800374a:	2300      	movs	r3, #0
 800374c:	60bb      	str	r3, [r7, #8]
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]
 8003752:	2300      	movs	r3, #0
 8003754:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800375a:	4b1e      	ldr	r3, [pc, #120]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f003 030c 	and.w	r3, r3, #12
 8003766:	2b04      	cmp	r3, #4
 8003768:	d002      	beq.n	8003770 <HAL_RCC_GetSysClockFreq+0x30>
 800376a:	2b08      	cmp	r3, #8
 800376c:	d003      	beq.n	8003776 <HAL_RCC_GetSysClockFreq+0x36>
 800376e:	e026      	b.n	80037be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003770:	4b19      	ldr	r3, [pc, #100]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003772:	613b      	str	r3, [r7, #16]
      break;
 8003774:	e026      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	0c9b      	lsrs	r3, r3, #18
 800377a:	f003 030f 	and.w	r3, r3, #15
 800377e:	4a17      	ldr	r2, [pc, #92]	@ (80037dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003780:	5cd3      	ldrb	r3, [r2, r3]
 8003782:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003784:	4b13      	ldr	r3, [pc, #76]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	f003 030f 	and.w	r3, r3, #15
 800378c:	4a14      	ldr	r2, [pc, #80]	@ (80037e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800378e:	5cd3      	ldrb	r3, [r2, r3]
 8003790:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d008      	beq.n	80037ae <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800379c:	4a0e      	ldr	r2, [pc, #56]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0x98>)
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	fb02 f303 	mul.w	r3, r2, r3
 80037aa:	617b      	str	r3, [r7, #20]
 80037ac:	e004      	b.n	80037b8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a0c      	ldr	r2, [pc, #48]	@ (80037e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80037b2:	fb02 f303 	mul.w	r3, r2, r3
 80037b6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	613b      	str	r3, [r7, #16]
      break;
 80037bc:	e002      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037be:	4b06      	ldr	r3, [pc, #24]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80037c0:	613b      	str	r3, [r7, #16]
      break;
 80037c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037c4:	693b      	ldr	r3, [r7, #16]
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	371c      	adds	r7, #28
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40021000 	.word	0x40021000
 80037d8:	007a1200 	.word	0x007a1200
 80037dc:	0800a03c 	.word	0x0800a03c
 80037e0:	0800a04c 	.word	0x0800a04c
 80037e4:	003d0900 	.word	0x003d0900

080037e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037e8:	b480      	push	{r7}
 80037ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037ec:	4b03      	ldr	r3, [pc, #12]	@ (80037fc <HAL_RCC_GetHCLKFreq+0x14>)
 80037ee:	681b      	ldr	r3, [r3, #0]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	20000000 	.word	0x20000000

08003800 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003806:	f7ff ffef 	bl	80037e8 <HAL_RCC_GetHCLKFreq>
 800380a:	4601      	mov	r1, r0
 800380c:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003814:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003818:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	fa92 f2a2 	rbit	r2, r2
 8003820:	603a      	str	r2, [r7, #0]
  return result;
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	fab2 f282 	clz	r2, r2
 8003828:	b2d2      	uxtb	r2, r2
 800382a:	40d3      	lsrs	r3, r2
 800382c:	4a04      	ldr	r2, [pc, #16]	@ (8003840 <HAL_RCC_GetPCLK1Freq+0x40>)
 800382e:	5cd3      	ldrb	r3, [r2, r3]
 8003830:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003834:	4618      	mov	r0, r3
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40021000 	.word	0x40021000
 8003840:	0800a034 	.word	0x0800a034

08003844 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800384a:	f7ff ffcd 	bl	80037e8 <HAL_RCC_GetHCLKFreq>
 800384e:	4601      	mov	r1, r0
 8003850:	4b0b      	ldr	r3, [pc, #44]	@ (8003880 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003858:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800385c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	687a      	ldr	r2, [r7, #4]
 8003860:	fa92 f2a2 	rbit	r2, r2
 8003864:	603a      	str	r2, [r7, #0]
  return result;
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	fab2 f282 	clz	r2, r2
 800386c:	b2d2      	uxtb	r2, r2
 800386e:	40d3      	lsrs	r3, r2
 8003870:	4a04      	ldr	r2, [pc, #16]	@ (8003884 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003872:	5cd3      	ldrb	r3, [r2, r3]
 8003874:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003878:	4618      	mov	r0, r3
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40021000 	.word	0x40021000
 8003884:	0800a034 	.word	0x0800a034

08003888 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
 8003890:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	220f      	movs	r2, #15
 8003896:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003898:	4b12      	ldr	r3, [pc, #72]	@ (80038e4 <HAL_RCC_GetClockConfig+0x5c>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 0203 	and.w	r2, r3, #3
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80038a4:	4b0f      	ldr	r3, [pc, #60]	@ (80038e4 <HAL_RCC_GetClockConfig+0x5c>)
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80038b0:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <HAL_RCC_GetClockConfig+0x5c>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80038bc:	4b09      	ldr	r3, [pc, #36]	@ (80038e4 <HAL_RCC_GetClockConfig+0x5c>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	08db      	lsrs	r3, r3, #3
 80038c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80038ca:	4b07      	ldr	r3, [pc, #28]	@ (80038e8 <HAL_RCC_GetClockConfig+0x60>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0207 	and.w	r2, r3, #7
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	601a      	str	r2, [r3, #0]
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40021000 	.word	0x40021000
 80038e8:	40022000 	.word	0x40022000

080038ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b082      	sub	sp, #8
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e049      	b.n	8003992 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b00      	cmp	r3, #0
 8003908:	d106      	bne.n	8003918 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7fd fe26 	bl	8001564 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2202      	movs	r2, #2
 800391c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3304      	adds	r3, #4
 8003928:	4619      	mov	r1, r3
 800392a:	4610      	mov	r0, r2
 800392c:	f000 fa00 	bl	8003d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d001      	beq.n	80039b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e033      	b.n	8003a1c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a19      	ldr	r2, [pc, #100]	@ (8003a28 <HAL_TIM_Base_Start+0x8c>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d009      	beq.n	80039da <HAL_TIM_Base_Start+0x3e>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ce:	d004      	beq.n	80039da <HAL_TIM_Base_Start+0x3e>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a15      	ldr	r2, [pc, #84]	@ (8003a2c <HAL_TIM_Base_Start+0x90>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d115      	bne.n	8003a06 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	4b13      	ldr	r3, [pc, #76]	@ (8003a30 <HAL_TIM_Base_Start+0x94>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b06      	cmp	r3, #6
 80039ea:	d015      	beq.n	8003a18 <HAL_TIM_Base_Start+0x7c>
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039f2:	d011      	beq.n	8003a18 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	681a      	ldr	r2, [r3, #0]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f042 0201 	orr.w	r2, r2, #1
 8003a02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a04:	e008      	b.n	8003a18 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0201 	orr.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e000      	b.n	8003a1a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a18:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3714      	adds	r7, #20
 8003a20:	46bd      	mov	sp, r7
 8003a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a26:	4770      	bx	lr
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40014000 	.word	0x40014000
 8003a30:	00010007 	.word	0x00010007

08003a34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d001      	beq.n	8003a4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e03b      	b.n	8003ac4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2202      	movs	r2, #2
 8003a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f042 0201 	orr.w	r2, r2, #1
 8003a62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a19      	ldr	r2, [pc, #100]	@ (8003ad0 <HAL_TIM_Base_Start_IT+0x9c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d009      	beq.n	8003a82 <HAL_TIM_Base_Start_IT+0x4e>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a76:	d004      	beq.n	8003a82 <HAL_TIM_Base_Start_IT+0x4e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a15      	ldr	r2, [pc, #84]	@ (8003ad4 <HAL_TIM_Base_Start_IT+0xa0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d115      	bne.n	8003aae <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	4b13      	ldr	r3, [pc, #76]	@ (8003ad8 <HAL_TIM_Base_Start_IT+0xa4>)
 8003a8a:	4013      	ands	r3, r2
 8003a8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b06      	cmp	r3, #6
 8003a92:	d015      	beq.n	8003ac0 <HAL_TIM_Base_Start_IT+0x8c>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a9a:	d011      	beq.n	8003ac0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f042 0201 	orr.w	r2, r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003aac:	e008      	b.n	8003ac0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f042 0201 	orr.w	r2, r2, #1
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	e000      	b.n	8003ac2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40012c00 	.word	0x40012c00
 8003ad4:	40014000 	.word	0x40014000
 8003ad8:	00010007 	.word	0x00010007

08003adc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f003 0302 	and.w	r3, r3, #2
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d020      	beq.n	8003b40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01b      	beq.n	8003b40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0202 	mvn.w	r2, #2
 8003b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8e4 	bl	8003cf4 <HAL_TIM_IC_CaptureCallback>
 8003b2c:	e005      	b.n	8003b3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 f8d6 	bl	8003ce0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f8e7 	bl	8003d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d020      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	f003 0304 	and.w	r3, r3, #4
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d01b      	beq.n	8003b8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0204 	mvn.w	r2, #4
 8003b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2202      	movs	r2, #2
 8003b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f8be 	bl	8003cf4 <HAL_TIM_IC_CaptureCallback>
 8003b78:	e005      	b.n	8003b86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f8b0 	bl	8003ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f8c1 	bl	8003d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d020      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f003 0308 	and.w	r3, r3, #8
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d01b      	beq.n	8003bd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f06f 0208 	mvn.w	r2, #8
 8003ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2204      	movs	r2, #4
 8003bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d003      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f898 	bl	8003cf4 <HAL_TIM_IC_CaptureCallback>
 8003bc4:	e005      	b.n	8003bd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f88a 	bl	8003ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bcc:	6878      	ldr	r0, [r7, #4]
 8003bce:	f000 f89b 	bl	8003d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	f003 0310 	and.w	r3, r3, #16
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d020      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	f003 0310 	and.w	r3, r3, #16
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d01b      	beq.n	8003c24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f06f 0210 	mvn.w	r2, #16
 8003bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2208      	movs	r2, #8
 8003bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f872 	bl	8003cf4 <HAL_TIM_IC_CaptureCallback>
 8003c10:	e005      	b.n	8003c1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	f000 f864 	bl	8003ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 f875 	bl	8003d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00c      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f06f 0201 	mvn.w	r2, #1
 8003c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7fd fc0a 	bl	800145c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00c      	beq.n	8003c6c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d007      	beq.n	8003c6c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c66:	6878      	ldr	r0, [r7, #4]
 8003c68:	f000 f94c 	bl	8003f04 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00c      	beq.n	8003c90 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d007      	beq.n	8003c90 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f944 	bl	8003f18 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00c      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d007      	beq.n	8003cb4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f834 	bl	8003d1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00c      	beq.n	8003cd8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d007      	beq.n	8003cd8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f06f 0220 	mvn.w	r2, #32
 8003cd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f90c 	bl	8003ef0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cd8:	bf00      	nop
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ce8:	bf00      	nop
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
 8003d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	4a34      	ldr	r2, [pc, #208]	@ (8003e14 <TIM_Base_SetConfig+0xe4>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d003      	beq.n	8003d50 <TIM_Base_SetConfig+0x20>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d4e:	d108      	bne.n	8003d62 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a2b      	ldr	r2, [pc, #172]	@ (8003e14 <TIM_Base_SetConfig+0xe4>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d00f      	beq.n	8003d8a <TIM_Base_SetConfig+0x5a>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d70:	d00b      	beq.n	8003d8a <TIM_Base_SetConfig+0x5a>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a28      	ldr	r2, [pc, #160]	@ (8003e18 <TIM_Base_SetConfig+0xe8>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d007      	beq.n	8003d8a <TIM_Base_SetConfig+0x5a>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a27      	ldr	r2, [pc, #156]	@ (8003e1c <TIM_Base_SetConfig+0xec>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d003      	beq.n	8003d8a <TIM_Base_SetConfig+0x5a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a26      	ldr	r2, [pc, #152]	@ (8003e20 <TIM_Base_SetConfig+0xf0>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d108      	bne.n	8003d9c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	68fa      	ldr	r2, [r7, #12]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68fa      	ldr	r2, [r7, #12]
 8003dae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	689a      	ldr	r2, [r3, #8]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	4a14      	ldr	r2, [pc, #80]	@ (8003e14 <TIM_Base_SetConfig+0xe4>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00b      	beq.n	8003de0 <TIM_Base_SetConfig+0xb0>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a13      	ldr	r2, [pc, #76]	@ (8003e18 <TIM_Base_SetConfig+0xe8>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d007      	beq.n	8003de0 <TIM_Base_SetConfig+0xb0>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a12      	ldr	r2, [pc, #72]	@ (8003e1c <TIM_Base_SetConfig+0xec>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0xb0>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a11      	ldr	r2, [pc, #68]	@ (8003e20 <TIM_Base_SetConfig+0xf0>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d103      	bne.n	8003de8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d105      	bne.n	8003e06 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	f023 0201 	bic.w	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	611a      	str	r2, [r3, #16]
  }
}
 8003e06:	bf00      	nop
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	40012c00 	.word	0x40012c00
 8003e18:	40014000 	.word	0x40014000
 8003e1c:	40014400 	.word	0x40014400
 8003e20:	40014800 	.word	0x40014800

08003e24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d101      	bne.n	8003e3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e38:	2302      	movs	r3, #2
 8003e3a:	e04f      	b.n	8003edc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a21      	ldr	r2, [pc, #132]	@ (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d108      	bne.n	8003e78 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003e6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68fa      	ldr	r2, [r7, #12]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a14      	ldr	r2, [pc, #80]	@ (8003ee8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d009      	beq.n	8003eb0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ea4:	d004      	beq.n	8003eb0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	4a10      	ldr	r2, [pc, #64]	@ (8003eec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d10c      	bne.n	8003eca <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eb6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	68ba      	ldr	r2, [r7, #8]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	68ba      	ldr	r2, [r7, #8]
 8003ec8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2201      	movs	r2, #1
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003eda:	2300      	movs	r3, #0
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	40012c00 	.word	0x40012c00
 8003eec:	40014000 	.word	0x40014000

08003ef0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2a:	4770      	bx	lr

08003f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e040      	b.n	8003fc0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd fb28 	bl	80015a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2224      	movs	r2, #36	@ 0x24
 8003f58:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f022 0201 	bic.w	r2, r2, #1
 8003f68:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f95e 	bl	8004234 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 f825 	bl	8003fc8 <UART_SetConfig>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d101      	bne.n	8003f88 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e01b      	b.n	8003fc0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685a      	ldr	r2, [r3, #4]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f96:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	689a      	ldr	r2, [r3, #8]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fa6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f042 0201 	orr.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 f9dd 	bl	8004378 <UART_CheckIdleState>
 8003fbe:	4603      	mov	r3, r0
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3708      	adds	r7, #8
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b088      	sub	sp, #32
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	691b      	ldr	r3, [r3, #16]
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	695b      	ldr	r3, [r3, #20]
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69db      	ldr	r3, [r3, #28]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	4b8a      	ldr	r3, [pc, #552]	@ (800421c <UART_SetConfig+0x254>)
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6812      	ldr	r2, [r2, #0]
 8003ffa:	6979      	ldr	r1, [r7, #20]
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	430a      	orrs	r2, r1
 8004014:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	699b      	ldr	r3, [r3, #24]
 800401a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	4313      	orrs	r3, r2
 8004024:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	697a      	ldr	r2, [r7, #20]
 8004036:	430a      	orrs	r2, r1
 8004038:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a78      	ldr	r2, [pc, #480]	@ (8004220 <UART_SetConfig+0x258>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d120      	bne.n	8004086 <UART_SetConfig+0xbe>
 8004044:	4b77      	ldr	r3, [pc, #476]	@ (8004224 <UART_SetConfig+0x25c>)
 8004046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	2b03      	cmp	r3, #3
 800404e:	d817      	bhi.n	8004080 <UART_SetConfig+0xb8>
 8004050:	a201      	add	r2, pc, #4	@ (adr r2, 8004058 <UART_SetConfig+0x90>)
 8004052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004056:	bf00      	nop
 8004058:	08004069 	.word	0x08004069
 800405c:	08004075 	.word	0x08004075
 8004060:	0800407b 	.word	0x0800407b
 8004064:	0800406f 	.word	0x0800406f
 8004068:	2300      	movs	r3, #0
 800406a:	77fb      	strb	r3, [r7, #31]
 800406c:	e01d      	b.n	80040aa <UART_SetConfig+0xe2>
 800406e:	2302      	movs	r3, #2
 8004070:	77fb      	strb	r3, [r7, #31]
 8004072:	e01a      	b.n	80040aa <UART_SetConfig+0xe2>
 8004074:	2304      	movs	r3, #4
 8004076:	77fb      	strb	r3, [r7, #31]
 8004078:	e017      	b.n	80040aa <UART_SetConfig+0xe2>
 800407a:	2308      	movs	r3, #8
 800407c:	77fb      	strb	r3, [r7, #31]
 800407e:	e014      	b.n	80040aa <UART_SetConfig+0xe2>
 8004080:	2310      	movs	r3, #16
 8004082:	77fb      	strb	r3, [r7, #31]
 8004084:	e011      	b.n	80040aa <UART_SetConfig+0xe2>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a67      	ldr	r2, [pc, #412]	@ (8004228 <UART_SetConfig+0x260>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d102      	bne.n	8004096 <UART_SetConfig+0xce>
 8004090:	2300      	movs	r3, #0
 8004092:	77fb      	strb	r3, [r7, #31]
 8004094:	e009      	b.n	80040aa <UART_SetConfig+0xe2>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a64      	ldr	r2, [pc, #400]	@ (800422c <UART_SetConfig+0x264>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d102      	bne.n	80040a6 <UART_SetConfig+0xde>
 80040a0:	2300      	movs	r3, #0
 80040a2:	77fb      	strb	r3, [r7, #31]
 80040a4:	e001      	b.n	80040aa <UART_SetConfig+0xe2>
 80040a6:	2310      	movs	r3, #16
 80040a8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	69db      	ldr	r3, [r3, #28]
 80040ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040b2:	d15a      	bne.n	800416a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80040b4:	7ffb      	ldrb	r3, [r7, #31]
 80040b6:	2b08      	cmp	r3, #8
 80040b8:	d827      	bhi.n	800410a <UART_SetConfig+0x142>
 80040ba:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <UART_SetConfig+0xf8>)
 80040bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c0:	080040e5 	.word	0x080040e5
 80040c4:	080040ed 	.word	0x080040ed
 80040c8:	080040f5 	.word	0x080040f5
 80040cc:	0800410b 	.word	0x0800410b
 80040d0:	080040fb 	.word	0x080040fb
 80040d4:	0800410b 	.word	0x0800410b
 80040d8:	0800410b 	.word	0x0800410b
 80040dc:	0800410b 	.word	0x0800410b
 80040e0:	08004103 	.word	0x08004103
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040e4:	f7ff fb8c 	bl	8003800 <HAL_RCC_GetPCLK1Freq>
 80040e8:	61b8      	str	r0, [r7, #24]
        break;
 80040ea:	e013      	b.n	8004114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80040ec:	f7ff fbaa 	bl	8003844 <HAL_RCC_GetPCLK2Freq>
 80040f0:	61b8      	str	r0, [r7, #24]
        break;
 80040f2:	e00f      	b.n	8004114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040f4:	4b4e      	ldr	r3, [pc, #312]	@ (8004230 <UART_SetConfig+0x268>)
 80040f6:	61bb      	str	r3, [r7, #24]
        break;
 80040f8:	e00c      	b.n	8004114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040fa:	f7ff fb21 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 80040fe:	61b8      	str	r0, [r7, #24]
        break;
 8004100:	e008      	b.n	8004114 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004102:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004106:	61bb      	str	r3, [r7, #24]
        break;
 8004108:	e004      	b.n	8004114 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	77bb      	strb	r3, [r7, #30]
        break;
 8004112:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d074      	beq.n	8004204 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	005a      	lsls	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	085b      	lsrs	r3, r3, #1
 8004124:	441a      	add	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	fbb2 f3f3 	udiv	r3, r2, r3
 800412e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	2b0f      	cmp	r3, #15
 8004134:	d916      	bls.n	8004164 <UART_SetConfig+0x19c>
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800413c:	d212      	bcs.n	8004164 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	b29b      	uxth	r3, r3
 8004142:	f023 030f 	bic.w	r3, r3, #15
 8004146:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004148:	693b      	ldr	r3, [r7, #16]
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	b29b      	uxth	r3, r3
 800414e:	f003 0307 	and.w	r3, r3, #7
 8004152:	b29a      	uxth	r2, r3
 8004154:	89fb      	ldrh	r3, [r7, #14]
 8004156:	4313      	orrs	r3, r2
 8004158:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	89fa      	ldrh	r2, [r7, #14]
 8004160:	60da      	str	r2, [r3, #12]
 8004162:	e04f      	b.n	8004204 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004164:	2301      	movs	r3, #1
 8004166:	77bb      	strb	r3, [r7, #30]
 8004168:	e04c      	b.n	8004204 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800416a:	7ffb      	ldrb	r3, [r7, #31]
 800416c:	2b08      	cmp	r3, #8
 800416e:	d828      	bhi.n	80041c2 <UART_SetConfig+0x1fa>
 8004170:	a201      	add	r2, pc, #4	@ (adr r2, 8004178 <UART_SetConfig+0x1b0>)
 8004172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004176:	bf00      	nop
 8004178:	0800419d 	.word	0x0800419d
 800417c:	080041a5 	.word	0x080041a5
 8004180:	080041ad 	.word	0x080041ad
 8004184:	080041c3 	.word	0x080041c3
 8004188:	080041b3 	.word	0x080041b3
 800418c:	080041c3 	.word	0x080041c3
 8004190:	080041c3 	.word	0x080041c3
 8004194:	080041c3 	.word	0x080041c3
 8004198:	080041bb 	.word	0x080041bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800419c:	f7ff fb30 	bl	8003800 <HAL_RCC_GetPCLK1Freq>
 80041a0:	61b8      	str	r0, [r7, #24]
        break;
 80041a2:	e013      	b.n	80041cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041a4:	f7ff fb4e 	bl	8003844 <HAL_RCC_GetPCLK2Freq>
 80041a8:	61b8      	str	r0, [r7, #24]
        break;
 80041aa:	e00f      	b.n	80041cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041ac:	4b20      	ldr	r3, [pc, #128]	@ (8004230 <UART_SetConfig+0x268>)
 80041ae:	61bb      	str	r3, [r7, #24]
        break;
 80041b0:	e00c      	b.n	80041cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041b2:	f7ff fac5 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 80041b6:	61b8      	str	r0, [r7, #24]
        break;
 80041b8:	e008      	b.n	80041cc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041be:	61bb      	str	r3, [r7, #24]
        break;
 80041c0:	e004      	b.n	80041cc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	77bb      	strb	r3, [r7, #30]
        break;
 80041ca:	bf00      	nop
    }

    if (pclk != 0U)
 80041cc:	69bb      	ldr	r3, [r7, #24]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d018      	beq.n	8004204 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	085a      	lsrs	r2, r3, #1
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	441a      	add	r2, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2b0f      	cmp	r3, #15
 80041ea:	d909      	bls.n	8004200 <UART_SetConfig+0x238>
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041f2:	d205      	bcs.n	8004200 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	60da      	str	r2, [r3, #12]
 80041fe:	e001      	b.n	8004204 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004210:	7fbb      	ldrb	r3, [r7, #30]
}
 8004212:	4618      	mov	r0, r3
 8004214:	3720      	adds	r7, #32
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	efff69f3 	.word	0xefff69f3
 8004220:	40013800 	.word	0x40013800
 8004224:	40021000 	.word	0x40021000
 8004228:	40004400 	.word	0x40004400
 800422c:	40004800 	.word	0x40004800
 8004230:	007a1200 	.word	0x007a1200

08004234 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004240:	f003 0308 	and.w	r3, r3, #8
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	430a      	orrs	r2, r1
 800425c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	f003 0302 	and.w	r3, r3, #2
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	430a      	orrs	r2, r1
 80042a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	f003 0304 	and.w	r3, r3, #4
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	430a      	orrs	r2, r1
 80042c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042c8:	f003 0310 	and.w	r3, r3, #16
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	f003 0320 	and.w	r3, r3, #32
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	430a      	orrs	r2, r1
 8004306:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004310:	2b00      	cmp	r3, #0
 8004312:	d01a      	beq.n	800434a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685b      	ldr	r3, [r3, #4]
 800431a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	430a      	orrs	r2, r1
 8004328:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004332:	d10a      	bne.n	800434a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	605a      	str	r2, [r3, #4]
  }
}
 800436c:	bf00      	nop
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b098      	sub	sp, #96	@ 0x60
 800437c:	af02      	add	r7, sp, #8
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004388:	f7fd faf4 	bl	8001974 <HAL_GetTick>
 800438c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b08      	cmp	r3, #8
 800439a:	d12e      	bne.n	80043fa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800439c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80043a0:	9300      	str	r3, [sp, #0]
 80043a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80043a4:	2200      	movs	r2, #0
 80043a6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f000 f88c 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 80043b0:	4603      	mov	r3, r0
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d021      	beq.n	80043fa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043be:	e853 3f00 	ldrex	r3, [r3]
 80043c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80043c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	461a      	mov	r2, r3
 80043d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80043da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043dc:	e841 2300 	strex	r3, r2, [r1]
 80043e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80043e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1e6      	bne.n	80043b6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e062      	b.n	80044c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b04      	cmp	r3, #4
 8004406:	d149      	bne.n	800449c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004408:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004410:	2200      	movs	r2, #0
 8004412:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f856 	bl	80044c8 <UART_WaitOnFlagUntilTimeout>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d03c      	beq.n	800449c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	623b      	str	r3, [r7, #32]
   return(result);
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004436:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004440:	633b      	str	r3, [r7, #48]	@ 0x30
 8004442:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004444:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004446:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004448:	e841 2300 	strex	r3, r2, [r1]
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2b00      	cmp	r3, #0
 8004452:	d1e6      	bne.n	8004422 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	3308      	adds	r3, #8
 800445a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	e853 3f00 	ldrex	r3, [r3]
 8004462:	60fb      	str	r3, [r7, #12]
   return(result);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0301 	bic.w	r3, r3, #1
 800446a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	3308      	adds	r3, #8
 8004472:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004474:	61fa      	str	r2, [r7, #28]
 8004476:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004478:	69b9      	ldr	r1, [r7, #24]
 800447a:	69fa      	ldr	r2, [r7, #28]
 800447c:	e841 2300 	strex	r3, r2, [r1]
 8004480:	617b      	str	r3, [r7, #20]
   return(result);
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d1e5      	bne.n	8004454 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2220      	movs	r2, #32
 800448c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004498:	2303      	movs	r3, #3
 800449a:	e011      	b.n	80044c0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	2200      	movs	r2, #0
 80044ae:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2200      	movs	r2, #0
 80044b4:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3758      	adds	r7, #88	@ 0x58
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b084      	sub	sp, #16
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	603b      	str	r3, [r7, #0]
 80044d4:	4613      	mov	r3, r2
 80044d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044d8:	e04f      	b.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e0:	d04b      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e2:	f7fd fa47 	bl	8001974 <HAL_GetTick>
 80044e6:	4602      	mov	r2, r0
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	1ad3      	subs	r3, r2, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d302      	bcc.n	80044f8 <UART_WaitOnFlagUntilTimeout+0x30>
 80044f2:	69bb      	ldr	r3, [r7, #24]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e04e      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 0304 	and.w	r3, r3, #4
 8004506:	2b00      	cmp	r3, #0
 8004508:	d037      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	2b80      	cmp	r3, #128	@ 0x80
 800450e:	d034      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b40      	cmp	r3, #64	@ 0x40
 8004514:	d031      	beq.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	69db      	ldr	r3, [r3, #28]
 800451c:	f003 0308 	and.w	r3, r3, #8
 8004520:	2b08      	cmp	r3, #8
 8004522:	d110      	bne.n	8004546 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2208      	movs	r2, #8
 800452a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800452c:	68f8      	ldr	r0, [r7, #12]
 800452e:	f000 f838 	bl	80045a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2208      	movs	r2, #8
 8004536:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e029      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004554:	d111      	bne.n	800457a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800455e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f000 f81e 	bl	80045a2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	2220      	movs	r2, #32
 800456a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e00f      	b.n	800459a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	69da      	ldr	r2, [r3, #28]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	4013      	ands	r3, r2
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	429a      	cmp	r2, r3
 8004588:	bf0c      	ite	eq
 800458a:	2301      	moveq	r3, #1
 800458c:	2300      	movne	r3, #0
 800458e:	b2db      	uxtb	r3, r3
 8004590:	461a      	mov	r2, r3
 8004592:	79fb      	ldrb	r3, [r7, #7]
 8004594:	429a      	cmp	r2, r3
 8004596:	d0a0      	beq.n	80044da <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3710      	adds	r7, #16
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b095      	sub	sp, #84	@ 0x54
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045b2:	e853 3f00 	ldrex	r3, [r3]
 80045b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	461a      	mov	r2, r3
 80045c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80045ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045d0:	e841 2300 	strex	r3, r2, [r1]
 80045d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d1e6      	bne.n	80045aa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	3308      	adds	r3, #8
 80045e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045e4:	6a3b      	ldr	r3, [r7, #32]
 80045e6:	e853 3f00 	ldrex	r3, [r3]
 80045ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	f023 0301 	bic.w	r3, r3, #1
 80045f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	3308      	adds	r3, #8
 80045fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80045fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80045fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004600:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004602:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004604:	e841 2300 	strex	r3, r2, [r1]
 8004608:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	2b00      	cmp	r3, #0
 800460e:	d1e5      	bne.n	80045dc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004614:	2b01      	cmp	r3, #1
 8004616:	d118      	bne.n	800464a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	e853 3f00 	ldrex	r3, [r3]
 8004624:	60bb      	str	r3, [r7, #8]
   return(result);
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	f023 0310 	bic.w	r3, r3, #16
 800462c:	647b      	str	r3, [r7, #68]	@ 0x44
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	461a      	mov	r2, r3
 8004634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004636:	61bb      	str	r3, [r7, #24]
 8004638:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800463a:	6979      	ldr	r1, [r7, #20]
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	e841 2300 	strex	r3, r2, [r1]
 8004642:	613b      	str	r3, [r7, #16]
   return(result);
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1e6      	bne.n	8004618 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2220      	movs	r2, #32
 800464e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800465e:	bf00      	nop
 8004660:	3754      	adds	r7, #84	@ 0x54
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr
	...

0800466c <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004672:	f3ef 8305 	mrs	r3, IPSR
 8004676:	60bb      	str	r3, [r7, #8]
  return(result);
 8004678:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10f      	bne.n	800469e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800467e:	f3ef 8310 	mrs	r3, PRIMASK
 8004682:	607b      	str	r3, [r7, #4]
  return(result);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d109      	bne.n	800469e <osKernelInitialize+0x32>
 800468a:	4b11      	ldr	r3, [pc, #68]	@ (80046d0 <osKernelInitialize+0x64>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b02      	cmp	r3, #2
 8004690:	d109      	bne.n	80046a6 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004692:	f3ef 8311 	mrs	r3, BASEPRI
 8004696:	603b      	str	r3, [r7, #0]
  return(result);
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800469e:	f06f 0305 	mvn.w	r3, #5
 80046a2:	60fb      	str	r3, [r7, #12]
 80046a4:	e00c      	b.n	80046c0 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 80046a6:	4b0a      	ldr	r3, [pc, #40]	@ (80046d0 <osKernelInitialize+0x64>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d105      	bne.n	80046ba <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80046ae:	4b08      	ldr	r3, [pc, #32]	@ (80046d0 <osKernelInitialize+0x64>)
 80046b0:	2201      	movs	r2, #1
 80046b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80046b4:	2300      	movs	r3, #0
 80046b6:	60fb      	str	r3, [r7, #12]
 80046b8:	e002      	b.n	80046c0 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 80046ba:	f04f 33ff 	mov.w	r3, #4294967295
 80046be:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80046c0:	68fb      	ldr	r3, [r7, #12]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	20000358 	.word	0x20000358

080046d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046da:	f3ef 8305 	mrs	r3, IPSR
 80046de:	60bb      	str	r3, [r7, #8]
  return(result);
 80046e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10f      	bne.n	8004706 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e6:	f3ef 8310 	mrs	r3, PRIMASK
 80046ea:	607b      	str	r3, [r7, #4]
  return(result);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d109      	bne.n	8004706 <osKernelStart+0x32>
 80046f2:	4b11      	ldr	r3, [pc, #68]	@ (8004738 <osKernelStart+0x64>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d109      	bne.n	800470e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80046fa:	f3ef 8311 	mrs	r3, BASEPRI
 80046fe:	603b      	str	r3, [r7, #0]
  return(result);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <osKernelStart+0x3a>
    stat = osErrorISR;
 8004706:	f06f 0305 	mvn.w	r3, #5
 800470a:	60fb      	str	r3, [r7, #12]
 800470c:	e00e      	b.n	800472c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 800470e:	4b0a      	ldr	r3, [pc, #40]	@ (8004738 <osKernelStart+0x64>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d107      	bne.n	8004726 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004716:	4b08      	ldr	r3, [pc, #32]	@ (8004738 <osKernelStart+0x64>)
 8004718:	2202      	movs	r2, #2
 800471a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 800471c:	f001 fac4 	bl	8005ca8 <vTaskStartScheduler>
      stat = osOK;
 8004720:	2300      	movs	r3, #0
 8004722:	60fb      	str	r3, [r7, #12]
 8004724:	e002      	b.n	800472c <osKernelStart+0x58>
    } else {
      stat = osError;
 8004726:	f04f 33ff 	mov.w	r3, #4294967295
 800472a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800472c:	68fb      	ldr	r3, [r7, #12]
}
 800472e:	4618      	mov	r0, r3
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20000358 	.word	0x20000358

0800473c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800473c:	b580      	push	{r7, lr}
 800473e:	b092      	sub	sp, #72	@ 0x48
 8004740:	af04      	add	r7, sp, #16
 8004742:	60f8      	str	r0, [r7, #12]
 8004744:	60b9      	str	r1, [r7, #8]
 8004746:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004748:	2300      	movs	r3, #0
 800474a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800474c:	f3ef 8305 	mrs	r3, IPSR
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004754:	2b00      	cmp	r3, #0
 8004756:	f040 8094 	bne.w	8004882 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800475a:	f3ef 8310 	mrs	r3, PRIMASK
 800475e:	623b      	str	r3, [r7, #32]
  return(result);
 8004760:	6a3b      	ldr	r3, [r7, #32]
 8004762:	2b00      	cmp	r3, #0
 8004764:	f040 808d 	bne.w	8004882 <osThreadNew+0x146>
 8004768:	4b48      	ldr	r3, [pc, #288]	@ (800488c <osThreadNew+0x150>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b02      	cmp	r3, #2
 800476e:	d106      	bne.n	800477e <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004770:	f3ef 8311 	mrs	r3, BASEPRI
 8004774:	61fb      	str	r3, [r7, #28]
  return(result);
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	2b00      	cmp	r3, #0
 800477a:	f040 8082 	bne.w	8004882 <osThreadNew+0x146>
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d07e      	beq.n	8004882 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004784:	2380      	movs	r3, #128	@ 0x80
 8004786:	633b      	str	r3, [r7, #48]	@ 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004788:	2318      	movs	r3, #24
 800478a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    empty = '\0';
 800478c:	2300      	movs	r3, #0
 800478e:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004790:	f107 031b 	add.w	r3, r7, #27
 8004794:	637b      	str	r3, [r7, #52]	@ 0x34
    mem   = -1;
 8004796:	f04f 33ff 	mov.w	r3, #4294967295
 800479a:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (attr != NULL) {
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d045      	beq.n	800482e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <osThreadNew+0x74>
        name = attr->name;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (attr->priority != osPriorityNone) {
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d002      	beq.n	80047be <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	699b      	ldr	r3, [r3, #24]
 80047bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80047be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d008      	beq.n	80047d6 <osThreadNew+0x9a>
 80047c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c6:	2b38      	cmp	r3, #56	@ 0x38
 80047c8:	d805      	bhi.n	80047d6 <osThreadNew+0x9a>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d001      	beq.n	80047da <osThreadNew+0x9e>
        return (NULL);
 80047d6:	2300      	movs	r3, #0
 80047d8:	e054      	b.n	8004884 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	089b      	lsrs	r3, r3, #2
 80047e8:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00e      	beq.n	8004810 <osThreadNew+0xd4>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	2b5b      	cmp	r3, #91	@ 0x5b
 80047f8:	d90a      	bls.n	8004810 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d006      	beq.n	8004810 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d002      	beq.n	8004810 <osThreadNew+0xd4>
        mem = 1;
 800480a:	2301      	movs	r3, #1
 800480c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800480e:	e010      	b.n	8004832 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d10c      	bne.n	8004832 <osThreadNew+0xf6>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d108      	bne.n	8004832 <osThreadNew+0xf6>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	691b      	ldr	r3, [r3, #16]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d104      	bne.n	8004832 <osThreadNew+0xf6>
          mem = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800482c:	e001      	b.n	8004832 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 800482e:	2300      	movs	r3, #0
 8004830:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    if (mem == 1) {
 8004832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004834:	2b01      	cmp	r3, #1
 8004836:	d110      	bne.n	800485a <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004840:	9202      	str	r2, [sp, #8]
 8004842:	9301      	str	r3, [sp, #4]
 8004844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004846:	9300      	str	r3, [sp, #0]
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800484c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f001 f858 	bl	8005904 <xTaskCreateStatic>
 8004854:	4603      	mov	r3, r0
 8004856:	617b      	str	r3, [r7, #20]
 8004858:	e013      	b.n	8004882 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 800485a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800485c:	2b00      	cmp	r3, #0
 800485e:	d110      	bne.n	8004882 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004862:	b29a      	uxth	r2, r3
 8004864:	f107 0314 	add.w	r3, r7, #20
 8004868:	9301      	str	r3, [sp, #4]
 800486a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800486c:	9300      	str	r3, [sp, #0]
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f001 f8a5 	bl	80059c2 <xTaskCreate>
 8004878:	4603      	mov	r3, r0
 800487a:	2b01      	cmp	r3, #1
 800487c:	d001      	beq.n	8004882 <osThreadNew+0x146>
          hTask = NULL;
 800487e:	2300      	movs	r3, #0
 8004880:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004882:	697b      	ldr	r3, [r7, #20]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3738      	adds	r7, #56	@ 0x38
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20000358 	.word	0x20000358

08004890 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004898:	f3ef 8305 	mrs	r3, IPSR
 800489c:	613b      	str	r3, [r7, #16]
  return(result);
 800489e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d10f      	bne.n	80048c4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a4:	f3ef 8310 	mrs	r3, PRIMASK
 80048a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d109      	bne.n	80048c4 <osDelay+0x34>
 80048b0:	4b0d      	ldr	r3, [pc, #52]	@ (80048e8 <osDelay+0x58>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d109      	bne.n	80048cc <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80048b8:	f3ef 8311 	mrs	r3, BASEPRI
 80048bc:	60bb      	str	r3, [r7, #8]
  return(result);
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <osDelay+0x3c>
    stat = osErrorISR;
 80048c4:	f06f 0305 	mvn.w	r3, #5
 80048c8:	617b      	str	r3, [r7, #20]
 80048ca:	e007      	b.n	80048dc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 80048cc:	2300      	movs	r3, #0
 80048ce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d002      	beq.n	80048dc <osDelay+0x4c>
      vTaskDelay(ticks);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f001 f9b0 	bl	8005c3c <vTaskDelay>
    }
  }

  return (stat);
 80048dc:	697b      	ldr	r3, [r7, #20]
}
 80048de:	4618      	mov	r0, r3
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop
 80048e8:	20000358 	.word	0x20000358

080048ec <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b08c      	sub	sp, #48	@ 0x30
 80048f0:	af02      	add	r7, sp, #8
 80048f2:	60f8      	str	r0, [r7, #12]
 80048f4:	60b9      	str	r1, [r7, #8]
 80048f6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80048fc:	f3ef 8305 	mrs	r3, IPSR
 8004900:	61bb      	str	r3, [r7, #24]
  return(result);
 8004902:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004904:	2b00      	cmp	r3, #0
 8004906:	d16f      	bne.n	80049e8 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004908:	f3ef 8310 	mrs	r3, PRIMASK
 800490c:	617b      	str	r3, [r7, #20]
  return(result);
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d169      	bne.n	80049e8 <osMessageQueueNew+0xfc>
 8004914:	4b37      	ldr	r3, [pc, #220]	@ (80049f4 <osMessageQueueNew+0x108>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	2b02      	cmp	r3, #2
 800491a:	d105      	bne.n	8004928 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800491c:	f3ef 8311 	mrs	r3, BASEPRI
 8004920:	613b      	str	r3, [r7, #16]
  return(result);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d15f      	bne.n	80049e8 <osMessageQueueNew+0xfc>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d05c      	beq.n	80049e8 <osMessageQueueNew+0xfc>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d059      	beq.n	80049e8 <osMessageQueueNew+0xfc>
    mem = -1;
 8004934:	f04f 33ff 	mov.w	r3, #4294967295
 8004938:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d029      	beq.n	8004994 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	2b00      	cmp	r3, #0
 8004946:	d012      	beq.n	800496e <osMessageQueueNew+0x82>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	2b4f      	cmp	r3, #79	@ 0x4f
 800494e:	d90e      	bls.n	800496e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00a      	beq.n	800496e <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	695a      	ldr	r2, [r3, #20]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	68b9      	ldr	r1, [r7, #8]
 8004960:	fb01 f303 	mul.w	r3, r1, r3
 8004964:	429a      	cmp	r2, r3
 8004966:	d302      	bcc.n	800496e <osMessageQueueNew+0x82>
        mem = 1;
 8004968:	2301      	movs	r3, #1
 800496a:	623b      	str	r3, [r7, #32]
 800496c:	e014      	b.n	8004998 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d110      	bne.n	8004998 <osMessageQueueNew+0xac>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10c      	bne.n	8004998 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004982:	2b00      	cmp	r3, #0
 8004984:	d108      	bne.n	8004998 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	695b      	ldr	r3, [r3, #20]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <osMessageQueueNew+0xac>
          mem = 0;
 800498e:	2300      	movs	r3, #0
 8004990:	623b      	str	r3, [r7, #32]
 8004992:	e001      	b.n	8004998 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8004994:	2300      	movs	r3, #0
 8004996:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d10b      	bne.n	80049b6 <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	691a      	ldr	r2, [r3, #16]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	2100      	movs	r1, #0
 80049a8:	9100      	str	r1, [sp, #0]
 80049aa:	68b9      	ldr	r1, [r7, #8]
 80049ac:	68f8      	ldr	r0, [r7, #12]
 80049ae:	f000 fa5b 	bl	8004e68 <xQueueGenericCreateStatic>
 80049b2:	6278      	str	r0, [r7, #36]	@ 0x24
 80049b4:	e008      	b.n	80049c8 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80049b6:	6a3b      	ldr	r3, [r7, #32]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d105      	bne.n	80049c8 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80049bc:	2200      	movs	r2, #0
 80049be:	68b9      	ldr	r1, [r7, #8]
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 facd 	bl	8004f60 <xQueueGenericCreate>
 80049c6:	6278      	str	r0, [r7, #36]	@ 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00c      	beq.n	80049e8 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <osMessageQueueNew+0xf0>
        name = attr->name;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	61fb      	str	r3, [r7, #28]
 80049da:	e001      	b.n	80049e0 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 80049dc:	2300      	movs	r3, #0
 80049de:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 80049e0:	69f9      	ldr	r1, [r7, #28]
 80049e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049e4:	f000 ff30 	bl	8005848 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80049e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3728      	adds	r7, #40	@ 0x28
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
 80049f2:	bf00      	nop
 80049f4:	20000358 	.word	0x20000358

080049f8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b08a      	sub	sp, #40	@ 0x28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	603b      	str	r3, [r7, #0]
 8004a04:	4613      	mov	r3, r2
 8004a06:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a10:	f3ef 8305 	mrs	r3, IPSR
 8004a14:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a16:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10f      	bne.n	8004a3c <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a1c:	f3ef 8310 	mrs	r3, PRIMASK
 8004a20:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d109      	bne.n	8004a3c <osMessageQueuePut+0x44>
 8004a28:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad8 <osMessageQueuePut+0xe0>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d12e      	bne.n	8004a8e <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a30:	f3ef 8311 	mrs	r3, BASEPRI
 8004a34:	617b      	str	r3, [r7, #20]
  return(result);
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d028      	beq.n	8004a8e <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a3c:	6a3b      	ldr	r3, [r7, #32]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d005      	beq.n	8004a4e <osMessageQueuePut+0x56>
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d002      	beq.n	8004a4e <osMessageQueuePut+0x56>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d003      	beq.n	8004a56 <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8004a4e:	f06f 0303 	mvn.w	r3, #3
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a54:	e039      	b.n	8004aca <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8004a56:	2300      	movs	r3, #0
 8004a58:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004a5a:	f107 0210 	add.w	r2, r7, #16
 8004a5e:	2300      	movs	r3, #0
 8004a60:	68b9      	ldr	r1, [r7, #8]
 8004a62:	6a38      	ldr	r0, [r7, #32]
 8004a64:	f000 fbe0 	bl	8005228 <xQueueGenericSendFromISR>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d003      	beq.n	8004a76 <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8004a6e:	f06f 0302 	mvn.w	r3, #2
 8004a72:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a74:	e029      	b.n	8004aca <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d026      	beq.n	8004aca <osMessageQueuePut+0xd2>
 8004a7c:	4b17      	ldr	r3, [pc, #92]	@ (8004adc <osMessageQueuePut+0xe4>)
 8004a7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	f3bf 8f4f 	dsb	sy
 8004a88:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004a8c:	e01d      	b.n	8004aca <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <osMessageQueuePut+0xa2>
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d103      	bne.n	8004aa2 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8004a9a:	f06f 0303 	mvn.w	r3, #3
 8004a9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004aa0:	e014      	b.n	8004acc <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	68b9      	ldr	r1, [r7, #8]
 8004aa8:	6a38      	ldr	r0, [r7, #32]
 8004aaa:	f000 fabb 	bl	8005024 <xQueueGenericSend>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d00b      	beq.n	8004acc <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8004aba:	f06f 0301 	mvn.w	r3, #1
 8004abe:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac0:	e004      	b.n	8004acc <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8004ac2:	f06f 0302 	mvn.w	r3, #2
 8004ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac8:	e000      	b.n	8004acc <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004aca:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8004acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3728      	adds	r7, #40	@ 0x28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20000358 	.word	0x20000358
 8004adc:	e000ed04 	.word	0xe000ed04

08004ae0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b08a      	sub	sp, #40	@ 0x28
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004af2:	2300      	movs	r3, #0
 8004af4:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004af6:	f3ef 8305 	mrs	r3, IPSR
 8004afa:	61fb      	str	r3, [r7, #28]
  return(result);
 8004afc:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d10f      	bne.n	8004b22 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b02:	f3ef 8310 	mrs	r3, PRIMASK
 8004b06:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d109      	bne.n	8004b22 <osMessageQueueGet+0x42>
 8004b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8004bbc <osMessageQueueGet+0xdc>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d12e      	bne.n	8004b74 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b16:	f3ef 8311 	mrs	r3, BASEPRI
 8004b1a:	617b      	str	r3, [r7, #20]
  return(result);
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d028      	beq.n	8004b74 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b22:	6a3b      	ldr	r3, [r7, #32]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d005      	beq.n	8004b34 <osMessageQueueGet+0x54>
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <osMessageQueueGet+0x54>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8004b34:	f06f 0303 	mvn.w	r3, #3
 8004b38:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b3a:	e038      	b.n	8004bae <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004b40:	f107 0310 	add.w	r3, r7, #16
 8004b44:	461a      	mov	r2, r3
 8004b46:	68b9      	ldr	r1, [r7, #8]
 8004b48:	6a38      	ldr	r0, [r7, #32]
 8004b4a:	f000 fceb 	bl	8005524 <xQueueReceiveFromISR>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d003      	beq.n	8004b5c <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8004b54:	f06f 0302 	mvn.w	r3, #2
 8004b58:	627b      	str	r3, [r7, #36]	@ 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b5a:	e028      	b.n	8004bae <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d025      	beq.n	8004bae <osMessageQueueGet+0xce>
 8004b62:	4b17      	ldr	r3, [pc, #92]	@ (8004bc0 <osMessageQueueGet+0xe0>)
 8004b64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b68:	601a      	str	r2, [r3, #0]
 8004b6a:	f3bf 8f4f 	dsb	sy
 8004b6e:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b72:	e01c      	b.n	8004bae <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004b74:	6a3b      	ldr	r3, [r7, #32]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <osMessageQueueGet+0xa0>
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d103      	bne.n	8004b88 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8004b80:	f06f 0303 	mvn.w	r3, #3
 8004b84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b86:	e013      	b.n	8004bb0 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	68b9      	ldr	r1, [r7, #8]
 8004b8c:	6a38      	ldr	r0, [r7, #32]
 8004b8e:	f000 fbe7 	bl	8005360 <xQueueReceive>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d00b      	beq.n	8004bb0 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d003      	beq.n	8004ba6 <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8004b9e:	f06f 0301 	mvn.w	r3, #1
 8004ba2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ba4:	e004      	b.n	8004bb0 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8004ba6:	f06f 0302 	mvn.w	r3, #2
 8004baa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bac:	e000      	b.n	8004bb0 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004bae:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8004bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3728      	adds	r7, #40	@ 0x28
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	20000358 	.word	0x20000358
 8004bc0:	e000ed04 	.word	0xe000ed04

08004bc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	4a07      	ldr	r2, [pc, #28]	@ (8004bf0 <vApplicationGetIdleTaskMemory+0x2c>)
 8004bd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	4a06      	ldr	r2, [pc, #24]	@ (8004bf4 <vApplicationGetIdleTaskMemory+0x30>)
 8004bda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2280      	movs	r2, #128	@ 0x80
 8004be0:	601a      	str	r2, [r3, #0]
}
 8004be2:	bf00      	nop
 8004be4:	3714      	adds	r7, #20
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	2000035c 	.word	0x2000035c
 8004bf4:	200003b8 	.word	0x200003b8

08004bf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4a07      	ldr	r2, [pc, #28]	@ (8004c24 <vApplicationGetTimerTaskMemory+0x2c>)
 8004c08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c0a:	68bb      	ldr	r3, [r7, #8]
 8004c0c:	4a06      	ldr	r2, [pc, #24]	@ (8004c28 <vApplicationGetTimerTaskMemory+0x30>)
 8004c0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004c16:	601a      	str	r2, [r3, #0]
}
 8004c18:	bf00      	nop
 8004c1a:	3714      	adds	r7, #20
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr
 8004c24:	200005b8 	.word	0x200005b8
 8004c28:	20000614 	.word	0x20000614

08004c2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	f103 0208 	add.w	r2, r3, #8
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f04f 32ff 	mov.w	r2, #4294967295
 8004c44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f103 0208 	add.w	r2, r3, #8
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f103 0208 	add.w	r2, r3, #8
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004c60:	bf00      	nop
 8004c62:	370c      	adds	r7, #12
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr

08004c86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004c86:	b480      	push	{r7}
 8004c88:	b085      	sub	sp, #20
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	6078      	str	r0, [r7, #4]
 8004c8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	683a      	ldr	r2, [r7, #0]
 8004caa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	683a      	ldr	r2, [r7, #0]
 8004cb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	687a      	ldr	r2, [r7, #4]
 8004cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	1c5a      	adds	r2, r3, #1
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	601a      	str	r2, [r3, #0]
}
 8004cc2:	bf00      	nop
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr

08004cce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cce:	b480      	push	{r7}
 8004cd0:	b085      	sub	sp, #20
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	6078      	str	r0, [r7, #4]
 8004cd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ce4:	d103      	bne.n	8004cee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	60fb      	str	r3, [r7, #12]
 8004cec:	e00c      	b.n	8004d08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	60fb      	str	r3, [r7, #12]
 8004cf4:	e002      	b.n	8004cfc <vListInsert+0x2e>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	d2f6      	bcs.n	8004cf6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	685a      	ldr	r2, [r3, #4]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	683a      	ldr	r2, [r7, #0]
 8004d16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	1c5a      	adds	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	601a      	str	r2, [r3, #0]
}
 8004d34:	bf00      	nop
 8004d36:	3714      	adds	r7, #20
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6892      	ldr	r2, [r2, #8]
 8004d56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6852      	ldr	r2, [r2, #4]
 8004d60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d103      	bne.n	8004d74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2200      	movs	r2, #0
 8004d78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	1e5a      	subs	r2, r3, #1
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3714      	adds	r7, #20
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	b084      	sub	sp, #16
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
 8004d9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10b      	bne.n	8004dc0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dac:	f383 8811 	msr	BASEPRI, r3
 8004db0:	f3bf 8f6f 	isb	sy
 8004db4:	f3bf 8f4f 	dsb	sy
 8004db8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004dba:	bf00      	nop
 8004dbc:	bf00      	nop
 8004dbe:	e7fd      	b.n	8004dbc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004dc0:	f002 f902 	bl	8006fc8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681a      	ldr	r2, [r3, #0]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dcc:	68f9      	ldr	r1, [r7, #12]
 8004dce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004dd0:	fb01 f303 	mul.w	r3, r1, r3
 8004dd4:	441a      	add	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df0:	3b01      	subs	r3, #1
 8004df2:	68f9      	ldr	r1, [r7, #12]
 8004df4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004df6:	fb01 f303 	mul.w	r3, r1, r3
 8004dfa:	441a      	add	r2, r3
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	22ff      	movs	r2, #255	@ 0xff
 8004e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	22ff      	movs	r2, #255	@ 0xff
 8004e0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004e10:	683b      	ldr	r3, [r7, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d114      	bne.n	8004e40 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d01a      	beq.n	8004e54 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	3310      	adds	r3, #16
 8004e22:	4618      	mov	r0, r3
 8004e24:	f001 f9d4 	bl	80061d0 <xTaskRemoveFromEventList>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d012      	beq.n	8004e54 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e64 <xQueueGenericReset+0xd0>)
 8004e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	f3bf 8f4f 	dsb	sy
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	e009      	b.n	8004e54 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	3310      	adds	r3, #16
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff fef1 	bl	8004c2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	3324      	adds	r3, #36	@ 0x24
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f7ff feec 	bl	8004c2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004e54:	f002 f8ea 	bl	800702c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004e58:	2301      	movs	r3, #1
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	e000ed04 	.word	0xe000ed04

08004e68 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b08e      	sub	sp, #56	@ 0x38
 8004e6c:	af02      	add	r7, sp, #8
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10b      	bne.n	8004e94 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e80:	f383 8811 	msr	BASEPRI, r3
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	f3bf 8f4f 	dsb	sy
 8004e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e8e:	bf00      	nop
 8004e90:	bf00      	nop
 8004e92:	e7fd      	b.n	8004e90 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10b      	bne.n	8004eb2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e9e:	f383 8811 	msr	BASEPRI, r3
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	f3bf 8f4f 	dsb	sy
 8004eaa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004eac:	bf00      	nop
 8004eae:	bf00      	nop
 8004eb0:	e7fd      	b.n	8004eae <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d002      	beq.n	8004ebe <xQueueGenericCreateStatic+0x56>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d001      	beq.n	8004ec2 <xQueueGenericCreateStatic+0x5a>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <xQueueGenericCreateStatic+0x5c>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d10b      	bne.n	8004ee0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ecc:	f383 8811 	msr	BASEPRI, r3
 8004ed0:	f3bf 8f6f 	isb	sy
 8004ed4:	f3bf 8f4f 	dsb	sy
 8004ed8:	623b      	str	r3, [r7, #32]
}
 8004eda:	bf00      	nop
 8004edc:	bf00      	nop
 8004ede:	e7fd      	b.n	8004edc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d102      	bne.n	8004eec <xQueueGenericCreateStatic+0x84>
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d101      	bne.n	8004ef0 <xQueueGenericCreateStatic+0x88>
 8004eec:	2301      	movs	r3, #1
 8004eee:	e000      	b.n	8004ef2 <xQueueGenericCreateStatic+0x8a>
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d10b      	bne.n	8004f0e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004efa:	f383 8811 	msr	BASEPRI, r3
 8004efe:	f3bf 8f6f 	isb	sy
 8004f02:	f3bf 8f4f 	dsb	sy
 8004f06:	61fb      	str	r3, [r7, #28]
}
 8004f08:	bf00      	nop
 8004f0a:	bf00      	nop
 8004f0c:	e7fd      	b.n	8004f0a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f0e:	2350      	movs	r3, #80	@ 0x50
 8004f10:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	2b50      	cmp	r3, #80	@ 0x50
 8004f16:	d00b      	beq.n	8004f30 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f1c:	f383 8811 	msr	BASEPRI, r3
 8004f20:	f3bf 8f6f 	isb	sy
 8004f24:	f3bf 8f4f 	dsb	sy
 8004f28:	61bb      	str	r3, [r7, #24]
}
 8004f2a:	bf00      	nop
 8004f2c:	bf00      	nop
 8004f2e:	e7fd      	b.n	8004f2c <xQueueGenericCreateStatic+0xc4>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00d      	beq.n	8004f56 <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004f42:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	4613      	mov	r3, r2
 8004f4c:	687a      	ldr	r2, [r7, #4]
 8004f4e:	68b9      	ldr	r1, [r7, #8]
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f844 	bl	8004fde <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004f56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	3730      	adds	r7, #48	@ 0x30
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08a      	sub	sp, #40	@ 0x28
 8004f64:	af02      	add	r7, sp, #8
 8004f66:	60f8      	str	r0, [r7, #12]
 8004f68:	60b9      	str	r1, [r7, #8]
 8004f6a:	4613      	mov	r3, r2
 8004f6c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d10b      	bne.n	8004f8c <xQueueGenericCreate+0x2c>
	__asm volatile
 8004f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	613b      	str	r3, [r7, #16]
}
 8004f86:	bf00      	nop
 8004f88:	bf00      	nop
 8004f8a:	e7fd      	b.n	8004f88 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d102      	bne.n	8004f98 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61fb      	str	r3, [r7, #28]
 8004f96:	e004      	b.n	8004fa2 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	fb02 f303 	mul.w	r3, r2, r3
 8004fa0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	3350      	adds	r3, #80	@ 0x50
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f002 f930 	bl	800720c <pvPortMalloc>
 8004fac:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00f      	beq.n	8004fd4 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004fb4:	69bb      	ldr	r3, [r7, #24]
 8004fb6:	3350      	adds	r3, #80	@ 0x50
 8004fb8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fc2:	79fa      	ldrb	r2, [r7, #7]
 8004fc4:	69bb      	ldr	r3, [r7, #24]
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	4613      	mov	r3, r2
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	68b9      	ldr	r1, [r7, #8]
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f000 f805 	bl	8004fde <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004fd4:	69bb      	ldr	r3, [r7, #24]
	}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3720      	adds	r7, #32
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	60f8      	str	r0, [r7, #12]
 8004fe6:	60b9      	str	r1, [r7, #8]
 8004fe8:	607a      	str	r2, [r7, #4]
 8004fea:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d103      	bne.n	8004ffa <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	e002      	b.n	8005000 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004ffa:	69bb      	ldr	r3, [r7, #24]
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	68fa      	ldr	r2, [r7, #12]
 8005004:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800500c:	2101      	movs	r1, #1
 800500e:	69b8      	ldr	r0, [r7, #24]
 8005010:	f7ff fec0 	bl	8004d94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	78fa      	ldrb	r2, [r7, #3]
 8005018:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800501c:	bf00      	nop
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b08e      	sub	sp, #56	@ 0x38
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
 8005030:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005032:	2300      	movs	r3, #0
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800503a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <xQueueGenericSend+0x34>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d103      	bne.n	8005066 <xQueueGenericSend+0x42>
 800505e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005062:	2b00      	cmp	r3, #0
 8005064:	d101      	bne.n	800506a <xQueueGenericSend+0x46>
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <xQueueGenericSend+0x48>
 800506a:	2300      	movs	r3, #0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d10b      	bne.n	8005088 <xQueueGenericSend+0x64>
	__asm volatile
 8005070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005074:	f383 8811 	msr	BASEPRI, r3
 8005078:	f3bf 8f6f 	isb	sy
 800507c:	f3bf 8f4f 	dsb	sy
 8005080:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005082:	bf00      	nop
 8005084:	bf00      	nop
 8005086:	e7fd      	b.n	8005084 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	2b02      	cmp	r3, #2
 800508c:	d103      	bne.n	8005096 <xQueueGenericSend+0x72>
 800508e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005092:	2b01      	cmp	r3, #1
 8005094:	d101      	bne.n	800509a <xQueueGenericSend+0x76>
 8005096:	2301      	movs	r3, #1
 8005098:	e000      	b.n	800509c <xQueueGenericSend+0x78>
 800509a:	2300      	movs	r3, #0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d10b      	bne.n	80050b8 <xQueueGenericSend+0x94>
	__asm volatile
 80050a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	623b      	str	r3, [r7, #32]
}
 80050b2:	bf00      	nop
 80050b4:	bf00      	nop
 80050b6:	e7fd      	b.n	80050b4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80050b8:	f001 fa50 	bl	800655c <xTaskGetSchedulerState>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d102      	bne.n	80050c8 <xQueueGenericSend+0xa4>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d101      	bne.n	80050cc <xQueueGenericSend+0xa8>
 80050c8:	2301      	movs	r3, #1
 80050ca:	e000      	b.n	80050ce <xQueueGenericSend+0xaa>
 80050cc:	2300      	movs	r3, #0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10b      	bne.n	80050ea <xQueueGenericSend+0xc6>
	__asm volatile
 80050d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050d6:	f383 8811 	msr	BASEPRI, r3
 80050da:	f3bf 8f6f 	isb	sy
 80050de:	f3bf 8f4f 	dsb	sy
 80050e2:	61fb      	str	r3, [r7, #28]
}
 80050e4:	bf00      	nop
 80050e6:	bf00      	nop
 80050e8:	e7fd      	b.n	80050e6 <xQueueGenericSend+0xc2>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80050ea:	f001 ff6d 	bl	8006fc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80050ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <xQueueGenericSend+0xdc>
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b02      	cmp	r3, #2
 80050fe:	d129      	bne.n	8005154 <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005100:	683a      	ldr	r2, [r7, #0]
 8005102:	68b9      	ldr	r1, [r7, #8]
 8005104:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005106:	f000 fa8f 	bl	8005628 <prvCopyDataToQueue>
 800510a:	62f8      	str	r0, [r7, #44]	@ 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800510c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005110:	2b00      	cmp	r3, #0
 8005112:	d010      	beq.n	8005136 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005116:	3324      	adds	r3, #36	@ 0x24
 8005118:	4618      	mov	r0, r3
 800511a:	f001 f859 	bl	80061d0 <xTaskRemoveFromEventList>
 800511e:	4603      	mov	r3, r0
 8005120:	2b00      	cmp	r3, #0
 8005122:	d013      	beq.n	800514c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005124:	4b3f      	ldr	r3, [pc, #252]	@ (8005224 <xQueueGenericSend+0x200>)
 8005126:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800512a:	601a      	str	r2, [r3, #0]
 800512c:	f3bf 8f4f 	dsb	sy
 8005130:	f3bf 8f6f 	isb	sy
 8005134:	e00a      	b.n	800514c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005136:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005138:	2b00      	cmp	r3, #0
 800513a:	d007      	beq.n	800514c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800513c:	4b39      	ldr	r3, [pc, #228]	@ (8005224 <xQueueGenericSend+0x200>)
 800513e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800514c:	f001 ff6e 	bl	800702c <vPortExitCritical>
				return pdPASS;
 8005150:	2301      	movs	r3, #1
 8005152:	e063      	b.n	800521c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d103      	bne.n	8005162 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800515a:	f001 ff67 	bl	800702c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800515e:	2300      	movs	r3, #0
 8005160:	e05c      	b.n	800521c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005164:	2b00      	cmp	r3, #0
 8005166:	d106      	bne.n	8005176 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005168:	f107 0314 	add.w	r3, r7, #20
 800516c:	4618      	mov	r0, r3
 800516e:	f001 f893 	bl	8006298 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005172:	2301      	movs	r3, #1
 8005174:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005176:	f001 ff59 	bl	800702c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800517a:	f000 fdfd 	bl	8005d78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800517e:	f001 ff23 	bl	8006fc8 <vPortEnterCritical>
 8005182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005184:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005188:	b25b      	sxtb	r3, r3
 800518a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800518e:	d103      	bne.n	8005198 <xQueueGenericSend+0x174>
 8005190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005192:	2200      	movs	r2, #0
 8005194:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800519e:	b25b      	sxtb	r3, r3
 80051a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a4:	d103      	bne.n	80051ae <xQueueGenericSend+0x18a>
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80051ae:	f001 ff3d 	bl	800702c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80051b2:	1d3a      	adds	r2, r7, #4
 80051b4:	f107 0314 	add.w	r3, r7, #20
 80051b8:	4611      	mov	r1, r2
 80051ba:	4618      	mov	r0, r3
 80051bc:	f001 f882 	bl	80062c4 <xTaskCheckForTimeOut>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d124      	bne.n	8005210 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80051c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051c8:	f000 fb26 	bl	8005818 <prvIsQueueFull>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d018      	beq.n	8005204 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80051d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d4:	3310      	adds	r3, #16
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	4611      	mov	r1, r2
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 ffa6 	bl	800612c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80051e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80051e2:	f000 fab1 	bl	8005748 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80051e6:	f000 fdd5 	bl	8005d94 <xTaskResumeAll>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f47f af7c 	bne.w	80050ea <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80051f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005224 <xQueueGenericSend+0x200>)
 80051f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f8:	601a      	str	r2, [r3, #0]
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	f3bf 8f6f 	isb	sy
 8005202:	e772      	b.n	80050ea <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005204:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005206:	f000 fa9f 	bl	8005748 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800520a:	f000 fdc3 	bl	8005d94 <xTaskResumeAll>
 800520e:	e76c      	b.n	80050ea <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005210:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005212:	f000 fa99 	bl	8005748 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005216:	f000 fdbd 	bl	8005d94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800521a:	2300      	movs	r3, #0
		}
	}
}
 800521c:	4618      	mov	r0, r3
 800521e:	3738      	adds	r7, #56	@ 0x38
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}
 8005224:	e000ed04 	.word	0xe000ed04

08005228 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b08e      	sub	sp, #56	@ 0x38
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	2b00      	cmp	r3, #0
 800523e:	d10b      	bne.n	8005258 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005244:	f383 8811 	msr	BASEPRI, r3
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	f3bf 8f4f 	dsb	sy
 8005250:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005252:	bf00      	nop
 8005254:	bf00      	nop
 8005256:	e7fd      	b.n	8005254 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d103      	bne.n	8005266 <xQueueGenericSendFromISR+0x3e>
 800525e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005262:	2b00      	cmp	r3, #0
 8005264:	d101      	bne.n	800526a <xQueueGenericSendFromISR+0x42>
 8005266:	2301      	movs	r3, #1
 8005268:	e000      	b.n	800526c <xQueueGenericSendFromISR+0x44>
 800526a:	2300      	movs	r3, #0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10b      	bne.n	8005288 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005274:	f383 8811 	msr	BASEPRI, r3
 8005278:	f3bf 8f6f 	isb	sy
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	623b      	str	r3, [r7, #32]
}
 8005282:	bf00      	nop
 8005284:	bf00      	nop
 8005286:	e7fd      	b.n	8005284 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	2b02      	cmp	r3, #2
 800528c:	d103      	bne.n	8005296 <xQueueGenericSendFromISR+0x6e>
 800528e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005292:	2b01      	cmp	r3, #1
 8005294:	d101      	bne.n	800529a <xQueueGenericSendFromISR+0x72>
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <xQueueGenericSendFromISR+0x74>
 800529a:	2300      	movs	r3, #0
 800529c:	2b00      	cmp	r3, #0
 800529e:	d10b      	bne.n	80052b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80052a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a4:	f383 8811 	msr	BASEPRI, r3
 80052a8:	f3bf 8f6f 	isb	sy
 80052ac:	f3bf 8f4f 	dsb	sy
 80052b0:	61fb      	str	r3, [r7, #28]
}
 80052b2:	bf00      	nop
 80052b4:	bf00      	nop
 80052b6:	e7fd      	b.n	80052b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80052b8:	f001 ff66 	bl	8007188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80052bc:	f3ef 8211 	mrs	r2, BASEPRI
 80052c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	61ba      	str	r2, [r7, #24]
 80052d2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80052d4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80052d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80052d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d302      	bcc.n	80052ea <xQueueGenericSendFromISR+0xc2>
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	2b02      	cmp	r3, #2
 80052e8:	d12c      	bne.n	8005344 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80052ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80052f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80052f4:	683a      	ldr	r2, [r7, #0]
 80052f6:	68b9      	ldr	r1, [r7, #8]
 80052f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052fa:	f000 f995 	bl	8005628 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80052fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8005302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005306:	d112      	bne.n	800532e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800530a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530c:	2b00      	cmp	r3, #0
 800530e:	d016      	beq.n	800533e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005312:	3324      	adds	r3, #36	@ 0x24
 8005314:	4618      	mov	r0, r3
 8005316:	f000 ff5b 	bl	80061d0 <xTaskRemoveFromEventList>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00e      	beq.n	800533e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00b      	beq.n	800533e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	e007      	b.n	800533e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800532e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005332:	3301      	adds	r3, #1
 8005334:	b2db      	uxtb	r3, r3
 8005336:	b25a      	sxtb	r2, r3
 8005338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800533a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800533e:	2301      	movs	r3, #1
 8005340:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005342:	e001      	b.n	8005348 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005344:	2300      	movs	r3, #0
 8005346:	637b      	str	r3, [r7, #52]	@ 0x34
 8005348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800534a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800534c:	693b      	ldr	r3, [r7, #16]
 800534e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005352:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005354:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005356:	4618      	mov	r0, r3
 8005358:	3738      	adds	r7, #56	@ 0x38
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}
	...

08005360 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b08c      	sub	sp, #48	@ 0x30
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800536c:	2300      	movs	r3, #0
 800536e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005376:	2b00      	cmp	r3, #0
 8005378:	d10b      	bne.n	8005392 <xQueueReceive+0x32>
	__asm volatile
 800537a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537e:	f383 8811 	msr	BASEPRI, r3
 8005382:	f3bf 8f6f 	isb	sy
 8005386:	f3bf 8f4f 	dsb	sy
 800538a:	623b      	str	r3, [r7, #32]
}
 800538c:	bf00      	nop
 800538e:	bf00      	nop
 8005390:	e7fd      	b.n	800538e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d103      	bne.n	80053a0 <xQueueReceive+0x40>
 8005398:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <xQueueReceive+0x44>
 80053a0:	2301      	movs	r3, #1
 80053a2:	e000      	b.n	80053a6 <xQueueReceive+0x46>
 80053a4:	2300      	movs	r3, #0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <xQueueReceive+0x62>
	__asm volatile
 80053aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053ae:	f383 8811 	msr	BASEPRI, r3
 80053b2:	f3bf 8f6f 	isb	sy
 80053b6:	f3bf 8f4f 	dsb	sy
 80053ba:	61fb      	str	r3, [r7, #28]
}
 80053bc:	bf00      	nop
 80053be:	bf00      	nop
 80053c0:	e7fd      	b.n	80053be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80053c2:	f001 f8cb 	bl	800655c <xTaskGetSchedulerState>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d102      	bne.n	80053d2 <xQueueReceive+0x72>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d101      	bne.n	80053d6 <xQueueReceive+0x76>
 80053d2:	2301      	movs	r3, #1
 80053d4:	e000      	b.n	80053d8 <xQueueReceive+0x78>
 80053d6:	2300      	movs	r3, #0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10b      	bne.n	80053f4 <xQueueReceive+0x94>
	__asm volatile
 80053dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e0:	f383 8811 	msr	BASEPRI, r3
 80053e4:	f3bf 8f6f 	isb	sy
 80053e8:	f3bf 8f4f 	dsb	sy
 80053ec:	61bb      	str	r3, [r7, #24]
}
 80053ee:	bf00      	nop
 80053f0:	bf00      	nop
 80053f2:	e7fd      	b.n	80053f0 <xQueueReceive+0x90>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80053f4:	f001 fde8 	bl	8006fc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80053f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	2b00      	cmp	r3, #0
 8005402:	d01f      	beq.n	8005444 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005404:	68b9      	ldr	r1, [r7, #8]
 8005406:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005408:	f000 f978 	bl	80056fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	1e5a      	subs	r2, r3, #1
 8005410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005412:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00f      	beq.n	800543c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	3310      	adds	r3, #16
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fed5 	bl	80061d0 <xTaskRemoveFromEventList>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d007      	beq.n	800543c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800542c:	4b3c      	ldr	r3, [pc, #240]	@ (8005520 <xQueueReceive+0x1c0>)
 800542e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800543c:	f001 fdf6 	bl	800702c <vPortExitCritical>
				return pdPASS;
 8005440:	2301      	movs	r3, #1
 8005442:	e069      	b.n	8005518 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2b00      	cmp	r3, #0
 8005448:	d103      	bne.n	8005452 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800544a:	f001 fdef 	bl	800702c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800544e:	2300      	movs	r3, #0
 8005450:	e062      	b.n	8005518 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005454:	2b00      	cmp	r3, #0
 8005456:	d106      	bne.n	8005466 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005458:	f107 0310 	add.w	r3, r7, #16
 800545c:	4618      	mov	r0, r3
 800545e:	f000 ff1b 	bl	8006298 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005462:	2301      	movs	r3, #1
 8005464:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005466:	f001 fde1 	bl	800702c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800546a:	f000 fc85 	bl	8005d78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800546e:	f001 fdab 	bl	8006fc8 <vPortEnterCritical>
 8005472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005474:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005478:	b25b      	sxtb	r3, r3
 800547a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547e:	d103      	bne.n	8005488 <xQueueReceive+0x128>
 8005480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800548e:	b25b      	sxtb	r3, r3
 8005490:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005494:	d103      	bne.n	800549e <xQueueReceive+0x13e>
 8005496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005498:	2200      	movs	r2, #0
 800549a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800549e:	f001 fdc5 	bl	800702c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80054a2:	1d3a      	adds	r2, r7, #4
 80054a4:	f107 0310 	add.w	r3, r7, #16
 80054a8:	4611      	mov	r1, r2
 80054aa:	4618      	mov	r0, r3
 80054ac:	f000 ff0a 	bl	80062c4 <xTaskCheckForTimeOut>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d123      	bne.n	80054fe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80054b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054b8:	f000 f998 	bl	80057ec <prvIsQueueEmpty>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d017      	beq.n	80054f2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80054c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c4:	3324      	adds	r3, #36	@ 0x24
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	4611      	mov	r1, r2
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fe2e 	bl	800612c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80054d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054d2:	f000 f939 	bl	8005748 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80054d6:	f000 fc5d 	bl	8005d94 <xTaskResumeAll>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d189      	bne.n	80053f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80054e0:	4b0f      	ldr	r3, [pc, #60]	@ (8005520 <xQueueReceive+0x1c0>)
 80054e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	f3bf 8f6f 	isb	sy
 80054f0:	e780      	b.n	80053f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80054f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054f4:	f000 f928 	bl	8005748 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80054f8:	f000 fc4c 	bl	8005d94 <xTaskResumeAll>
 80054fc:	e77a      	b.n	80053f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80054fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005500:	f000 f922 	bl	8005748 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005504:	f000 fc46 	bl	8005d94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005508:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800550a:	f000 f96f 	bl	80057ec <prvIsQueueEmpty>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	f43f af6f 	beq.w	80053f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005516:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005518:	4618      	mov	r0, r3
 800551a:	3730      	adds	r7, #48	@ 0x30
 800551c:	46bd      	mov	sp, r7
 800551e:	bd80      	pop	{r7, pc}
 8005520:	e000ed04 	.word	0xe000ed04

08005524 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b08e      	sub	sp, #56	@ 0x38
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10b      	bne.n	8005552 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800553a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800553e:	f383 8811 	msr	BASEPRI, r3
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	f3bf 8f4f 	dsb	sy
 800554a:	623b      	str	r3, [r7, #32]
}
 800554c:	bf00      	nop
 800554e:	bf00      	nop
 8005550:	e7fd      	b.n	800554e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d103      	bne.n	8005560 <xQueueReceiveFromISR+0x3c>
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <xQueueReceiveFromISR+0x40>
 8005560:	2301      	movs	r3, #1
 8005562:	e000      	b.n	8005566 <xQueueReceiveFromISR+0x42>
 8005564:	2300      	movs	r3, #0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d10b      	bne.n	8005582 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800556a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800556e:	f383 8811 	msr	BASEPRI, r3
 8005572:	f3bf 8f6f 	isb	sy
 8005576:	f3bf 8f4f 	dsb	sy
 800557a:	61fb      	str	r3, [r7, #28]
}
 800557c:	bf00      	nop
 800557e:	bf00      	nop
 8005580:	e7fd      	b.n	800557e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005582:	f001 fe01 	bl	8007188 <vPortValidateInterruptPriority>
	__asm volatile
 8005586:	f3ef 8211 	mrs	r2, BASEPRI
 800558a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558e:	f383 8811 	msr	BASEPRI, r3
 8005592:	f3bf 8f6f 	isb	sy
 8005596:	f3bf 8f4f 	dsb	sy
 800559a:	61ba      	str	r2, [r7, #24]
 800559c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800559e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80055a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80055a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d02f      	beq.n	800560e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80055ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80055b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80055b8:	68b9      	ldr	r1, [r7, #8]
 80055ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055bc:	f000 f89e 	bl	80056fc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80055c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c2:	1e5a      	subs	r2, r3, #1
 80055c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80055c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80055cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d0:	d112      	bne.n	80055f8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80055d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d4:	691b      	ldr	r3, [r3, #16]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d016      	beq.n	8005608 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80055da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055dc:	3310      	adds	r3, #16
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 fdf6 	bl	80061d0 <xTaskRemoveFromEventList>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00e      	beq.n	8005608 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00b      	beq.n	8005608 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	601a      	str	r2, [r3, #0]
 80055f6:	e007      	b.n	8005608 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80055f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80055fc:	3301      	adds	r3, #1
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	b25a      	sxtb	r2, r3
 8005602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005608:	2301      	movs	r3, #1
 800560a:	637b      	str	r3, [r7, #52]	@ 0x34
 800560c:	e001      	b.n	8005612 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800560e:	2300      	movs	r3, #0
 8005610:	637b      	str	r3, [r7, #52]	@ 0x34
 8005612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005614:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f383 8811 	msr	BASEPRI, r3
}
 800561c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800561e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005620:	4618      	mov	r0, r3
 8005622:	3738      	adds	r7, #56	@ 0x38
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10d      	bne.n	8005662 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d14d      	bne.n	80056ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	4618      	mov	r0, r3
 8005654:	f000 ffa0 	bl	8006598 <xTaskPriorityDisinherit>
 8005658:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2200      	movs	r2, #0
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	e043      	b.n	80056ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d119      	bne.n	800569c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6898      	ldr	r0, [r3, #8]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005670:	461a      	mov	r2, r3
 8005672:	68b9      	ldr	r1, [r7, #8]
 8005674:	f002 fd97 	bl	80081a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	689a      	ldr	r2, [r3, #8]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005680:	441a      	add	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	429a      	cmp	r2, r3
 8005690:	d32b      	bcc.n	80056ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	609a      	str	r2, [r3, #8]
 800569a:	e026      	b.n	80056ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	68d8      	ldr	r0, [r3, #12]
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a4:	461a      	mov	r2, r3
 80056a6:	68b9      	ldr	r1, [r7, #8]
 80056a8:	f002 fd7d 	bl	80081a6 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	68da      	ldr	r2, [r3, #12]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b4:	425b      	negs	r3, r3
 80056b6:	441a      	add	r2, r3
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d207      	bcs.n	80056d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056d0:	425b      	negs	r3, r3
 80056d2:	441a      	add	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d105      	bne.n	80056ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d002      	beq.n	80056ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	3b01      	subs	r3, #1
 80056e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1c5a      	adds	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80056f2:	697b      	ldr	r3, [r7, #20]
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570a:	2b00      	cmp	r3, #0
 800570c:	d018      	beq.n	8005740 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005716:	441a      	add	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68da      	ldr	r2, [r3, #12]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	429a      	cmp	r2, r3
 8005726:	d303      	bcc.n	8005730 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	68d9      	ldr	r1, [r3, #12]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005738:	461a      	mov	r2, r3
 800573a:	6838      	ldr	r0, [r7, #0]
 800573c:	f002 fd33 	bl	80081a6 <memcpy>
	}
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}

08005748 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005750:	f001 fc3a 	bl	8006fc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800575a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800575c:	e011      	b.n	8005782 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005762:	2b00      	cmp	r3, #0
 8005764:	d012      	beq.n	800578c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3324      	adds	r3, #36	@ 0x24
 800576a:	4618      	mov	r0, r3
 800576c:	f000 fd30 	bl	80061d0 <xTaskRemoveFromEventList>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005776:	f000 fe09 	bl	800638c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800577a:	7bfb      	ldrb	r3, [r7, #15]
 800577c:	3b01      	subs	r3, #1
 800577e:	b2db      	uxtb	r3, r3
 8005780:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005786:	2b00      	cmp	r3, #0
 8005788:	dce9      	bgt.n	800575e <prvUnlockQueue+0x16>
 800578a:	e000      	b.n	800578e <prvUnlockQueue+0x46>
					break;
 800578c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	22ff      	movs	r2, #255	@ 0xff
 8005792:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005796:	f001 fc49 	bl	800702c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800579a:	f001 fc15 	bl	8006fc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80057a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057a6:	e011      	b.n	80057cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d012      	beq.n	80057d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3310      	adds	r3, #16
 80057b4:	4618      	mov	r0, r3
 80057b6:	f000 fd0b 	bl	80061d0 <xTaskRemoveFromEventList>
 80057ba:	4603      	mov	r3, r0
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d001      	beq.n	80057c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057c0:	f000 fde4 	bl	800638c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057c4:	7bbb      	ldrb	r3, [r7, #14]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	dce9      	bgt.n	80057a8 <prvUnlockQueue+0x60>
 80057d4:	e000      	b.n	80057d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	22ff      	movs	r2, #255	@ 0xff
 80057dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80057e0:	f001 fc24 	bl	800702c <vPortExitCritical>
}
 80057e4:	bf00      	nop
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b084      	sub	sp, #16
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057f4:	f001 fbe8 	bl	8006fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d102      	bne.n	8005806 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005800:	2301      	movs	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	e001      	b.n	800580a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800580a:	f001 fc0f 	bl	800702c <vPortExitCritical>

	return xReturn;
 800580e:	68fb      	ldr	r3, [r7, #12]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005820:	f001 fbd2 	bl	8006fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800582c:	429a      	cmp	r2, r3
 800582e:	d102      	bne.n	8005836 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005830:	2301      	movs	r3, #1
 8005832:	60fb      	str	r3, [r7, #12]
 8005834:	e001      	b.n	800583a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005836:	2300      	movs	r3, #0
 8005838:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800583a:	f001 fbf7 	bl	800702c <vPortExitCritical>

	return xReturn;
 800583e:	68fb      	ldr	r3, [r7, #12]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005852:	2300      	movs	r3, #0
 8005854:	60fb      	str	r3, [r7, #12]
 8005856:	e014      	b.n	8005882 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005858:	4a0f      	ldr	r2, [pc, #60]	@ (8005898 <vQueueAddToRegistry+0x50>)
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10b      	bne.n	800587c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005864:	490c      	ldr	r1, [pc, #48]	@ (8005898 <vQueueAddToRegistry+0x50>)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800586e:	4a0a      	ldr	r2, [pc, #40]	@ (8005898 <vQueueAddToRegistry+0x50>)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	4413      	add	r3, r2
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800587a:	e006      	b.n	800588a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	3301      	adds	r3, #1
 8005880:	60fb      	str	r3, [r7, #12]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2b07      	cmp	r3, #7
 8005886:	d9e7      	bls.n	8005858 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	3714      	adds	r7, #20
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	20000a14 	.word	0x20000a14

0800589c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800589c:	b580      	push	{r7, lr}
 800589e:	b086      	sub	sp, #24
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058ac:	f001 fb8c 	bl	8006fc8 <vPortEnterCritical>
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80058b6:	b25b      	sxtb	r3, r3
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d103      	bne.n	80058c6 <vQueueWaitForMessageRestricted+0x2a>
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058cc:	b25b      	sxtb	r3, r3
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d2:	d103      	bne.n	80058dc <vQueueWaitForMessageRestricted+0x40>
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058dc:	f001 fba6 	bl	800702c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d106      	bne.n	80058f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	3324      	adds	r3, #36	@ 0x24
 80058ec:	687a      	ldr	r2, [r7, #4]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fc41 	bl	8006178 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80058f6:	6978      	ldr	r0, [r7, #20]
 80058f8:	f7ff ff26 	bl	8005748 <prvUnlockQueue>
	}
 80058fc:	bf00      	nop
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005904:	b580      	push	{r7, lr}
 8005906:	b08e      	sub	sp, #56	@ 0x38
 8005908:	af04      	add	r7, sp, #16
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
 8005910:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10b      	bne.n	8005930 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591c:	f383 8811 	msr	BASEPRI, r3
 8005920:	f3bf 8f6f 	isb	sy
 8005924:	f3bf 8f4f 	dsb	sy
 8005928:	623b      	str	r3, [r7, #32]
}
 800592a:	bf00      	nop
 800592c:	bf00      	nop
 800592e:	e7fd      	b.n	800592c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10b      	bne.n	800594e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593a:	f383 8811 	msr	BASEPRI, r3
 800593e:	f3bf 8f6f 	isb	sy
 8005942:	f3bf 8f4f 	dsb	sy
 8005946:	61fb      	str	r3, [r7, #28]
}
 8005948:	bf00      	nop
 800594a:	bf00      	nop
 800594c:	e7fd      	b.n	800594a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800594e:	235c      	movs	r3, #92	@ 0x5c
 8005950:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2b5c      	cmp	r3, #92	@ 0x5c
 8005956:	d00b      	beq.n	8005970 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	61bb      	str	r3, [r7, #24]
}
 800596a:	bf00      	nop
 800596c:	bf00      	nop
 800596e:	e7fd      	b.n	800596c <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005972:	2b00      	cmp	r3, #0
 8005974:	d01e      	beq.n	80059b4 <xTaskCreateStatic+0xb0>
 8005976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005978:	2b00      	cmp	r3, #0
 800597a:	d01b      	beq.n	80059b4 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800597c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800597e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005982:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005984:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005988:	2202      	movs	r2, #2
 800598a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800598e:	2300      	movs	r3, #0
 8005990:	9303      	str	r3, [sp, #12]
 8005992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005994:	9302      	str	r3, [sp, #8]
 8005996:	f107 0314 	add.w	r3, r7, #20
 800599a:	9301      	str	r3, [sp, #4]
 800599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599e:	9300      	str	r3, [sp, #0]
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	687a      	ldr	r2, [r7, #4]
 80059a4:	68b9      	ldr	r1, [r7, #8]
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	f000 f850 	bl	8005a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80059ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80059ae:	f000 f8d5 	bl	8005b5c <prvAddNewTaskToReadyList>
 80059b2:	e001      	b.n	80059b8 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 80059b4:	2300      	movs	r3, #0
 80059b6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059b8:	697b      	ldr	r3, [r7, #20]
	}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3728      	adds	r7, #40	@ 0x28
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b08c      	sub	sp, #48	@ 0x30
 80059c6:	af04      	add	r7, sp, #16
 80059c8:	60f8      	str	r0, [r7, #12]
 80059ca:	60b9      	str	r1, [r7, #8]
 80059cc:	603b      	str	r3, [r7, #0]
 80059ce:	4613      	mov	r3, r2
 80059d0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059d2:	88fb      	ldrh	r3, [r7, #6]
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	4618      	mov	r0, r3
 80059d8:	f001 fc18 	bl	800720c <pvPortMalloc>
 80059dc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00e      	beq.n	8005a02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80059e4:	205c      	movs	r0, #92	@ 0x5c
 80059e6:	f001 fc11 	bl	800720c <pvPortMalloc>
 80059ea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d003      	beq.n	80059fa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	697a      	ldr	r2, [r7, #20]
 80059f6:	631a      	str	r2, [r3, #48]	@ 0x30
 80059f8:	e005      	b.n	8005a06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059fa:	6978      	ldr	r0, [r7, #20]
 80059fc:	f001 fcce 	bl	800739c <vPortFree>
 8005a00:	e001      	b.n	8005a06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a02:	2300      	movs	r3, #0
 8005a04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d017      	beq.n	8005a3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	2200      	movs	r2, #0
 8005a10:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a14:	88fa      	ldrh	r2, [r7, #6]
 8005a16:	2300      	movs	r3, #0
 8005a18:	9303      	str	r3, [sp, #12]
 8005a1a:	69fb      	ldr	r3, [r7, #28]
 8005a1c:	9302      	str	r3, [sp, #8]
 8005a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a20:	9301      	str	r3, [sp, #4]
 8005a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	68f8      	ldr	r0, [r7, #12]
 8005a2c:	f000 f80e 	bl	8005a4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a30:	69f8      	ldr	r0, [r7, #28]
 8005a32:	f000 f893 	bl	8005b5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a36:	2301      	movs	r3, #1
 8005a38:	61bb      	str	r3, [r7, #24]
 8005a3a:	e002      	b.n	8005a42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a42:	69bb      	ldr	r3, [r7, #24]
	}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3720      	adds	r7, #32
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b088      	sub	sp, #32
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
 8005a58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a5c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	461a      	mov	r2, r3
 8005a64:	21a5      	movs	r1, #165	@ 0xa5
 8005a66:	f002 fb1e 	bl	80080a6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a74:	3b01      	subs	r3, #1
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4413      	add	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	f023 0307 	bic.w	r3, r3, #7
 8005a82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	f003 0307 	and.w	r3, r3, #7
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00b      	beq.n	8005aa6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a92:	f383 8811 	msr	BASEPRI, r3
 8005a96:	f3bf 8f6f 	isb	sy
 8005a9a:	f3bf 8f4f 	dsb	sy
 8005a9e:	617b      	str	r3, [r7, #20]
}
 8005aa0:	bf00      	nop
 8005aa2:	bf00      	nop
 8005aa4:	e7fd      	b.n	8005aa2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61fb      	str	r3, [r7, #28]
 8005aaa:	e012      	b.n	8005ad2 <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	7819      	ldrb	r1, [r3, #0]
 8005ab4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	4413      	add	r3, r2
 8005aba:	3334      	adds	r3, #52	@ 0x34
 8005abc:	460a      	mov	r2, r1
 8005abe:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	4413      	add	r3, r2
 8005ac6:	781b      	ldrb	r3, [r3, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d006      	beq.n	8005ada <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	61fb      	str	r3, [r7, #28]
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	2b0f      	cmp	r3, #15
 8005ad6:	d9e9      	bls.n	8005aac <prvInitialiseNewTask+0x60>
 8005ad8:	e000      	b.n	8005adc <prvInitialiseNewTask+0x90>
		{
			break;
 8005ada:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	2b37      	cmp	r3, #55	@ 0x37
 8005ae8:	d901      	bls.n	8005aee <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005aea:	2337      	movs	r3, #55	@ 0x37
 8005aec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005af8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	2200      	movs	r2, #0
 8005afe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b02:	3304      	adds	r3, #4
 8005b04:	4618      	mov	r0, r3
 8005b06:	f7ff f8b1 	bl	8004c6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0c:	3318      	adds	r3, #24
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff f8ac 	bl	8004c6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b28:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b38:	683a      	ldr	r2, [r7, #0]
 8005b3a:	68f9      	ldr	r1, [r7, #12]
 8005b3c:	69b8      	ldr	r0, [r7, #24]
 8005b3e:	f001 f90f 	bl	8006d60 <pxPortInitialiseStack>
 8005b42:	4602      	mov	r2, r0
 8005b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b46:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d002      	beq.n	8005b54 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b52:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b54:	bf00      	nop
 8005b56:	3720      	adds	r7, #32
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b64:	f001 fa30 	bl	8006fc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b68:	4b2d      	ldr	r3, [pc, #180]	@ (8005c20 <prvAddNewTaskToReadyList+0xc4>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8005c20 <prvAddNewTaskToReadyList+0xc4>)
 8005b70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b72:	4b2c      	ldr	r3, [pc, #176]	@ (8005c24 <prvAddNewTaskToReadyList+0xc8>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d109      	bne.n	8005b8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b7a:	4a2a      	ldr	r2, [pc, #168]	@ (8005c24 <prvAddNewTaskToReadyList+0xc8>)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b80:	4b27      	ldr	r3, [pc, #156]	@ (8005c20 <prvAddNewTaskToReadyList+0xc4>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d110      	bne.n	8005baa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b88:	f000 fc24 	bl	80063d4 <prvInitialiseTaskLists>
 8005b8c:	e00d      	b.n	8005baa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b8e:	4b26      	ldr	r3, [pc, #152]	@ (8005c28 <prvAddNewTaskToReadyList+0xcc>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d109      	bne.n	8005baa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b96:	4b23      	ldr	r3, [pc, #140]	@ (8005c24 <prvAddNewTaskToReadyList+0xc8>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d802      	bhi.n	8005baa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c24 <prvAddNewTaskToReadyList+0xc8>)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005baa:	4b20      	ldr	r3, [pc, #128]	@ (8005c2c <prvAddNewTaskToReadyList+0xd0>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	3301      	adds	r3, #1
 8005bb0:	4a1e      	ldr	r2, [pc, #120]	@ (8005c2c <prvAddNewTaskToReadyList+0xd0>)
 8005bb2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8005c2c <prvAddNewTaskToReadyList+0xd0>)
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8005c30 <prvAddNewTaskToReadyList+0xd4>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d903      	bls.n	8005bd0 <prvAddNewTaskToReadyList+0x74>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bcc:	4a18      	ldr	r2, [pc, #96]	@ (8005c30 <prvAddNewTaskToReadyList+0xd4>)
 8005bce:	6013      	str	r3, [r2, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	4a15      	ldr	r2, [pc, #84]	@ (8005c34 <prvAddNewTaskToReadyList+0xd8>)
 8005bde:	441a      	add	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	3304      	adds	r3, #4
 8005be4:	4619      	mov	r1, r3
 8005be6:	4610      	mov	r0, r2
 8005be8:	f7ff f84d 	bl	8004c86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005bec:	f001 fa1e 	bl	800702c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8005c28 <prvAddNewTaskToReadyList+0xcc>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00e      	beq.n	8005c16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8005c24 <prvAddNewTaskToReadyList+0xc8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d207      	bcs.n	8005c16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c06:	4b0c      	ldr	r3, [pc, #48]	@ (8005c38 <prvAddNewTaskToReadyList+0xdc>)
 8005c08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	f3bf 8f4f 	dsb	sy
 8005c12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c16:	bf00      	nop
 8005c18:	3708      	adds	r7, #8
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000f28 	.word	0x20000f28
 8005c24:	20000a54 	.word	0x20000a54
 8005c28:	20000f34 	.word	0x20000f34
 8005c2c:	20000f44 	.word	0x20000f44
 8005c30:	20000f30 	.word	0x20000f30
 8005c34:	20000a58 	.word	0x20000a58
 8005c38:	e000ed04 	.word	0xe000ed04

08005c3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c44:	2300      	movs	r3, #0
 8005c46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d018      	beq.n	8005c80 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c4e:	4b14      	ldr	r3, [pc, #80]	@ (8005ca0 <vTaskDelay+0x64>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00b      	beq.n	8005c6e <vTaskDelay+0x32>
	__asm volatile
 8005c56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c5a:	f383 8811 	msr	BASEPRI, r3
 8005c5e:	f3bf 8f6f 	isb	sy
 8005c62:	f3bf 8f4f 	dsb	sy
 8005c66:	60bb      	str	r3, [r7, #8]
}
 8005c68:	bf00      	nop
 8005c6a:	bf00      	nop
 8005c6c:	e7fd      	b.n	8005c6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005c6e:	f000 f883 	bl	8005d78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c72:	2100      	movs	r1, #0
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fcff 	bl	8006678 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c7a:	f000 f88b 	bl	8005d94 <xTaskResumeAll>
 8005c7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d107      	bne.n	8005c96 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005c86:	4b07      	ldr	r3, [pc, #28]	@ (8005ca4 <vTaskDelay+0x68>)
 8005c88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c8c:	601a      	str	r2, [r3, #0]
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c96:	bf00      	nop
 8005c98:	3710      	adds	r7, #16
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	bd80      	pop	{r7, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20000f50 	.word	0x20000f50
 8005ca4:	e000ed04 	.word	0xe000ed04

08005ca8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cae:	2300      	movs	r3, #0
 8005cb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cb6:	463a      	mov	r2, r7
 8005cb8:	1d39      	adds	r1, r7, #4
 8005cba:	f107 0308 	add.w	r3, r7, #8
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7fe ff80 	bl	8004bc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005cc4:	6839      	ldr	r1, [r7, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68ba      	ldr	r2, [r7, #8]
 8005cca:	9202      	str	r2, [sp, #8]
 8005ccc:	9301      	str	r3, [sp, #4]
 8005cce:	2300      	movs	r3, #0
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	460a      	mov	r2, r1
 8005cd6:	4922      	ldr	r1, [pc, #136]	@ (8005d60 <vTaskStartScheduler+0xb8>)
 8005cd8:	4822      	ldr	r0, [pc, #136]	@ (8005d64 <vTaskStartScheduler+0xbc>)
 8005cda:	f7ff fe13 	bl	8005904 <xTaskCreateStatic>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	4a21      	ldr	r2, [pc, #132]	@ (8005d68 <vTaskStartScheduler+0xc0>)
 8005ce2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ce4:	4b20      	ldr	r3, [pc, #128]	@ (8005d68 <vTaskStartScheduler+0xc0>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d002      	beq.n	8005cf2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005cec:	2301      	movs	r3, #1
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	e001      	b.n	8005cf6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d102      	bne.n	8005d02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005cfc:	f000 fd10 	bl	8006720 <xTimerCreateTimerTask>
 8005d00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d116      	bne.n	8005d36 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d0c:	f383 8811 	msr	BASEPRI, r3
 8005d10:	f3bf 8f6f 	isb	sy
 8005d14:	f3bf 8f4f 	dsb	sy
 8005d18:	613b      	str	r3, [r7, #16]
}
 8005d1a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d1c:	4b13      	ldr	r3, [pc, #76]	@ (8005d6c <vTaskStartScheduler+0xc4>)
 8005d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d24:	4b12      	ldr	r3, [pc, #72]	@ (8005d70 <vTaskStartScheduler+0xc8>)
 8005d26:	2201      	movs	r2, #1
 8005d28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d2a:	4b12      	ldr	r3, [pc, #72]	@ (8005d74 <vTaskStartScheduler+0xcc>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d30:	f001 f8a6 	bl	8006e80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d34:	e00f      	b.n	8005d56 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3c:	d10b      	bne.n	8005d56 <vTaskStartScheduler+0xae>
	__asm volatile
 8005d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d42:	f383 8811 	msr	BASEPRI, r3
 8005d46:	f3bf 8f6f 	isb	sy
 8005d4a:	f3bf 8f4f 	dsb	sy
 8005d4e:	60fb      	str	r3, [r7, #12]
}
 8005d50:	bf00      	nop
 8005d52:	bf00      	nop
 8005d54:	e7fd      	b.n	8005d52 <vTaskStartScheduler+0xaa>
}
 8005d56:	bf00      	nop
 8005d58:	3718      	adds	r7, #24
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
 8005d5e:	bf00      	nop
 8005d60:	08009f70 	.word	0x08009f70
 8005d64:	080063a5 	.word	0x080063a5
 8005d68:	20000f4c 	.word	0x20000f4c
 8005d6c:	20000f48 	.word	0x20000f48
 8005d70:	20000f34 	.word	0x20000f34
 8005d74:	20000f2c 	.word	0x20000f2c

08005d78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d78:	b480      	push	{r7}
 8005d7a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d7c:	4b04      	ldr	r3, [pc, #16]	@ (8005d90 <vTaskSuspendAll+0x18>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3301      	adds	r3, #1
 8005d82:	4a03      	ldr	r2, [pc, #12]	@ (8005d90 <vTaskSuspendAll+0x18>)
 8005d84:	6013      	str	r3, [r2, #0]
}
 8005d86:	bf00      	nop
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	20000f50 	.word	0x20000f50

08005d94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005da2:	4b42      	ldr	r3, [pc, #264]	@ (8005eac <xTaskResumeAll+0x118>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10b      	bne.n	8005dc2 <xTaskResumeAll+0x2e>
	__asm volatile
 8005daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	603b      	str	r3, [r7, #0]
}
 8005dbc:	bf00      	nop
 8005dbe:	bf00      	nop
 8005dc0:	e7fd      	b.n	8005dbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005dc2:	f001 f901 	bl	8006fc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005dc6:	4b39      	ldr	r3, [pc, #228]	@ (8005eac <xTaskResumeAll+0x118>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	4a37      	ldr	r2, [pc, #220]	@ (8005eac <xTaskResumeAll+0x118>)
 8005dce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005dd0:	4b36      	ldr	r3, [pc, #216]	@ (8005eac <xTaskResumeAll+0x118>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d162      	bne.n	8005e9e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005dd8:	4b35      	ldr	r3, [pc, #212]	@ (8005eb0 <xTaskResumeAll+0x11c>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d05e      	beq.n	8005e9e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005de0:	e02f      	b.n	8005e42 <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005de2:	4b34      	ldr	r3, [pc, #208]	@ (8005eb4 <xTaskResumeAll+0x120>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	3318      	adds	r3, #24
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fe ffa6 	bl	8004d40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	3304      	adds	r3, #4
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f7fe ffa1 	bl	8004d40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e02:	4b2d      	ldr	r3, [pc, #180]	@ (8005eb8 <xTaskResumeAll+0x124>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d903      	bls.n	8005e12 <xTaskResumeAll+0x7e>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0e:	4a2a      	ldr	r2, [pc, #168]	@ (8005eb8 <xTaskResumeAll+0x124>)
 8005e10:	6013      	str	r3, [r2, #0]
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e16:	4613      	mov	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4413      	add	r3, r2
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	4a27      	ldr	r2, [pc, #156]	@ (8005ebc <xTaskResumeAll+0x128>)
 8005e20:	441a      	add	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	3304      	adds	r3, #4
 8005e26:	4619      	mov	r1, r3
 8005e28:	4610      	mov	r0, r2
 8005e2a:	f7fe ff2c 	bl	8004c86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e32:	4b23      	ldr	r3, [pc, #140]	@ (8005ec0 <xTaskResumeAll+0x12c>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e38:	429a      	cmp	r2, r3
 8005e3a:	d302      	bcc.n	8005e42 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005e3c:	4b21      	ldr	r3, [pc, #132]	@ (8005ec4 <xTaskResumeAll+0x130>)
 8005e3e:	2201      	movs	r2, #1
 8005e40:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e42:	4b1c      	ldr	r3, [pc, #112]	@ (8005eb4 <xTaskResumeAll+0x120>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d1cb      	bne.n	8005de2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d001      	beq.n	8005e54 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e50:	f000 fb5e 	bl	8006510 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e54:	4b1c      	ldr	r3, [pc, #112]	@ (8005ec8 <xTaskResumeAll+0x134>)
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d010      	beq.n	8005e82 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e60:	f000 f846 	bl	8005ef0 <xTaskIncrementTick>
 8005e64:	4603      	mov	r3, r0
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d002      	beq.n	8005e70 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005e6a:	4b16      	ldr	r3, [pc, #88]	@ (8005ec4 <xTaskResumeAll+0x130>)
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1f1      	bne.n	8005e60 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8005e7c:	4b12      	ldr	r3, [pc, #72]	@ (8005ec8 <xTaskResumeAll+0x134>)
 8005e7e:	2200      	movs	r2, #0
 8005e80:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e82:	4b10      	ldr	r3, [pc, #64]	@ (8005ec4 <xTaskResumeAll+0x130>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d009      	beq.n	8005e9e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e8e:	4b0f      	ldr	r3, [pc, #60]	@ (8005ecc <xTaskResumeAll+0x138>)
 8005e90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e94:	601a      	str	r2, [r3, #0]
 8005e96:	f3bf 8f4f 	dsb	sy
 8005e9a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e9e:	f001 f8c5 	bl	800702c <vPortExitCritical>

	return xAlreadyYielded;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3710      	adds	r7, #16
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}
 8005eac:	20000f50 	.word	0x20000f50
 8005eb0:	20000f28 	.word	0x20000f28
 8005eb4:	20000ee8 	.word	0x20000ee8
 8005eb8:	20000f30 	.word	0x20000f30
 8005ebc:	20000a58 	.word	0x20000a58
 8005ec0:	20000a54 	.word	0x20000a54
 8005ec4:	20000f3c 	.word	0x20000f3c
 8005ec8:	20000f38 	.word	0x20000f38
 8005ecc:	e000ed04 	.word	0xe000ed04

08005ed0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005ed6:	4b05      	ldr	r3, [pc, #20]	@ (8005eec <xTaskGetTickCount+0x1c>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005edc:	687b      	ldr	r3, [r7, #4]
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	370c      	adds	r7, #12
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	20000f2c 	.word	0x20000f2c

08005ef0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005efa:	4b52      	ldr	r3, [pc, #328]	@ (8006044 <xTaskIncrementTick+0x154>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	f040 808f 	bne.w	8006022 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f04:	4b50      	ldr	r3, [pc, #320]	@ (8006048 <xTaskIncrementTick+0x158>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	3301      	adds	r3, #1
 8005f0a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f0c:	4a4e      	ldr	r2, [pc, #312]	@ (8006048 <xTaskIncrementTick+0x158>)
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d121      	bne.n	8005f5c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f18:	4b4c      	ldr	r3, [pc, #304]	@ (800604c <xTaskIncrementTick+0x15c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00b      	beq.n	8005f3a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f26:	f383 8811 	msr	BASEPRI, r3
 8005f2a:	f3bf 8f6f 	isb	sy
 8005f2e:	f3bf 8f4f 	dsb	sy
 8005f32:	603b      	str	r3, [r7, #0]
}
 8005f34:	bf00      	nop
 8005f36:	bf00      	nop
 8005f38:	e7fd      	b.n	8005f36 <xTaskIncrementTick+0x46>
 8005f3a:	4b44      	ldr	r3, [pc, #272]	@ (800604c <xTaskIncrementTick+0x15c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	4b43      	ldr	r3, [pc, #268]	@ (8006050 <xTaskIncrementTick+0x160>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a41      	ldr	r2, [pc, #260]	@ (800604c <xTaskIncrementTick+0x15c>)
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	4a41      	ldr	r2, [pc, #260]	@ (8006050 <xTaskIncrementTick+0x160>)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	6013      	str	r3, [r2, #0]
 8005f4e:	4b41      	ldr	r3, [pc, #260]	@ (8006054 <xTaskIncrementTick+0x164>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3301      	adds	r3, #1
 8005f54:	4a3f      	ldr	r2, [pc, #252]	@ (8006054 <xTaskIncrementTick+0x164>)
 8005f56:	6013      	str	r3, [r2, #0]
 8005f58:	f000 fada 	bl	8006510 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f5c:	4b3e      	ldr	r3, [pc, #248]	@ (8006058 <xTaskIncrementTick+0x168>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	693a      	ldr	r2, [r7, #16]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d34e      	bcc.n	8006004 <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f66:	4b39      	ldr	r3, [pc, #228]	@ (800604c <xTaskIncrementTick+0x15c>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d101      	bne.n	8005f74 <xTaskIncrementTick+0x84>
 8005f70:	2301      	movs	r3, #1
 8005f72:	e000      	b.n	8005f76 <xTaskIncrementTick+0x86>
 8005f74:	2300      	movs	r3, #0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d004      	beq.n	8005f84 <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f7a:	4b37      	ldr	r3, [pc, #220]	@ (8006058 <xTaskIncrementTick+0x168>)
 8005f7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f80:	601a      	str	r2, [r3, #0]
					break;
 8005f82:	e03f      	b.n	8006004 <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f84:	4b31      	ldr	r3, [pc, #196]	@ (800604c <xTaskIncrementTick+0x15c>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	68db      	ldr	r3, [r3, #12]
 8005f8c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f94:	693a      	ldr	r2, [r7, #16]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d203      	bcs.n	8005fa4 <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8006058 <xTaskIncrementTick+0x168>)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6013      	str	r3, [r2, #0]
						break;
 8005fa2:	e02f      	b.n	8006004 <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	3304      	adds	r3, #4
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7fe fec9 	bl	8004d40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005fae:	68bb      	ldr	r3, [r7, #8]
 8005fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d004      	beq.n	8005fc0 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	3318      	adds	r3, #24
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7fe fec0 	bl	8004d40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc4:	4b25      	ldr	r3, [pc, #148]	@ (800605c <xTaskIncrementTick+0x16c>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d903      	bls.n	8005fd4 <xTaskIncrementTick+0xe4>
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fd0:	4a22      	ldr	r2, [pc, #136]	@ (800605c <xTaskIncrementTick+0x16c>)
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd8:	4613      	mov	r3, r2
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	4413      	add	r3, r2
 8005fde:	009b      	lsls	r3, r3, #2
 8005fe0:	4a1f      	ldr	r2, [pc, #124]	@ (8006060 <xTaskIncrementTick+0x170>)
 8005fe2:	441a      	add	r2, r3
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4610      	mov	r0, r2
 8005fec:	f7fe fe4b 	bl	8004c86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8006064 <xTaskIncrementTick+0x174>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d3b3      	bcc.n	8005f66 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005ffe:	2301      	movs	r3, #1
 8006000:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006002:	e7b0      	b.n	8005f66 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006004:	4b17      	ldr	r3, [pc, #92]	@ (8006064 <xTaskIncrementTick+0x174>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600a:	4915      	ldr	r1, [pc, #84]	@ (8006060 <xTaskIncrementTick+0x170>)
 800600c:	4613      	mov	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	4413      	add	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	440b      	add	r3, r1
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d907      	bls.n	800602c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800601c:	2301      	movs	r3, #1
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	e004      	b.n	800602c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006022:	4b11      	ldr	r3, [pc, #68]	@ (8006068 <xTaskIncrementTick+0x178>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3301      	adds	r3, #1
 8006028:	4a0f      	ldr	r2, [pc, #60]	@ (8006068 <xTaskIncrementTick+0x178>)
 800602a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800602c:	4b0f      	ldr	r3, [pc, #60]	@ (800606c <xTaskIncrementTick+0x17c>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d001      	beq.n	8006038 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 8006034:	2301      	movs	r3, #1
 8006036:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006038:	697b      	ldr	r3, [r7, #20]
}
 800603a:	4618      	mov	r0, r3
 800603c:	3718      	adds	r7, #24
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000f50 	.word	0x20000f50
 8006048:	20000f2c 	.word	0x20000f2c
 800604c:	20000ee0 	.word	0x20000ee0
 8006050:	20000ee4 	.word	0x20000ee4
 8006054:	20000f40 	.word	0x20000f40
 8006058:	20000f48 	.word	0x20000f48
 800605c:	20000f30 	.word	0x20000f30
 8006060:	20000a58 	.word	0x20000a58
 8006064:	20000a54 	.word	0x20000a54
 8006068:	20000f38 	.word	0x20000f38
 800606c:	20000f3c 	.word	0x20000f3c

08006070 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006076:	4b28      	ldr	r3, [pc, #160]	@ (8006118 <vTaskSwitchContext+0xa8>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800607e:	4b27      	ldr	r3, [pc, #156]	@ (800611c <vTaskSwitchContext+0xac>)
 8006080:	2201      	movs	r2, #1
 8006082:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006084:	e042      	b.n	800610c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006086:	4b25      	ldr	r3, [pc, #148]	@ (800611c <vTaskSwitchContext+0xac>)
 8006088:	2200      	movs	r2, #0
 800608a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800608c:	4b24      	ldr	r3, [pc, #144]	@ (8006120 <vTaskSwitchContext+0xb0>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	60fb      	str	r3, [r7, #12]
 8006092:	e011      	b.n	80060b8 <vTaskSwitchContext+0x48>
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10b      	bne.n	80060b2 <vTaskSwitchContext+0x42>
	__asm volatile
 800609a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609e:	f383 8811 	msr	BASEPRI, r3
 80060a2:	f3bf 8f6f 	isb	sy
 80060a6:	f3bf 8f4f 	dsb	sy
 80060aa:	607b      	str	r3, [r7, #4]
}
 80060ac:	bf00      	nop
 80060ae:	bf00      	nop
 80060b0:	e7fd      	b.n	80060ae <vTaskSwitchContext+0x3e>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	3b01      	subs	r3, #1
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	491a      	ldr	r1, [pc, #104]	@ (8006124 <vTaskSwitchContext+0xb4>)
 80060ba:	68fa      	ldr	r2, [r7, #12]
 80060bc:	4613      	mov	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4413      	add	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	440b      	add	r3, r1
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0e3      	beq.n	8006094 <vTaskSwitchContext+0x24>
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	4613      	mov	r3, r2
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	4a13      	ldr	r2, [pc, #76]	@ (8006124 <vTaskSwitchContext+0xb4>)
 80060d8:	4413      	add	r3, r2
 80060da:	60bb      	str	r3, [r7, #8]
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	605a      	str	r2, [r3, #4]
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	685a      	ldr	r2, [r3, #4]
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	3308      	adds	r3, #8
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d104      	bne.n	80060fc <vTaskSwitchContext+0x8c>
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	685a      	ldr	r2, [r3, #4]
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	605a      	str	r2, [r3, #4]
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	68db      	ldr	r3, [r3, #12]
 8006102:	4a09      	ldr	r2, [pc, #36]	@ (8006128 <vTaskSwitchContext+0xb8>)
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	4a06      	ldr	r2, [pc, #24]	@ (8006120 <vTaskSwitchContext+0xb0>)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	6013      	str	r3, [r2, #0]
}
 800610c:	bf00      	nop
 800610e:	3714      	adds	r7, #20
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr
 8006118:	20000f50 	.word	0x20000f50
 800611c:	20000f3c 	.word	0x20000f3c
 8006120:	20000f30 	.word	0x20000f30
 8006124:	20000a58 	.word	0x20000a58
 8006128:	20000a54 	.word	0x20000a54

0800612c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800612c:	b580      	push	{r7, lr}
 800612e:	b084      	sub	sp, #16
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d10b      	bne.n	8006154 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800613c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006140:	f383 8811 	msr	BASEPRI, r3
 8006144:	f3bf 8f6f 	isb	sy
 8006148:	f3bf 8f4f 	dsb	sy
 800614c:	60fb      	str	r3, [r7, #12]
}
 800614e:	bf00      	nop
 8006150:	bf00      	nop
 8006152:	e7fd      	b.n	8006150 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006154:	4b07      	ldr	r3, [pc, #28]	@ (8006174 <vTaskPlaceOnEventList+0x48>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3318      	adds	r3, #24
 800615a:	4619      	mov	r1, r3
 800615c:	6878      	ldr	r0, [r7, #4]
 800615e:	f7fe fdb6 	bl	8004cce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006162:	2101      	movs	r1, #1
 8006164:	6838      	ldr	r0, [r7, #0]
 8006166:	f000 fa87 	bl	8006678 <prvAddCurrentTaskToDelayedList>
}
 800616a:	bf00      	nop
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
 8006172:	bf00      	nop
 8006174:	20000a54 	.word	0x20000a54

08006178 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006178:	b580      	push	{r7, lr}
 800617a:	b086      	sub	sp, #24
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618e:	f383 8811 	msr	BASEPRI, r3
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	f3bf 8f4f 	dsb	sy
 800619a:	617b      	str	r3, [r7, #20]
}
 800619c:	bf00      	nop
 800619e:	bf00      	nop
 80061a0:	e7fd      	b.n	800619e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061a2:	4b0a      	ldr	r3, [pc, #40]	@ (80061cc <vTaskPlaceOnEventListRestricted+0x54>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	3318      	adds	r3, #24
 80061a8:	4619      	mov	r1, r3
 80061aa:	68f8      	ldr	r0, [r7, #12]
 80061ac:	f7fe fd6b 	bl	8004c86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d002      	beq.n	80061bc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80061b6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061bc:	6879      	ldr	r1, [r7, #4]
 80061be:	68b8      	ldr	r0, [r7, #8]
 80061c0:	f000 fa5a 	bl	8006678 <prvAddCurrentTaskToDelayedList>
	}
 80061c4:	bf00      	nop
 80061c6:	3718      	adds	r7, #24
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	20000a54 	.word	0x20000a54

080061d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b086      	sub	sp, #24
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	68db      	ldr	r3, [r3, #12]
 80061dc:	68db      	ldr	r3, [r3, #12]
 80061de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061e0:	693b      	ldr	r3, [r7, #16]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10b      	bne.n	80061fe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	60fb      	str	r3, [r7, #12]
}
 80061f8:	bf00      	nop
 80061fa:	bf00      	nop
 80061fc:	e7fd      	b.n	80061fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	3318      	adds	r3, #24
 8006202:	4618      	mov	r0, r3
 8006204:	f7fe fd9c 	bl	8004d40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006208:	4b1d      	ldr	r3, [pc, #116]	@ (8006280 <xTaskRemoveFromEventList+0xb0>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d11d      	bne.n	800624c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	3304      	adds	r3, #4
 8006214:	4618      	mov	r0, r3
 8006216:	f7fe fd93 	bl	8004d40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800621a:	693b      	ldr	r3, [r7, #16]
 800621c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800621e:	4b19      	ldr	r3, [pc, #100]	@ (8006284 <xTaskRemoveFromEventList+0xb4>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	429a      	cmp	r2, r3
 8006224:	d903      	bls.n	800622e <xTaskRemoveFromEventList+0x5e>
 8006226:	693b      	ldr	r3, [r7, #16]
 8006228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800622a:	4a16      	ldr	r2, [pc, #88]	@ (8006284 <xTaskRemoveFromEventList+0xb4>)
 800622c:	6013      	str	r3, [r2, #0]
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	009b      	lsls	r3, r3, #2
 800623a:	4a13      	ldr	r2, [pc, #76]	@ (8006288 <xTaskRemoveFromEventList+0xb8>)
 800623c:	441a      	add	r2, r3
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	3304      	adds	r3, #4
 8006242:	4619      	mov	r1, r3
 8006244:	4610      	mov	r0, r2
 8006246:	f7fe fd1e 	bl	8004c86 <vListInsertEnd>
 800624a:	e005      	b.n	8006258 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	3318      	adds	r3, #24
 8006250:	4619      	mov	r1, r3
 8006252:	480e      	ldr	r0, [pc, #56]	@ (800628c <xTaskRemoveFromEventList+0xbc>)
 8006254:	f7fe fd17 	bl	8004c86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800625c:	4b0c      	ldr	r3, [pc, #48]	@ (8006290 <xTaskRemoveFromEventList+0xc0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006262:	429a      	cmp	r2, r3
 8006264:	d905      	bls.n	8006272 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006266:	2301      	movs	r3, #1
 8006268:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800626a:	4b0a      	ldr	r3, [pc, #40]	@ (8006294 <xTaskRemoveFromEventList+0xc4>)
 800626c:	2201      	movs	r2, #1
 800626e:	601a      	str	r2, [r3, #0]
 8006270:	e001      	b.n	8006276 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006276:	697b      	ldr	r3, [r7, #20]
}
 8006278:	4618      	mov	r0, r3
 800627a:	3718      	adds	r7, #24
 800627c:	46bd      	mov	sp, r7
 800627e:	bd80      	pop	{r7, pc}
 8006280:	20000f50 	.word	0x20000f50
 8006284:	20000f30 	.word	0x20000f30
 8006288:	20000a58 	.word	0x20000a58
 800628c:	20000ee8 	.word	0x20000ee8
 8006290:	20000a54 	.word	0x20000a54
 8006294:	20000f3c 	.word	0x20000f3c

08006298 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006298:	b480      	push	{r7}
 800629a:	b083      	sub	sp, #12
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80062a0:	4b06      	ldr	r3, [pc, #24]	@ (80062bc <vTaskInternalSetTimeOutState+0x24>)
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80062a8:	4b05      	ldr	r3, [pc, #20]	@ (80062c0 <vTaskInternalSetTimeOutState+0x28>)
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	605a      	str	r2, [r3, #4]
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	20000f40 	.word	0x20000f40
 80062c0:	20000f2c 	.word	0x20000f2c

080062c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b088      	sub	sp, #32
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10b      	bne.n	80062ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80062d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	613b      	str	r3, [r7, #16]
}
 80062e6:	bf00      	nop
 80062e8:	bf00      	nop
 80062ea:	e7fd      	b.n	80062e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10b      	bne.n	800630a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f6:	f383 8811 	msr	BASEPRI, r3
 80062fa:	f3bf 8f6f 	isb	sy
 80062fe:	f3bf 8f4f 	dsb	sy
 8006302:	60fb      	str	r3, [r7, #12]
}
 8006304:	bf00      	nop
 8006306:	bf00      	nop
 8006308:	e7fd      	b.n	8006306 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800630a:	f000 fe5d 	bl	8006fc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800630e:	4b1d      	ldr	r3, [pc, #116]	@ (8006384 <xTaskCheckForTimeOut+0xc0>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	69ba      	ldr	r2, [r7, #24]
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006326:	d102      	bne.n	800632e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006328:	2300      	movs	r3, #0
 800632a:	61fb      	str	r3, [r7, #28]
 800632c:	e023      	b.n	8006376 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	4b15      	ldr	r3, [pc, #84]	@ (8006388 <xTaskCheckForTimeOut+0xc4>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	429a      	cmp	r2, r3
 8006338:	d007      	beq.n	800634a <xTaskCheckForTimeOut+0x86>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	69ba      	ldr	r2, [r7, #24]
 8006340:	429a      	cmp	r2, r3
 8006342:	d302      	bcc.n	800634a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006344:	2301      	movs	r3, #1
 8006346:	61fb      	str	r3, [r7, #28]
 8006348:	e015      	b.n	8006376 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	697a      	ldr	r2, [r7, #20]
 8006350:	429a      	cmp	r2, r3
 8006352:	d20b      	bcs.n	800636c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	1ad2      	subs	r2, r2, r3
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f7ff ff99 	bl	8006298 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006366:	2300      	movs	r3, #0
 8006368:	61fb      	str	r3, [r7, #28]
 800636a:	e004      	b.n	8006376 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2200      	movs	r2, #0
 8006370:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006372:	2301      	movs	r3, #1
 8006374:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006376:	f000 fe59 	bl	800702c <vPortExitCritical>

	return xReturn;
 800637a:	69fb      	ldr	r3, [r7, #28]
}
 800637c:	4618      	mov	r0, r3
 800637e:	3720      	adds	r7, #32
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	20000f2c 	.word	0x20000f2c
 8006388:	20000f40 	.word	0x20000f40

0800638c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006390:	4b03      	ldr	r3, [pc, #12]	@ (80063a0 <vTaskMissedYield+0x14>)
 8006392:	2201      	movs	r2, #1
 8006394:	601a      	str	r2, [r3, #0]
}
 8006396:	bf00      	nop
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr
 80063a0:	20000f3c 	.word	0x20000f3c

080063a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b082      	sub	sp, #8
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80063ac:	f000 f852 	bl	8006454 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80063b0:	4b06      	ldr	r3, [pc, #24]	@ (80063cc <prvIdleTask+0x28>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d9f9      	bls.n	80063ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80063b8:	4b05      	ldr	r3, [pc, #20]	@ (80063d0 <prvIdleTask+0x2c>)
 80063ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063be:	601a      	str	r2, [r3, #0]
 80063c0:	f3bf 8f4f 	dsb	sy
 80063c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063c8:	e7f0      	b.n	80063ac <prvIdleTask+0x8>
 80063ca:	bf00      	nop
 80063cc:	20000a58 	.word	0x20000a58
 80063d0:	e000ed04 	.word	0xe000ed04

080063d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b082      	sub	sp, #8
 80063d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063da:	2300      	movs	r3, #0
 80063dc:	607b      	str	r3, [r7, #4]
 80063de:	e00c      	b.n	80063fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063e0:	687a      	ldr	r2, [r7, #4]
 80063e2:	4613      	mov	r3, r2
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	4413      	add	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4a12      	ldr	r2, [pc, #72]	@ (8006434 <prvInitialiseTaskLists+0x60>)
 80063ec:	4413      	add	r3, r2
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7fe fc1c 	bl	8004c2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	3301      	adds	r3, #1
 80063f8:	607b      	str	r3, [r7, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2b37      	cmp	r3, #55	@ 0x37
 80063fe:	d9ef      	bls.n	80063e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006400:	480d      	ldr	r0, [pc, #52]	@ (8006438 <prvInitialiseTaskLists+0x64>)
 8006402:	f7fe fc13 	bl	8004c2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006406:	480d      	ldr	r0, [pc, #52]	@ (800643c <prvInitialiseTaskLists+0x68>)
 8006408:	f7fe fc10 	bl	8004c2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800640c:	480c      	ldr	r0, [pc, #48]	@ (8006440 <prvInitialiseTaskLists+0x6c>)
 800640e:	f7fe fc0d 	bl	8004c2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006412:	480c      	ldr	r0, [pc, #48]	@ (8006444 <prvInitialiseTaskLists+0x70>)
 8006414:	f7fe fc0a 	bl	8004c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006418:	480b      	ldr	r0, [pc, #44]	@ (8006448 <prvInitialiseTaskLists+0x74>)
 800641a:	f7fe fc07 	bl	8004c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800641e:	4b0b      	ldr	r3, [pc, #44]	@ (800644c <prvInitialiseTaskLists+0x78>)
 8006420:	4a05      	ldr	r2, [pc, #20]	@ (8006438 <prvInitialiseTaskLists+0x64>)
 8006422:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006424:	4b0a      	ldr	r3, [pc, #40]	@ (8006450 <prvInitialiseTaskLists+0x7c>)
 8006426:	4a05      	ldr	r2, [pc, #20]	@ (800643c <prvInitialiseTaskLists+0x68>)
 8006428:	601a      	str	r2, [r3, #0]
}
 800642a:	bf00      	nop
 800642c:	3708      	adds	r7, #8
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop
 8006434:	20000a58 	.word	0x20000a58
 8006438:	20000eb8 	.word	0x20000eb8
 800643c:	20000ecc 	.word	0x20000ecc
 8006440:	20000ee8 	.word	0x20000ee8
 8006444:	20000efc 	.word	0x20000efc
 8006448:	20000f14 	.word	0x20000f14
 800644c:	20000ee0 	.word	0x20000ee0
 8006450:	20000ee4 	.word	0x20000ee4

08006454 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800645a:	e019      	b.n	8006490 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800645c:	f000 fdb4 	bl	8006fc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006460:	4b10      	ldr	r3, [pc, #64]	@ (80064a4 <prvCheckTasksWaitingTermination+0x50>)
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3304      	adds	r3, #4
 800646c:	4618      	mov	r0, r3
 800646e:	f7fe fc67 	bl	8004d40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006472:	4b0d      	ldr	r3, [pc, #52]	@ (80064a8 <prvCheckTasksWaitingTermination+0x54>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	3b01      	subs	r3, #1
 8006478:	4a0b      	ldr	r2, [pc, #44]	@ (80064a8 <prvCheckTasksWaitingTermination+0x54>)
 800647a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800647c:	4b0b      	ldr	r3, [pc, #44]	@ (80064ac <prvCheckTasksWaitingTermination+0x58>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	3b01      	subs	r3, #1
 8006482:	4a0a      	ldr	r2, [pc, #40]	@ (80064ac <prvCheckTasksWaitingTermination+0x58>)
 8006484:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006486:	f000 fdd1 	bl	800702c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f810 	bl	80064b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006490:	4b06      	ldr	r3, [pc, #24]	@ (80064ac <prvCheckTasksWaitingTermination+0x58>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1e1      	bne.n	800645c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006498:	bf00      	nop
 800649a:	bf00      	nop
 800649c:	3708      	adds	r7, #8
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	20000efc 	.word	0x20000efc
 80064a8:	20000f28 	.word	0x20000f28
 80064ac:	20000f10 	.word	0x20000f10

080064b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b084      	sub	sp, #16
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d108      	bne.n	80064d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 ff68 	bl	800739c <vPortFree>
				vPortFree( pxTCB );
 80064cc:	6878      	ldr	r0, [r7, #4]
 80064ce:	f000 ff65 	bl	800739c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064d2:	e019      	b.n	8006508 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d103      	bne.n	80064e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 ff5c 	bl	800739c <vPortFree>
	}
 80064e4:	e010      	b.n	8006508 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80064ec:	2b02      	cmp	r3, #2
 80064ee:	d00b      	beq.n	8006508 <prvDeleteTCB+0x58>
	__asm volatile
 80064f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f4:	f383 8811 	msr	BASEPRI, r3
 80064f8:	f3bf 8f6f 	isb	sy
 80064fc:	f3bf 8f4f 	dsb	sy
 8006500:	60fb      	str	r3, [r7, #12]
}
 8006502:	bf00      	nop
 8006504:	bf00      	nop
 8006506:	e7fd      	b.n	8006504 <prvDeleteTCB+0x54>
	}
 8006508:	bf00      	nop
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006516:	4b0f      	ldr	r3, [pc, #60]	@ (8006554 <prvResetNextTaskUnblockTime+0x44>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <prvResetNextTaskUnblockTime+0x14>
 8006520:	2301      	movs	r3, #1
 8006522:	e000      	b.n	8006526 <prvResetNextTaskUnblockTime+0x16>
 8006524:	2300      	movs	r3, #0
 8006526:	2b00      	cmp	r3, #0
 8006528:	d004      	beq.n	8006534 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800652a:	4b0b      	ldr	r3, [pc, #44]	@ (8006558 <prvResetNextTaskUnblockTime+0x48>)
 800652c:	f04f 32ff 	mov.w	r2, #4294967295
 8006530:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006532:	e008      	b.n	8006546 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006534:	4b07      	ldr	r3, [pc, #28]	@ (8006554 <prvResetNextTaskUnblockTime+0x44>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	68db      	ldr	r3, [r3, #12]
 800653a:	68db      	ldr	r3, [r3, #12]
 800653c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	4a05      	ldr	r2, [pc, #20]	@ (8006558 <prvResetNextTaskUnblockTime+0x48>)
 8006544:	6013      	str	r3, [r2, #0]
}
 8006546:	bf00      	nop
 8006548:	370c      	adds	r7, #12
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	20000ee0 	.word	0x20000ee0
 8006558:	20000f48 	.word	0x20000f48

0800655c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800655c:	b480      	push	{r7}
 800655e:	b083      	sub	sp, #12
 8006560:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006562:	4b0b      	ldr	r3, [pc, #44]	@ (8006590 <xTaskGetSchedulerState+0x34>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d102      	bne.n	8006570 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800656a:	2301      	movs	r3, #1
 800656c:	607b      	str	r3, [r7, #4]
 800656e:	e008      	b.n	8006582 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006570:	4b08      	ldr	r3, [pc, #32]	@ (8006594 <xTaskGetSchedulerState+0x38>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d102      	bne.n	800657e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006578:	2302      	movs	r3, #2
 800657a:	607b      	str	r3, [r7, #4]
 800657c:	e001      	b.n	8006582 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800657e:	2300      	movs	r3, #0
 8006580:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006582:	687b      	ldr	r3, [r7, #4]
	}
 8006584:	4618      	mov	r0, r3
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr
 8006590:	20000f34 	.word	0x20000f34
 8006594:	20000f50 	.word	0x20000f50

08006598 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80065a4:	2300      	movs	r3, #0
 80065a6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d058      	beq.n	8006660 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80065ae:	4b2f      	ldr	r3, [pc, #188]	@ (800666c <xTaskPriorityDisinherit+0xd4>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	429a      	cmp	r2, r3
 80065b6:	d00b      	beq.n	80065d0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80065b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065bc:	f383 8811 	msr	BASEPRI, r3
 80065c0:	f3bf 8f6f 	isb	sy
 80065c4:	f3bf 8f4f 	dsb	sy
 80065c8:	60fb      	str	r3, [r7, #12]
}
 80065ca:	bf00      	nop
 80065cc:	bf00      	nop
 80065ce:	e7fd      	b.n	80065cc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d10b      	bne.n	80065f0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	60bb      	str	r3, [r7, #8]
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	e7fd      	b.n	80065ec <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065f4:	1e5a      	subs	r2, r3, #1
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065fa:	693b      	ldr	r3, [r7, #16]
 80065fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006602:	429a      	cmp	r2, r3
 8006604:	d02c      	beq.n	8006660 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006606:	693b      	ldr	r3, [r7, #16]
 8006608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800660a:	2b00      	cmp	r3, #0
 800660c:	d128      	bne.n	8006660 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800660e:	693b      	ldr	r3, [r7, #16]
 8006610:	3304      	adds	r3, #4
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe fb94 	bl	8004d40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006624:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006628:	693b      	ldr	r3, [r7, #16]
 800662a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006630:	4b0f      	ldr	r3, [pc, #60]	@ (8006670 <xTaskPriorityDisinherit+0xd8>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	429a      	cmp	r2, r3
 8006636:	d903      	bls.n	8006640 <xTaskPriorityDisinherit+0xa8>
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800663c:	4a0c      	ldr	r2, [pc, #48]	@ (8006670 <xTaskPriorityDisinherit+0xd8>)
 800663e:	6013      	str	r3, [r2, #0]
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006644:	4613      	mov	r3, r2
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	4413      	add	r3, r2
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	4a09      	ldr	r2, [pc, #36]	@ (8006674 <xTaskPriorityDisinherit+0xdc>)
 800664e:	441a      	add	r2, r3
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	3304      	adds	r3, #4
 8006654:	4619      	mov	r1, r3
 8006656:	4610      	mov	r0, r2
 8006658:	f7fe fb15 	bl	8004c86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800665c:	2301      	movs	r3, #1
 800665e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006660:	697b      	ldr	r3, [r7, #20]
	}
 8006662:	4618      	mov	r0, r3
 8006664:	3718      	adds	r7, #24
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	20000a54 	.word	0x20000a54
 8006670:	20000f30 	.word	0x20000f30
 8006674:	20000a58 	.word	0x20000a58

08006678 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
 8006680:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006682:	4b21      	ldr	r3, [pc, #132]	@ (8006708 <prvAddCurrentTaskToDelayedList+0x90>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006688:	4b20      	ldr	r3, [pc, #128]	@ (800670c <prvAddCurrentTaskToDelayedList+0x94>)
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	3304      	adds	r3, #4
 800668e:	4618      	mov	r0, r3
 8006690:	f7fe fb56 	bl	8004d40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669a:	d10a      	bne.n	80066b2 <prvAddCurrentTaskToDelayedList+0x3a>
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d007      	beq.n	80066b2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066a2:	4b1a      	ldr	r3, [pc, #104]	@ (800670c <prvAddCurrentTaskToDelayedList+0x94>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	3304      	adds	r3, #4
 80066a8:	4619      	mov	r1, r3
 80066aa:	4819      	ldr	r0, [pc, #100]	@ (8006710 <prvAddCurrentTaskToDelayedList+0x98>)
 80066ac:	f7fe faeb 	bl	8004c86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066b0:	e026      	b.n	8006700 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4413      	add	r3, r2
 80066b8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066ba:	4b14      	ldr	r3, [pc, #80]	@ (800670c <prvAddCurrentTaskToDelayedList+0x94>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	68ba      	ldr	r2, [r7, #8]
 80066c0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066c2:	68ba      	ldr	r2, [r7, #8]
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	429a      	cmp	r2, r3
 80066c8:	d209      	bcs.n	80066de <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ca:	4b12      	ldr	r3, [pc, #72]	@ (8006714 <prvAddCurrentTaskToDelayedList+0x9c>)
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	4b0f      	ldr	r3, [pc, #60]	@ (800670c <prvAddCurrentTaskToDelayedList+0x94>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3304      	adds	r3, #4
 80066d4:	4619      	mov	r1, r3
 80066d6:	4610      	mov	r0, r2
 80066d8:	f7fe faf9 	bl	8004cce <vListInsert>
}
 80066dc:	e010      	b.n	8006700 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066de:	4b0e      	ldr	r3, [pc, #56]	@ (8006718 <prvAddCurrentTaskToDelayedList+0xa0>)
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	4b0a      	ldr	r3, [pc, #40]	@ (800670c <prvAddCurrentTaskToDelayedList+0x94>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3304      	adds	r3, #4
 80066e8:	4619      	mov	r1, r3
 80066ea:	4610      	mov	r0, r2
 80066ec:	f7fe faef 	bl	8004cce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80066f0:	4b0a      	ldr	r3, [pc, #40]	@ (800671c <prvAddCurrentTaskToDelayedList+0xa4>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d202      	bcs.n	8006700 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80066fa:	4a08      	ldr	r2, [pc, #32]	@ (800671c <prvAddCurrentTaskToDelayedList+0xa4>)
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	6013      	str	r3, [r2, #0]
}
 8006700:	bf00      	nop
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}
 8006708:	20000f2c 	.word	0x20000f2c
 800670c:	20000a54 	.word	0x20000a54
 8006710:	20000f14 	.word	0x20000f14
 8006714:	20000ee4 	.word	0x20000ee4
 8006718:	20000ee0 	.word	0x20000ee0
 800671c:	20000f48 	.word	0x20000f48

08006720 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b08a      	sub	sp, #40	@ 0x28
 8006724:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006726:	2300      	movs	r3, #0
 8006728:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800672a:	f000 fad9 	bl	8006ce0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800672e:	4b1d      	ldr	r3, [pc, #116]	@ (80067a4 <xTimerCreateTimerTask+0x84>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d021      	beq.n	800677a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006736:	2300      	movs	r3, #0
 8006738:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800673a:	2300      	movs	r3, #0
 800673c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800673e:	1d3a      	adds	r2, r7, #4
 8006740:	f107 0108 	add.w	r1, r7, #8
 8006744:	f107 030c 	add.w	r3, r7, #12
 8006748:	4618      	mov	r0, r3
 800674a:	f7fe fa55 	bl	8004bf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	68fa      	ldr	r2, [r7, #12]
 8006754:	9202      	str	r2, [sp, #8]
 8006756:	9301      	str	r3, [sp, #4]
 8006758:	2302      	movs	r3, #2
 800675a:	9300      	str	r3, [sp, #0]
 800675c:	2300      	movs	r3, #0
 800675e:	460a      	mov	r2, r1
 8006760:	4911      	ldr	r1, [pc, #68]	@ (80067a8 <xTimerCreateTimerTask+0x88>)
 8006762:	4812      	ldr	r0, [pc, #72]	@ (80067ac <xTimerCreateTimerTask+0x8c>)
 8006764:	f7ff f8ce 	bl	8005904 <xTaskCreateStatic>
 8006768:	4603      	mov	r3, r0
 800676a:	4a11      	ldr	r2, [pc, #68]	@ (80067b0 <xTimerCreateTimerTask+0x90>)
 800676c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800676e:	4b10      	ldr	r3, [pc, #64]	@ (80067b0 <xTimerCreateTimerTask+0x90>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006776:	2301      	movs	r3, #1
 8006778:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10b      	bne.n	8006798 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	613b      	str	r3, [r7, #16]
}
 8006792:	bf00      	nop
 8006794:	bf00      	nop
 8006796:	e7fd      	b.n	8006794 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006798:	697b      	ldr	r3, [r7, #20]
}
 800679a:	4618      	mov	r0, r3
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20000f84 	.word	0x20000f84
 80067a8:	08009f78 	.word	0x08009f78
 80067ac:	080068d5 	.word	0x080068d5
 80067b0:	20000f88 	.word	0x20000f88

080067b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b08a      	sub	sp, #40	@ 0x28
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	60f8      	str	r0, [r7, #12]
 80067bc:	60b9      	str	r1, [r7, #8]
 80067be:	607a      	str	r2, [r7, #4]
 80067c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80067c2:	2300      	movs	r3, #0
 80067c4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d10b      	bne.n	80067e4 <xTimerGenericCommand+0x30>
	__asm volatile
 80067cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d0:	f383 8811 	msr	BASEPRI, r3
 80067d4:	f3bf 8f6f 	isb	sy
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	623b      	str	r3, [r7, #32]
}
 80067de:	bf00      	nop
 80067e0:	bf00      	nop
 80067e2:	e7fd      	b.n	80067e0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80067e4:	4b19      	ldr	r3, [pc, #100]	@ (800684c <xTimerGenericCommand+0x98>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d02a      	beq.n	8006842 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	2b05      	cmp	r3, #5
 80067fc:	dc18      	bgt.n	8006830 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80067fe:	f7ff fead 	bl	800655c <xTaskGetSchedulerState>
 8006802:	4603      	mov	r3, r0
 8006804:	2b02      	cmp	r3, #2
 8006806:	d109      	bne.n	800681c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006808:	4b10      	ldr	r3, [pc, #64]	@ (800684c <xTimerGenericCommand+0x98>)
 800680a:	6818      	ldr	r0, [r3, #0]
 800680c:	f107 0110 	add.w	r1, r7, #16
 8006810:	2300      	movs	r3, #0
 8006812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006814:	f7fe fc06 	bl	8005024 <xQueueGenericSend>
 8006818:	6278      	str	r0, [r7, #36]	@ 0x24
 800681a:	e012      	b.n	8006842 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800681c:	4b0b      	ldr	r3, [pc, #44]	@ (800684c <xTimerGenericCommand+0x98>)
 800681e:	6818      	ldr	r0, [r3, #0]
 8006820:	f107 0110 	add.w	r1, r7, #16
 8006824:	2300      	movs	r3, #0
 8006826:	2200      	movs	r2, #0
 8006828:	f7fe fbfc 	bl	8005024 <xQueueGenericSend>
 800682c:	6278      	str	r0, [r7, #36]	@ 0x24
 800682e:	e008      	b.n	8006842 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006830:	4b06      	ldr	r3, [pc, #24]	@ (800684c <xTimerGenericCommand+0x98>)
 8006832:	6818      	ldr	r0, [r3, #0]
 8006834:	f107 0110 	add.w	r1, r7, #16
 8006838:	2300      	movs	r3, #0
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	f7fe fcf4 	bl	8005228 <xQueueGenericSendFromISR>
 8006840:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006844:	4618      	mov	r0, r3
 8006846:	3728      	adds	r7, #40	@ 0x28
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	20000f84 	.word	0x20000f84

08006850 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b088      	sub	sp, #32
 8006854:	af02      	add	r7, sp, #8
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800685a:	4b1d      	ldr	r3, [pc, #116]	@ (80068d0 <prvProcessExpiredTimer+0x80>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	68db      	ldr	r3, [r3, #12]
 8006860:	68db      	ldr	r3, [r3, #12]
 8006862:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	3304      	adds	r3, #4
 8006868:	4618      	mov	r0, r3
 800686a:	f7fe fa69 	bl	8004d40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	69db      	ldr	r3, [r3, #28]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d123      	bne.n	80068be <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	699a      	ldr	r2, [r3, #24]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	18d1      	adds	r1, r2, r3
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	683a      	ldr	r2, [r7, #0]
 8006882:	6978      	ldr	r0, [r7, #20]
 8006884:	f000 f8cc 	bl	8006a20 <prvInsertTimerInActiveList>
 8006888:	4603      	mov	r3, r0
 800688a:	2b00      	cmp	r3, #0
 800688c:	d017      	beq.n	80068be <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800688e:	2300      	movs	r3, #0
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	2300      	movs	r3, #0
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	2100      	movs	r1, #0
 8006898:	6978      	ldr	r0, [r7, #20]
 800689a:	f7ff ff8b 	bl	80067b4 <xTimerGenericCommand>
 800689e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <prvProcessExpiredTimer+0x6e>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	60fb      	str	r3, [r7, #12]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068c2:	6978      	ldr	r0, [r7, #20]
 80068c4:	4798      	blx	r3
}
 80068c6:	bf00      	nop
 80068c8:	3718      	adds	r7, #24
 80068ca:	46bd      	mov	sp, r7
 80068cc:	bd80      	pop	{r7, pc}
 80068ce:	bf00      	nop
 80068d0:	20000f7c 	.word	0x20000f7c

080068d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068dc:	f107 0308 	add.w	r3, r7, #8
 80068e0:	4618      	mov	r0, r3
 80068e2:	f000 f859 	bl	8006998 <prvGetNextExpireTime>
 80068e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	4619      	mov	r1, r3
 80068ec:	68f8      	ldr	r0, [r7, #12]
 80068ee:	f000 f805 	bl	80068fc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80068f2:	f000 f8d7 	bl	8006aa4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80068f6:	bf00      	nop
 80068f8:	e7f0      	b.n	80068dc <prvTimerTask+0x8>
	...

080068fc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b084      	sub	sp, #16
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006906:	f7ff fa37 	bl	8005d78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800690a:	f107 0308 	add.w	r3, r7, #8
 800690e:	4618      	mov	r0, r3
 8006910:	f000 f866 	bl	80069e0 <prvSampleTimeNow>
 8006914:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d130      	bne.n	800697e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d10a      	bne.n	8006938 <prvProcessTimerOrBlockTask+0x3c>
 8006922:	687a      	ldr	r2, [r7, #4]
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	429a      	cmp	r2, r3
 8006928:	d806      	bhi.n	8006938 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800692a:	f7ff fa33 	bl	8005d94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800692e:	68f9      	ldr	r1, [r7, #12]
 8006930:	6878      	ldr	r0, [r7, #4]
 8006932:	f7ff ff8d 	bl	8006850 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006936:	e024      	b.n	8006982 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800693e:	4b13      	ldr	r3, [pc, #76]	@ (800698c <prvProcessTimerOrBlockTask+0x90>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2b00      	cmp	r3, #0
 8006946:	bf0c      	ite	eq
 8006948:	2301      	moveq	r3, #1
 800694a:	2300      	movne	r3, #0
 800694c:	b2db      	uxtb	r3, r3
 800694e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006950:	4b0f      	ldr	r3, [pc, #60]	@ (8006990 <prvProcessTimerOrBlockTask+0x94>)
 8006952:	6818      	ldr	r0, [r3, #0]
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	4619      	mov	r1, r3
 800695e:	f7fe ff9d 	bl	800589c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006962:	f7ff fa17 	bl	8005d94 <xTaskResumeAll>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d10a      	bne.n	8006982 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800696c:	4b09      	ldr	r3, [pc, #36]	@ (8006994 <prvProcessTimerOrBlockTask+0x98>)
 800696e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006972:	601a      	str	r2, [r3, #0]
 8006974:	f3bf 8f4f 	dsb	sy
 8006978:	f3bf 8f6f 	isb	sy
}
 800697c:	e001      	b.n	8006982 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800697e:	f7ff fa09 	bl	8005d94 <xTaskResumeAll>
}
 8006982:	bf00      	nop
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	20000f80 	.word	0x20000f80
 8006990:	20000f84 	.word	0x20000f84
 8006994:	e000ed04 	.word	0xe000ed04

08006998 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006998:	b480      	push	{r7}
 800699a:	b085      	sub	sp, #20
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069a0:	4b0e      	ldr	r3, [pc, #56]	@ (80069dc <prvGetNextExpireTime+0x44>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	bf0c      	ite	eq
 80069aa:	2301      	moveq	r3, #1
 80069ac:	2300      	movne	r3, #0
 80069ae:	b2db      	uxtb	r3, r3
 80069b0:	461a      	mov	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d105      	bne.n	80069ca <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80069be:	4b07      	ldr	r3, [pc, #28]	@ (80069dc <prvGetNextExpireTime+0x44>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	60fb      	str	r3, [r7, #12]
 80069c8:	e001      	b.n	80069ce <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80069ca:	2300      	movs	r3, #0
 80069cc:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80069ce:	68fb      	ldr	r3, [r7, #12]
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3714      	adds	r7, #20
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr
 80069dc:	20000f7c 	.word	0x20000f7c

080069e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80069e8:	f7ff fa72 	bl	8005ed0 <xTaskGetTickCount>
 80069ec:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80069ee:	4b0b      	ldr	r3, [pc, #44]	@ (8006a1c <prvSampleTimeNow+0x3c>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	68fa      	ldr	r2, [r7, #12]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d205      	bcs.n	8006a04 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80069f8:	f000 f910 	bl	8006c1c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2201      	movs	r2, #1
 8006a00:	601a      	str	r2, [r3, #0]
 8006a02:	e002      	b.n	8006a0a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a0a:	4a04      	ldr	r2, [pc, #16]	@ (8006a1c <prvSampleTimeNow+0x3c>)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a10:	68fb      	ldr	r3, [r7, #12]
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3710      	adds	r7, #16
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000f8c 	.word	0x20000f8c

08006a20 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
 8006a2c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	68ba      	ldr	r2, [r7, #8]
 8006a36:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	68fa      	ldr	r2, [r7, #12]
 8006a3c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d812      	bhi.n	8006a6c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	1ad2      	subs	r2, r2, r3
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d302      	bcc.n	8006a5a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006a54:	2301      	movs	r3, #1
 8006a56:	617b      	str	r3, [r7, #20]
 8006a58:	e01b      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006a5a:	4b10      	ldr	r3, [pc, #64]	@ (8006a9c <prvInsertTimerInActiveList+0x7c>)
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	3304      	adds	r3, #4
 8006a62:	4619      	mov	r1, r3
 8006a64:	4610      	mov	r0, r2
 8006a66:	f7fe f932 	bl	8004cce <vListInsert>
 8006a6a:	e012      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d206      	bcs.n	8006a82 <prvInsertTimerInActiveList+0x62>
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d302      	bcc.n	8006a82 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	e007      	b.n	8006a92 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006a82:	4b07      	ldr	r3, [pc, #28]	@ (8006aa0 <prvInsertTimerInActiveList+0x80>)
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	3304      	adds	r3, #4
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	4610      	mov	r0, r2
 8006a8e:	f7fe f91e 	bl	8004cce <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006a92:	697b      	ldr	r3, [r7, #20]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3718      	adds	r7, #24
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	20000f80 	.word	0x20000f80
 8006aa0:	20000f7c 	.word	0x20000f7c

08006aa4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b08e      	sub	sp, #56	@ 0x38
 8006aa8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006aaa:	e0a5      	b.n	8006bf8 <prvProcessReceivedCommands+0x154>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	da19      	bge.n	8006ae6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ab2:	1d3b      	adds	r3, r7, #4
 8006ab4:	3304      	adds	r3, #4
 8006ab6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10b      	bne.n	8006ad6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ac2:	f383 8811 	msr	BASEPRI, r3
 8006ac6:	f3bf 8f6f 	isb	sy
 8006aca:	f3bf 8f4f 	dsb	sy
 8006ace:	61fb      	str	r3, [r7, #28]
}
 8006ad0:	bf00      	nop
 8006ad2:	bf00      	nop
 8006ad4:	e7fd      	b.n	8006ad2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006adc:	6850      	ldr	r0, [r2, #4]
 8006ade:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ae0:	6892      	ldr	r2, [r2, #8]
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f2c0 8085 	blt.w	8006bf8 <prvProcessReceivedCommands+0x154>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006af4:	695b      	ldr	r3, [r3, #20]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d004      	beq.n	8006b04 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006afc:	3304      	adds	r3, #4
 8006afe:	4618      	mov	r0, r3
 8006b00:	f7fe f91e 	bl	8004d40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b04:	463b      	mov	r3, r7
 8006b06:	4618      	mov	r0, r3
 8006b08:	f7ff ff6a 	bl	80069e0 <prvSampleTimeNow>
 8006b0c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2b09      	cmp	r3, #9
 8006b12:	d86c      	bhi.n	8006bee <prvProcessReceivedCommands+0x14a>
 8006b14:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <prvProcessReceivedCommands+0x78>)
 8006b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1a:	bf00      	nop
 8006b1c:	08006b45 	.word	0x08006b45
 8006b20:	08006b45 	.word	0x08006b45
 8006b24:	08006b45 	.word	0x08006b45
 8006b28:	08006bef 	.word	0x08006bef
 8006b2c:	08006ba3 	.word	0x08006ba3
 8006b30:	08006bdd 	.word	0x08006bdd
 8006b34:	08006b45 	.word	0x08006b45
 8006b38:	08006b45 	.word	0x08006b45
 8006b3c:	08006bef 	.word	0x08006bef
 8006b40:	08006ba3 	.word	0x08006ba3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b48:	699b      	ldr	r3, [r3, #24]
 8006b4a:	18d1      	adds	r1, r2, r3
 8006b4c:	68bb      	ldr	r3, [r7, #8]
 8006b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b52:	f7ff ff65 	bl	8006a20 <prvInsertTimerInActiveList>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d04a      	beq.n	8006bf2 <prvProcessReceivedCommands+0x14e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006b5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b62:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b66:	69db      	ldr	r3, [r3, #28]
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d142      	bne.n	8006bf2 <prvProcessReceivedCommands+0x14e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b70:	699b      	ldr	r3, [r3, #24]
 8006b72:	441a      	add	r2, r3
 8006b74:	2300      	movs	r3, #0
 8006b76:	9300      	str	r3, [sp, #0]
 8006b78:	2300      	movs	r3, #0
 8006b7a:	2100      	movs	r1, #0
 8006b7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b7e:	f7ff fe19 	bl	80067b4 <xTimerGenericCommand>
 8006b82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006b84:	6a3b      	ldr	r3, [r7, #32]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d133      	bne.n	8006bf2 <prvProcessReceivedCommands+0x14e>
	__asm volatile
 8006b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b8e:	f383 8811 	msr	BASEPRI, r3
 8006b92:	f3bf 8f6f 	isb	sy
 8006b96:	f3bf 8f4f 	dsb	sy
 8006b9a:	61bb      	str	r3, [r7, #24]
}
 8006b9c:	bf00      	nop
 8006b9e:	bf00      	nop
 8006ba0:	e7fd      	b.n	8006b9e <prvProcessReceivedCommands+0xfa>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006ba2:	68ba      	ldr	r2, [r7, #8]
 8006ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006baa:	699b      	ldr	r3, [r3, #24]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10b      	bne.n	8006bc8 <prvProcessReceivedCommands+0x124>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	617b      	str	r3, [r7, #20]
}
 8006bc2:	bf00      	nop
 8006bc4:	bf00      	nop
 8006bc6:	e7fd      	b.n	8006bc4 <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bca:	699a      	ldr	r2, [r3, #24]
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	18d1      	adds	r1, r2, r3
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bd4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006bd6:	f7ff ff23 	bl	8006a20 <prvInsertTimerInActiveList>
					break;
 8006bda:	e00d      	b.n	8006bf8 <prvProcessReceivedCommands+0x154>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bde:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d107      	bne.n	8006bf6 <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 8006be6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006be8:	f000 fbd8 	bl	800739c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006bec:	e003      	b.n	8006bf6 <prvProcessReceivedCommands+0x152>

				default	:
					/* Don't expect to get here. */
					break;
 8006bee:	bf00      	nop
 8006bf0:	e002      	b.n	8006bf8 <prvProcessReceivedCommands+0x154>
					break;
 8006bf2:	bf00      	nop
 8006bf4:	e000      	b.n	8006bf8 <prvProcessReceivedCommands+0x154>
					break;
 8006bf6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006bf8:	4b07      	ldr	r3, [pc, #28]	@ (8006c18 <prvProcessReceivedCommands+0x174>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	1d39      	adds	r1, r7, #4
 8006bfe:	2200      	movs	r2, #0
 8006c00:	4618      	mov	r0, r3
 8006c02:	f7fe fbad 	bl	8005360 <xQueueReceive>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	f47f af4f 	bne.w	8006aac <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006c0e:	bf00      	nop
 8006c10:	bf00      	nop
 8006c12:	3730      	adds	r7, #48	@ 0x30
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}
 8006c18:	20000f84 	.word	0x20000f84

08006c1c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	b088      	sub	sp, #32
 8006c20:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c22:	e046      	b.n	8006cb2 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c24:	4b2c      	ldr	r3, [pc, #176]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c2e:	4b2a      	ldr	r3, [pc, #168]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	3304      	adds	r3, #4
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fe f87f 	bl	8004d40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c46:	68f8      	ldr	r0, [r7, #12]
 8006c48:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d12f      	bne.n	8006cb2 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	693a      	ldr	r2, [r7, #16]
 8006c58:	4413      	add	r3, r2
 8006c5a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c5c:	68ba      	ldr	r2, [r7, #8]
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d90e      	bls.n	8006c82 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	68fa      	ldr	r2, [r7, #12]
 8006c6e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c70:	4b19      	ldr	r3, [pc, #100]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	3304      	adds	r3, #4
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4610      	mov	r0, r2
 8006c7c:	f7fe f827 	bl	8004cce <vListInsert>
 8006c80:	e017      	b.n	8006cb2 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006c82:	2300      	movs	r3, #0
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	2300      	movs	r3, #0
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	2100      	movs	r1, #0
 8006c8c:	68f8      	ldr	r0, [r7, #12]
 8006c8e:	f7ff fd91 	bl	80067b4 <xTimerGenericCommand>
 8006c92:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d10b      	bne.n	8006cb2 <prvSwitchTimerLists+0x96>
	__asm volatile
 8006c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c9e:	f383 8811 	msr	BASEPRI, r3
 8006ca2:	f3bf 8f6f 	isb	sy
 8006ca6:	f3bf 8f4f 	dsb	sy
 8006caa:	603b      	str	r3, [r7, #0]
}
 8006cac:	bf00      	nop
 8006cae:	bf00      	nop
 8006cb0:	e7fd      	b.n	8006cae <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cb2:	4b09      	ldr	r3, [pc, #36]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1b3      	bne.n	8006c24 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cbc:	4b06      	ldr	r3, [pc, #24]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cc2:	4b06      	ldr	r3, [pc, #24]	@ (8006cdc <prvSwitchTimerLists+0xc0>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a04      	ldr	r2, [pc, #16]	@ (8006cd8 <prvSwitchTimerLists+0xbc>)
 8006cc8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006cca:	4a04      	ldr	r2, [pc, #16]	@ (8006cdc <prvSwitchTimerLists+0xc0>)
 8006ccc:	697b      	ldr	r3, [r7, #20]
 8006cce:	6013      	str	r3, [r2, #0]
}
 8006cd0:	bf00      	nop
 8006cd2:	3718      	adds	r7, #24
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	20000f7c 	.word	0x20000f7c
 8006cdc:	20000f80 	.word	0x20000f80

08006ce0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b082      	sub	sp, #8
 8006ce4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006ce6:	f000 f96f 	bl	8006fc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006cea:	4b15      	ldr	r3, [pc, #84]	@ (8006d40 <prvCheckForValidListAndQueue+0x60>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d120      	bne.n	8006d34 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006cf2:	4814      	ldr	r0, [pc, #80]	@ (8006d44 <prvCheckForValidListAndQueue+0x64>)
 8006cf4:	f7fd ff9a 	bl	8004c2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006cf8:	4813      	ldr	r0, [pc, #76]	@ (8006d48 <prvCheckForValidListAndQueue+0x68>)
 8006cfa:	f7fd ff97 	bl	8004c2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006cfe:	4b13      	ldr	r3, [pc, #76]	@ (8006d4c <prvCheckForValidListAndQueue+0x6c>)
 8006d00:	4a10      	ldr	r2, [pc, #64]	@ (8006d44 <prvCheckForValidListAndQueue+0x64>)
 8006d02:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d04:	4b12      	ldr	r3, [pc, #72]	@ (8006d50 <prvCheckForValidListAndQueue+0x70>)
 8006d06:	4a10      	ldr	r2, [pc, #64]	@ (8006d48 <prvCheckForValidListAndQueue+0x68>)
 8006d08:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	4b11      	ldr	r3, [pc, #68]	@ (8006d54 <prvCheckForValidListAndQueue+0x74>)
 8006d10:	4a11      	ldr	r2, [pc, #68]	@ (8006d58 <prvCheckForValidListAndQueue+0x78>)
 8006d12:	2110      	movs	r1, #16
 8006d14:	200a      	movs	r0, #10
 8006d16:	f7fe f8a7 	bl	8004e68 <xQueueGenericCreateStatic>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	4a08      	ldr	r2, [pc, #32]	@ (8006d40 <prvCheckForValidListAndQueue+0x60>)
 8006d1e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d20:	4b07      	ldr	r3, [pc, #28]	@ (8006d40 <prvCheckForValidListAndQueue+0x60>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d005      	beq.n	8006d34 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d28:	4b05      	ldr	r3, [pc, #20]	@ (8006d40 <prvCheckForValidListAndQueue+0x60>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	490b      	ldr	r1, [pc, #44]	@ (8006d5c <prvCheckForValidListAndQueue+0x7c>)
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fe fd8a 	bl	8005848 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d34:	f000 f97a 	bl	800702c <vPortExitCritical>
}
 8006d38:	bf00      	nop
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	20000f84 	.word	0x20000f84
 8006d44:	20000f54 	.word	0x20000f54
 8006d48:	20000f68 	.word	0x20000f68
 8006d4c:	20000f7c 	.word	0x20000f7c
 8006d50:	20000f80 	.word	0x20000f80
 8006d54:	20001030 	.word	0x20001030
 8006d58:	20000f90 	.word	0x20000f90
 8006d5c:	08009f80 	.word	0x08009f80

08006d60 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	3b04      	subs	r3, #4
 8006d70:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006d78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	3b04      	subs	r3, #4
 8006d7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	f023 0201 	bic.w	r2, r3, #1
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	3b04      	subs	r3, #4
 8006d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006d90:	4a0c      	ldr	r2, [pc, #48]	@ (8006dc4 <pxPortInitialiseStack+0x64>)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	3b14      	subs	r3, #20
 8006d9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006d9c:	687a      	ldr	r2, [r7, #4]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	3b04      	subs	r3, #4
 8006da6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f06f 0202 	mvn.w	r2, #2
 8006dae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	3b20      	subs	r3, #32
 8006db4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006db6:	68fb      	ldr	r3, [r7, #12]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3714      	adds	r7, #20
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc2:	4770      	bx	lr
 8006dc4:	08006dc9 	.word	0x08006dc9

08006dc8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006dd2:	4b13      	ldr	r3, [pc, #76]	@ (8006e20 <prvTaskExitError+0x58>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dda:	d00b      	beq.n	8006df4 <prvTaskExitError+0x2c>
	__asm volatile
 8006ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de0:	f383 8811 	msr	BASEPRI, r3
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	60fb      	str	r3, [r7, #12]
}
 8006dee:	bf00      	nop
 8006df0:	bf00      	nop
 8006df2:	e7fd      	b.n	8006df0 <prvTaskExitError+0x28>
	__asm volatile
 8006df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df8:	f383 8811 	msr	BASEPRI, r3
 8006dfc:	f3bf 8f6f 	isb	sy
 8006e00:	f3bf 8f4f 	dsb	sy
 8006e04:	60bb      	str	r3, [r7, #8]
}
 8006e06:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e08:	bf00      	nop
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d0fc      	beq.n	8006e0a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e10:	bf00      	nop
 8006e12:	bf00      	nop
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr
 8006e1e:	bf00      	nop
 8006e20:	2000000c 	.word	0x2000000c
	...

08006e30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e30:	4b07      	ldr	r3, [pc, #28]	@ (8006e50 <pxCurrentTCBConst2>)
 8006e32:	6819      	ldr	r1, [r3, #0]
 8006e34:	6808      	ldr	r0, [r1, #0]
 8006e36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3a:	f380 8809 	msr	PSP, r0
 8006e3e:	f3bf 8f6f 	isb	sy
 8006e42:	f04f 0000 	mov.w	r0, #0
 8006e46:	f380 8811 	msr	BASEPRI, r0
 8006e4a:	4770      	bx	lr
 8006e4c:	f3af 8000 	nop.w

08006e50 <pxCurrentTCBConst2>:
 8006e50:	20000a54 	.word	0x20000a54
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e54:	bf00      	nop
 8006e56:	bf00      	nop

08006e58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006e58:	4808      	ldr	r0, [pc, #32]	@ (8006e7c <prvPortStartFirstTask+0x24>)
 8006e5a:	6800      	ldr	r0, [r0, #0]
 8006e5c:	6800      	ldr	r0, [r0, #0]
 8006e5e:	f380 8808 	msr	MSP, r0
 8006e62:	f04f 0000 	mov.w	r0, #0
 8006e66:	f380 8814 	msr	CONTROL, r0
 8006e6a:	b662      	cpsie	i
 8006e6c:	b661      	cpsie	f
 8006e6e:	f3bf 8f4f 	dsb	sy
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	df00      	svc	0
 8006e78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e7a:	bf00      	nop
 8006e7c:	e000ed08 	.word	0xe000ed08

08006e80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b086      	sub	sp, #24
 8006e84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006e86:	4b47      	ldr	r3, [pc, #284]	@ (8006fa4 <xPortStartScheduler+0x124>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	4a47      	ldr	r2, [pc, #284]	@ (8006fa8 <xPortStartScheduler+0x128>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d10b      	bne.n	8006ea8 <xPortStartScheduler+0x28>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	60fb      	str	r3, [r7, #12]
}
 8006ea2:	bf00      	nop
 8006ea4:	bf00      	nop
 8006ea6:	e7fd      	b.n	8006ea4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006ea8:	4b3e      	ldr	r3, [pc, #248]	@ (8006fa4 <xPortStartScheduler+0x124>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a3f      	ldr	r2, [pc, #252]	@ (8006fac <xPortStartScheduler+0x12c>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d10b      	bne.n	8006eca <xPortStartScheduler+0x4a>
	__asm volatile
 8006eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb6:	f383 8811 	msr	BASEPRI, r3
 8006eba:	f3bf 8f6f 	isb	sy
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	613b      	str	r3, [r7, #16]
}
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop
 8006ec8:	e7fd      	b.n	8006ec6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006eca:	4b39      	ldr	r3, [pc, #228]	@ (8006fb0 <xPortStartScheduler+0x130>)
 8006ecc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ece:	697b      	ldr	r3, [r7, #20]
 8006ed0:	781b      	ldrb	r3, [r3, #0]
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ed6:	697b      	ldr	r3, [r7, #20]
 8006ed8:	22ff      	movs	r2, #255	@ 0xff
 8006eda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	781b      	ldrb	r3, [r3, #0]
 8006ee0:	b2db      	uxtb	r3, r3
 8006ee2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ee4:	78fb      	ldrb	r3, [r7, #3]
 8006ee6:	b2db      	uxtb	r3, r3
 8006ee8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006eec:	b2da      	uxtb	r2, r3
 8006eee:	4b31      	ldr	r3, [pc, #196]	@ (8006fb4 <xPortStartScheduler+0x134>)
 8006ef0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ef2:	4b31      	ldr	r3, [pc, #196]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006ef4:	2207      	movs	r2, #7
 8006ef6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ef8:	e009      	b.n	8006f0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006efa:	4b2f      	ldr	r3, [pc, #188]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3b01      	subs	r3, #1
 8006f00:	4a2d      	ldr	r2, [pc, #180]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f04:	78fb      	ldrb	r3, [r7, #3]
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f0e:	78fb      	ldrb	r3, [r7, #3]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f16:	2b80      	cmp	r3, #128	@ 0x80
 8006f18:	d0ef      	beq.n	8006efa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f1a:	4b27      	ldr	r3, [pc, #156]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f1c3 0307 	rsb	r3, r3, #7
 8006f22:	2b04      	cmp	r3, #4
 8006f24:	d00b      	beq.n	8006f3e <xPortStartScheduler+0xbe>
	__asm volatile
 8006f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f2a:	f383 8811 	msr	BASEPRI, r3
 8006f2e:	f3bf 8f6f 	isb	sy
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	60bb      	str	r3, [r7, #8]
}
 8006f38:	bf00      	nop
 8006f3a:	bf00      	nop
 8006f3c:	e7fd      	b.n	8006f3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	021b      	lsls	r3, r3, #8
 8006f44:	4a1c      	ldr	r2, [pc, #112]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f48:	4b1b      	ldr	r3, [pc, #108]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006f50:	4a19      	ldr	r2, [pc, #100]	@ (8006fb8 <xPortStartScheduler+0x138>)
 8006f52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	b2da      	uxtb	r2, r3
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f5c:	4b17      	ldr	r3, [pc, #92]	@ (8006fbc <xPortStartScheduler+0x13c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a16      	ldr	r2, [pc, #88]	@ (8006fbc <xPortStartScheduler+0x13c>)
 8006f62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006f66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f68:	4b14      	ldr	r3, [pc, #80]	@ (8006fbc <xPortStartScheduler+0x13c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a13      	ldr	r2, [pc, #76]	@ (8006fbc <xPortStartScheduler+0x13c>)
 8006f6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006f72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f74:	f000 f8da 	bl	800712c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f78:	4b11      	ldr	r3, [pc, #68]	@ (8006fc0 <xPortStartScheduler+0x140>)
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f7e:	f000 f8f9 	bl	8007174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f82:	4b10      	ldr	r3, [pc, #64]	@ (8006fc4 <xPortStartScheduler+0x144>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4a0f      	ldr	r2, [pc, #60]	@ (8006fc4 <xPortStartScheduler+0x144>)
 8006f88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006f8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f8e:	f7ff ff63 	bl	8006e58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f92:	f7ff f86d 	bl	8006070 <vTaskSwitchContext>
	prvTaskExitError();
 8006f96:	f7ff ff17 	bl	8006dc8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f9a:	2300      	movs	r3, #0
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3718      	adds	r7, #24
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}
 8006fa4:	e000ed00 	.word	0xe000ed00
 8006fa8:	410fc271 	.word	0x410fc271
 8006fac:	410fc270 	.word	0x410fc270
 8006fb0:	e000e400 	.word	0xe000e400
 8006fb4:	20001080 	.word	0x20001080
 8006fb8:	20001084 	.word	0x20001084
 8006fbc:	e000ed20 	.word	0xe000ed20
 8006fc0:	2000000c 	.word	0x2000000c
 8006fc4:	e000ef34 	.word	0xe000ef34

08006fc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8006fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fd2:	f383 8811 	msr	BASEPRI, r3
 8006fd6:	f3bf 8f6f 	isb	sy
 8006fda:	f3bf 8f4f 	dsb	sy
 8006fde:	607b      	str	r3, [r7, #4]
}
 8006fe0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006fe2:	4b10      	ldr	r3, [pc, #64]	@ (8007024 <vPortEnterCritical+0x5c>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8007024 <vPortEnterCritical+0x5c>)
 8006fea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fec:	4b0d      	ldr	r3, [pc, #52]	@ (8007024 <vPortEnterCritical+0x5c>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d110      	bne.n	8007016 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8007028 <vPortEnterCritical+0x60>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	b2db      	uxtb	r3, r3
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00b      	beq.n	8007016 <vPortEnterCritical+0x4e>
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	603b      	str	r3, [r7, #0]
}
 8007010:	bf00      	nop
 8007012:	bf00      	nop
 8007014:	e7fd      	b.n	8007012 <vPortEnterCritical+0x4a>
	}
}
 8007016:	bf00      	nop
 8007018:	370c      	adds	r7, #12
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	2000000c 	.word	0x2000000c
 8007028:	e000ed04 	.word	0xe000ed04

0800702c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007032:	4b12      	ldr	r3, [pc, #72]	@ (800707c <vPortExitCritical+0x50>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10b      	bne.n	8007052 <vPortExitCritical+0x26>
	__asm volatile
 800703a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800703e:	f383 8811 	msr	BASEPRI, r3
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	f3bf 8f4f 	dsb	sy
 800704a:	607b      	str	r3, [r7, #4]
}
 800704c:	bf00      	nop
 800704e:	bf00      	nop
 8007050:	e7fd      	b.n	800704e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007052:	4b0a      	ldr	r3, [pc, #40]	@ (800707c <vPortExitCritical+0x50>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3b01      	subs	r3, #1
 8007058:	4a08      	ldr	r2, [pc, #32]	@ (800707c <vPortExitCritical+0x50>)
 800705a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800705c:	4b07      	ldr	r3, [pc, #28]	@ (800707c <vPortExitCritical+0x50>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d105      	bne.n	8007070 <vPortExitCritical+0x44>
 8007064:	2300      	movs	r3, #0
 8007066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	f383 8811 	msr	BASEPRI, r3
}
 800706e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	2000000c 	.word	0x2000000c

08007080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007080:	f3ef 8009 	mrs	r0, PSP
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	4b15      	ldr	r3, [pc, #84]	@ (80070e0 <pxCurrentTCBConst>)
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	f01e 0f10 	tst.w	lr, #16
 8007090:	bf08      	it	eq
 8007092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709a:	6010      	str	r0, [r2, #0]
 800709c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80070a4:	f380 8811 	msr	BASEPRI, r0
 80070a8:	f3bf 8f4f 	dsb	sy
 80070ac:	f3bf 8f6f 	isb	sy
 80070b0:	f7fe ffde 	bl	8006070 <vTaskSwitchContext>
 80070b4:	f04f 0000 	mov.w	r0, #0
 80070b8:	f380 8811 	msr	BASEPRI, r0
 80070bc:	bc09      	pop	{r0, r3}
 80070be:	6819      	ldr	r1, [r3, #0]
 80070c0:	6808      	ldr	r0, [r1, #0]
 80070c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c6:	f01e 0f10 	tst.w	lr, #16
 80070ca:	bf08      	it	eq
 80070cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80070d0:	f380 8809 	msr	PSP, r0
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	f3af 8000 	nop.w

080070e0 <pxCurrentTCBConst>:
 80070e0:	20000a54 	.word	0x20000a54
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop

080070e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f2:	f383 8811 	msr	BASEPRI, r3
 80070f6:	f3bf 8f6f 	isb	sy
 80070fa:	f3bf 8f4f 	dsb	sy
 80070fe:	607b      	str	r3, [r7, #4]
}
 8007100:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007102:	f7fe fef5 	bl	8005ef0 <xTaskIncrementTick>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d003      	beq.n	8007114 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800710c:	4b06      	ldr	r3, [pc, #24]	@ (8007128 <SysTick_Handler+0x40>)
 800710e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007112:	601a      	str	r2, [r3, #0]
 8007114:	2300      	movs	r3, #0
 8007116:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	f383 8811 	msr	BASEPRI, r3
}
 800711e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007120:	bf00      	nop
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	e000ed04 	.word	0xe000ed04

0800712c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007130:	4b0b      	ldr	r3, [pc, #44]	@ (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007132:	2200      	movs	r2, #0
 8007134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007136:	4b0b      	ldr	r3, [pc, #44]	@ (8007164 <vPortSetupTimerInterrupt+0x38>)
 8007138:	2200      	movs	r2, #0
 800713a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800713c:	4b0a      	ldr	r3, [pc, #40]	@ (8007168 <vPortSetupTimerInterrupt+0x3c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a0a      	ldr	r2, [pc, #40]	@ (800716c <vPortSetupTimerInterrupt+0x40>)
 8007142:	fba2 2303 	umull	r2, r3, r2, r3
 8007146:	099b      	lsrs	r3, r3, #6
 8007148:	4a09      	ldr	r2, [pc, #36]	@ (8007170 <vPortSetupTimerInterrupt+0x44>)
 800714a:	3b01      	subs	r3, #1
 800714c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800714e:	4b04      	ldr	r3, [pc, #16]	@ (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007150:	2207      	movs	r2, #7
 8007152:	601a      	str	r2, [r3, #0]
}
 8007154:	bf00      	nop
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	e000e010 	.word	0xe000e010
 8007164:	e000e018 	.word	0xe000e018
 8007168:	20000000 	.word	0x20000000
 800716c:	10624dd3 	.word	0x10624dd3
 8007170:	e000e014 	.word	0xe000e014

08007174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007174:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007184 <vPortEnableVFP+0x10>
 8007178:	6801      	ldr	r1, [r0, #0]
 800717a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800717e:	6001      	str	r1, [r0, #0]
 8007180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007182:	bf00      	nop
 8007184:	e000ed88 	.word	0xe000ed88

08007188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800718e:	f3ef 8305 	mrs	r3, IPSR
 8007192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2b0f      	cmp	r3, #15
 8007198:	d915      	bls.n	80071c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800719a:	4a18      	ldr	r2, [pc, #96]	@ (80071fc <vPortValidateInterruptPriority+0x74>)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071a4:	4b16      	ldr	r3, [pc, #88]	@ (8007200 <vPortValidateInterruptPriority+0x78>)
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	7afa      	ldrb	r2, [r7, #11]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d20b      	bcs.n	80071c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b2:	f383 8811 	msr	BASEPRI, r3
 80071b6:	f3bf 8f6f 	isb	sy
 80071ba:	f3bf 8f4f 	dsb	sy
 80071be:	607b      	str	r3, [r7, #4]
}
 80071c0:	bf00      	nop
 80071c2:	bf00      	nop
 80071c4:	e7fd      	b.n	80071c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071c6:	4b0f      	ldr	r3, [pc, #60]	@ (8007204 <vPortValidateInterruptPriority+0x7c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80071ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007208 <vPortValidateInterruptPriority+0x80>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d90b      	bls.n	80071ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80071d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071da:	f383 8811 	msr	BASEPRI, r3
 80071de:	f3bf 8f6f 	isb	sy
 80071e2:	f3bf 8f4f 	dsb	sy
 80071e6:	603b      	str	r3, [r7, #0]
}
 80071e8:	bf00      	nop
 80071ea:	bf00      	nop
 80071ec:	e7fd      	b.n	80071ea <vPortValidateInterruptPriority+0x62>
	}
 80071ee:	bf00      	nop
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	e000e3f0 	.word	0xe000e3f0
 8007200:	20001080 	.word	0x20001080
 8007204:	e000ed0c 	.word	0xe000ed0c
 8007208:	20001084 	.word	0x20001084

0800720c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	@ 0x28
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007214:	2300      	movs	r3, #0
 8007216:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007218:	f7fe fdae 	bl	8005d78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800721c:	4b5a      	ldr	r3, [pc, #360]	@ (8007388 <pvPortMalloc+0x17c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007224:	f000 f916 	bl	8007454 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007228:	4b58      	ldr	r3, [pc, #352]	@ (800738c <pvPortMalloc+0x180>)
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4013      	ands	r3, r2
 8007230:	2b00      	cmp	r3, #0
 8007232:	f040 8090 	bne.w	8007356 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01e      	beq.n	800727a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800723c:	2208      	movs	r2, #8
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4413      	add	r3, r2
 8007242:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f003 0307 	and.w	r3, r3, #7
 800724a:	2b00      	cmp	r3, #0
 800724c:	d015      	beq.n	800727a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f023 0307 	bic.w	r3, r3, #7
 8007254:	3308      	adds	r3, #8
 8007256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f003 0307 	and.w	r3, r3, #7
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00b      	beq.n	800727a <pvPortMalloc+0x6e>
	__asm volatile
 8007262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007266:	f383 8811 	msr	BASEPRI, r3
 800726a:	f3bf 8f6f 	isb	sy
 800726e:	f3bf 8f4f 	dsb	sy
 8007272:	617b      	str	r3, [r7, #20]
}
 8007274:	bf00      	nop
 8007276:	bf00      	nop
 8007278:	e7fd      	b.n	8007276 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d06a      	beq.n	8007356 <pvPortMalloc+0x14a>
 8007280:	4b43      	ldr	r3, [pc, #268]	@ (8007390 <pvPortMalloc+0x184>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d865      	bhi.n	8007356 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800728a:	4b42      	ldr	r3, [pc, #264]	@ (8007394 <pvPortMalloc+0x188>)
 800728c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800728e:	4b41      	ldr	r3, [pc, #260]	@ (8007394 <pvPortMalloc+0x188>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007294:	e004      	b.n	80072a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007298:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d903      	bls.n	80072b2 <pvPortMalloc+0xa6>
 80072aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1f1      	bne.n	8007296 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072b2:	4b35      	ldr	r3, [pc, #212]	@ (8007388 <pvPortMalloc+0x17c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d04c      	beq.n	8007356 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2208      	movs	r2, #8
 80072c2:	4413      	add	r3, r2
 80072c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	6a3b      	ldr	r3, [r7, #32]
 80072cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	1ad2      	subs	r2, r2, r3
 80072d6:	2308      	movs	r3, #8
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	429a      	cmp	r2, r3
 80072dc:	d920      	bls.n	8007320 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4413      	add	r3, r2
 80072e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <pvPortMalloc+0xfc>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	613b      	str	r3, [r7, #16]
}
 8007302:	bf00      	nop
 8007304:	bf00      	nop
 8007306:	e7fd      	b.n	8007304 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	1ad2      	subs	r2, r2, r3
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800731a:	69b8      	ldr	r0, [r7, #24]
 800731c:	f000 f8fc 	bl	8007518 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007320:	4b1b      	ldr	r3, [pc, #108]	@ (8007390 <pvPortMalloc+0x184>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	4a19      	ldr	r2, [pc, #100]	@ (8007390 <pvPortMalloc+0x184>)
 800732c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800732e:	4b18      	ldr	r3, [pc, #96]	@ (8007390 <pvPortMalloc+0x184>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	4b19      	ldr	r3, [pc, #100]	@ (8007398 <pvPortMalloc+0x18c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d203      	bcs.n	8007342 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800733a:	4b15      	ldr	r3, [pc, #84]	@ (8007390 <pvPortMalloc+0x184>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a16      	ldr	r2, [pc, #88]	@ (8007398 <pvPortMalloc+0x18c>)
 8007340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	4b11      	ldr	r3, [pc, #68]	@ (800738c <pvPortMalloc+0x180>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	431a      	orrs	r2, r3
 800734c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800734e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007356:	f7fe fd1d 	bl	8005d94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	f003 0307 	and.w	r3, r3, #7
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00b      	beq.n	800737c <pvPortMalloc+0x170>
	__asm volatile
 8007364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007368:	f383 8811 	msr	BASEPRI, r3
 800736c:	f3bf 8f6f 	isb	sy
 8007370:	f3bf 8f4f 	dsb	sy
 8007374:	60fb      	str	r3, [r7, #12]
}
 8007376:	bf00      	nop
 8007378:	bf00      	nop
 800737a:	e7fd      	b.n	8007378 <pvPortMalloc+0x16c>
	return pvReturn;
 800737c:	69fb      	ldr	r3, [r7, #28]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3728      	adds	r7, #40	@ 0x28
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	200037a0 	.word	0x200037a0
 800738c:	200037ac 	.word	0x200037ac
 8007390:	200037a4 	.word	0x200037a4
 8007394:	20003798 	.word	0x20003798
 8007398:	200037a8 	.word	0x200037a8

0800739c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d04a      	beq.n	8007444 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073ae:	2308      	movs	r3, #8
 80073b0:	425b      	negs	r3, r3
 80073b2:	697a      	ldr	r2, [r7, #20]
 80073b4:	4413      	add	r3, r2
 80073b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	4b22      	ldr	r3, [pc, #136]	@ (800744c <vPortFree+0xb0>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4013      	ands	r3, r2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10b      	bne.n	80073e2 <vPortFree+0x46>
	__asm volatile
 80073ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ce:	f383 8811 	msr	BASEPRI, r3
 80073d2:	f3bf 8f6f 	isb	sy
 80073d6:	f3bf 8f4f 	dsb	sy
 80073da:	60fb      	str	r3, [r7, #12]
}
 80073dc:	bf00      	nop
 80073de:	bf00      	nop
 80073e0:	e7fd      	b.n	80073de <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00b      	beq.n	8007402 <vPortFree+0x66>
	__asm volatile
 80073ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	60bb      	str	r3, [r7, #8]
}
 80073fc:	bf00      	nop
 80073fe:	bf00      	nop
 8007400:	e7fd      	b.n	80073fe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	4b11      	ldr	r3, [pc, #68]	@ (800744c <vPortFree+0xb0>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4013      	ands	r3, r2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d019      	beq.n	8007444 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d115      	bne.n	8007444 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	4b0b      	ldr	r3, [pc, #44]	@ (800744c <vPortFree+0xb0>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	43db      	mvns	r3, r3
 8007422:	401a      	ands	r2, r3
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007428:	f7fe fca6 	bl	8005d78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	4b07      	ldr	r3, [pc, #28]	@ (8007450 <vPortFree+0xb4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4413      	add	r3, r2
 8007436:	4a06      	ldr	r2, [pc, #24]	@ (8007450 <vPortFree+0xb4>)
 8007438:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800743a:	6938      	ldr	r0, [r7, #16]
 800743c:	f000 f86c 	bl	8007518 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007440:	f7fe fca8 	bl	8005d94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007444:	bf00      	nop
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	200037ac 	.word	0x200037ac
 8007450:	200037a4 	.word	0x200037a4

08007454 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800745a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800745e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007460:	4b27      	ldr	r3, [pc, #156]	@ (8007500 <prvHeapInit+0xac>)
 8007462:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f003 0307 	and.w	r3, r3, #7
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00c      	beq.n	8007488 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3307      	adds	r3, #7
 8007472:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0307 	bic.w	r3, r3, #7
 800747a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	4a1f      	ldr	r2, [pc, #124]	@ (8007500 <prvHeapInit+0xac>)
 8007484:	4413      	add	r3, r2
 8007486:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800748c:	4a1d      	ldr	r2, [pc, #116]	@ (8007504 <prvHeapInit+0xb0>)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007492:	4b1c      	ldr	r3, [pc, #112]	@ (8007504 <prvHeapInit+0xb0>)
 8007494:	2200      	movs	r2, #0
 8007496:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	4413      	add	r3, r2
 800749e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074a0:	2208      	movs	r2, #8
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	1a9b      	subs	r3, r3, r2
 80074a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 0307 	bic.w	r3, r3, #7
 80074ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	4a15      	ldr	r2, [pc, #84]	@ (8007508 <prvHeapInit+0xb4>)
 80074b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074b6:	4b14      	ldr	r3, [pc, #80]	@ (8007508 <prvHeapInit+0xb4>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2200      	movs	r2, #0
 80074bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074be:	4b12      	ldr	r3, [pc, #72]	@ (8007508 <prvHeapInit+0xb4>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2200      	movs	r2, #0
 80074c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	1ad2      	subs	r2, r2, r3
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007508 <prvHeapInit+0xb4>)
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	4a0a      	ldr	r2, [pc, #40]	@ (800750c <prvHeapInit+0xb8>)
 80074e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	4a09      	ldr	r2, [pc, #36]	@ (8007510 <prvHeapInit+0xbc>)
 80074ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074ec:	4b09      	ldr	r3, [pc, #36]	@ (8007514 <prvHeapInit+0xc0>)
 80074ee:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80074f2:	601a      	str	r2, [r3, #0]
}
 80074f4:	bf00      	nop
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	20001088 	.word	0x20001088
 8007504:	20003798 	.word	0x20003798
 8007508:	200037a0 	.word	0x200037a0
 800750c:	200037a8 	.word	0x200037a8
 8007510:	200037a4 	.word	0x200037a4
 8007514:	200037ac 	.word	0x200037ac

08007518 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007520:	4b28      	ldr	r3, [pc, #160]	@ (80075c4 <prvInsertBlockIntoFreeList+0xac>)
 8007522:	60fb      	str	r3, [r7, #12]
 8007524:	e002      	b.n	800752c <prvInsertBlockIntoFreeList+0x14>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	429a      	cmp	r2, r3
 8007534:	d8f7      	bhi.n	8007526 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	4413      	add	r3, r2
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	429a      	cmp	r2, r3
 8007546:	d108      	bne.n	800755a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	441a      	add	r2, r3
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	441a      	add	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d118      	bne.n	80075a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	4b15      	ldr	r3, [pc, #84]	@ (80075c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d00d      	beq.n	8007596 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	441a      	add	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	e008      	b.n	80075a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007596:	4b0c      	ldr	r3, [pc, #48]	@ (80075c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	601a      	str	r2, [r3, #0]
 800759e:	e003      	b.n	80075a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d002      	beq.n	80075b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075b6:	bf00      	nop
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	20003798 	.word	0x20003798
 80075c8:	200037a0 	.word	0x200037a0

080075cc <__cvt>:
 80075cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075d0:	ec57 6b10 	vmov	r6, r7, d0
 80075d4:	2f00      	cmp	r7, #0
 80075d6:	460c      	mov	r4, r1
 80075d8:	4619      	mov	r1, r3
 80075da:	463b      	mov	r3, r7
 80075dc:	bfbb      	ittet	lt
 80075de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80075e2:	461f      	movlt	r7, r3
 80075e4:	2300      	movge	r3, #0
 80075e6:	232d      	movlt	r3, #45	@ 0x2d
 80075e8:	700b      	strb	r3, [r1, #0]
 80075ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80075ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80075f0:	4691      	mov	r9, r2
 80075f2:	f023 0820 	bic.w	r8, r3, #32
 80075f6:	bfbc      	itt	lt
 80075f8:	4632      	movlt	r2, r6
 80075fa:	4616      	movlt	r6, r2
 80075fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007600:	d005      	beq.n	800760e <__cvt+0x42>
 8007602:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007606:	d100      	bne.n	800760a <__cvt+0x3e>
 8007608:	3401      	adds	r4, #1
 800760a:	2102      	movs	r1, #2
 800760c:	e000      	b.n	8007610 <__cvt+0x44>
 800760e:	2103      	movs	r1, #3
 8007610:	ab03      	add	r3, sp, #12
 8007612:	9301      	str	r3, [sp, #4]
 8007614:	ab02      	add	r3, sp, #8
 8007616:	9300      	str	r3, [sp, #0]
 8007618:	ec47 6b10 	vmov	d0, r6, r7
 800761c:	4653      	mov	r3, sl
 800761e:	4622      	mov	r2, r4
 8007620:	f000 fe5a 	bl	80082d8 <_dtoa_r>
 8007624:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007628:	4605      	mov	r5, r0
 800762a:	d119      	bne.n	8007660 <__cvt+0x94>
 800762c:	f019 0f01 	tst.w	r9, #1
 8007630:	d00e      	beq.n	8007650 <__cvt+0x84>
 8007632:	eb00 0904 	add.w	r9, r0, r4
 8007636:	2200      	movs	r2, #0
 8007638:	2300      	movs	r3, #0
 800763a:	4630      	mov	r0, r6
 800763c:	4639      	mov	r1, r7
 800763e:	f7f9 fa43 	bl	8000ac8 <__aeabi_dcmpeq>
 8007642:	b108      	cbz	r0, 8007648 <__cvt+0x7c>
 8007644:	f8cd 900c 	str.w	r9, [sp, #12]
 8007648:	2230      	movs	r2, #48	@ 0x30
 800764a:	9b03      	ldr	r3, [sp, #12]
 800764c:	454b      	cmp	r3, r9
 800764e:	d31e      	bcc.n	800768e <__cvt+0xc2>
 8007650:	9b03      	ldr	r3, [sp, #12]
 8007652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007654:	1b5b      	subs	r3, r3, r5
 8007656:	4628      	mov	r0, r5
 8007658:	6013      	str	r3, [r2, #0]
 800765a:	b004      	add	sp, #16
 800765c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007660:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007664:	eb00 0904 	add.w	r9, r0, r4
 8007668:	d1e5      	bne.n	8007636 <__cvt+0x6a>
 800766a:	7803      	ldrb	r3, [r0, #0]
 800766c:	2b30      	cmp	r3, #48	@ 0x30
 800766e:	d10a      	bne.n	8007686 <__cvt+0xba>
 8007670:	2200      	movs	r2, #0
 8007672:	2300      	movs	r3, #0
 8007674:	4630      	mov	r0, r6
 8007676:	4639      	mov	r1, r7
 8007678:	f7f9 fa26 	bl	8000ac8 <__aeabi_dcmpeq>
 800767c:	b918      	cbnz	r0, 8007686 <__cvt+0xba>
 800767e:	f1c4 0401 	rsb	r4, r4, #1
 8007682:	f8ca 4000 	str.w	r4, [sl]
 8007686:	f8da 3000 	ldr.w	r3, [sl]
 800768a:	4499      	add	r9, r3
 800768c:	e7d3      	b.n	8007636 <__cvt+0x6a>
 800768e:	1c59      	adds	r1, r3, #1
 8007690:	9103      	str	r1, [sp, #12]
 8007692:	701a      	strb	r2, [r3, #0]
 8007694:	e7d9      	b.n	800764a <__cvt+0x7e>

08007696 <__exponent>:
 8007696:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007698:	2900      	cmp	r1, #0
 800769a:	bfba      	itte	lt
 800769c:	4249      	neglt	r1, r1
 800769e:	232d      	movlt	r3, #45	@ 0x2d
 80076a0:	232b      	movge	r3, #43	@ 0x2b
 80076a2:	2909      	cmp	r1, #9
 80076a4:	7002      	strb	r2, [r0, #0]
 80076a6:	7043      	strb	r3, [r0, #1]
 80076a8:	dd29      	ble.n	80076fe <__exponent+0x68>
 80076aa:	f10d 0307 	add.w	r3, sp, #7
 80076ae:	461d      	mov	r5, r3
 80076b0:	270a      	movs	r7, #10
 80076b2:	461a      	mov	r2, r3
 80076b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80076b8:	fb07 1416 	mls	r4, r7, r6, r1
 80076bc:	3430      	adds	r4, #48	@ 0x30
 80076be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80076c2:	460c      	mov	r4, r1
 80076c4:	2c63      	cmp	r4, #99	@ 0x63
 80076c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80076ca:	4631      	mov	r1, r6
 80076cc:	dcf1      	bgt.n	80076b2 <__exponent+0x1c>
 80076ce:	3130      	adds	r1, #48	@ 0x30
 80076d0:	1e94      	subs	r4, r2, #2
 80076d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80076d6:	1c41      	adds	r1, r0, #1
 80076d8:	4623      	mov	r3, r4
 80076da:	42ab      	cmp	r3, r5
 80076dc:	d30a      	bcc.n	80076f4 <__exponent+0x5e>
 80076de:	f10d 0309 	add.w	r3, sp, #9
 80076e2:	1a9b      	subs	r3, r3, r2
 80076e4:	42ac      	cmp	r4, r5
 80076e6:	bf88      	it	hi
 80076e8:	2300      	movhi	r3, #0
 80076ea:	3302      	adds	r3, #2
 80076ec:	4403      	add	r3, r0
 80076ee:	1a18      	subs	r0, r3, r0
 80076f0:	b003      	add	sp, #12
 80076f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80076f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80076fc:	e7ed      	b.n	80076da <__exponent+0x44>
 80076fe:	2330      	movs	r3, #48	@ 0x30
 8007700:	3130      	adds	r1, #48	@ 0x30
 8007702:	7083      	strb	r3, [r0, #2]
 8007704:	70c1      	strb	r1, [r0, #3]
 8007706:	1d03      	adds	r3, r0, #4
 8007708:	e7f1      	b.n	80076ee <__exponent+0x58>
	...

0800770c <_printf_float>:
 800770c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007710:	b08d      	sub	sp, #52	@ 0x34
 8007712:	460c      	mov	r4, r1
 8007714:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007718:	4616      	mov	r6, r2
 800771a:	461f      	mov	r7, r3
 800771c:	4605      	mov	r5, r0
 800771e:	f000 fccb 	bl	80080b8 <_localeconv_r>
 8007722:	6803      	ldr	r3, [r0, #0]
 8007724:	9304      	str	r3, [sp, #16]
 8007726:	4618      	mov	r0, r3
 8007728:	f7f8 fda2 	bl	8000270 <strlen>
 800772c:	2300      	movs	r3, #0
 800772e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007730:	f8d8 3000 	ldr.w	r3, [r8]
 8007734:	9005      	str	r0, [sp, #20]
 8007736:	3307      	adds	r3, #7
 8007738:	f023 0307 	bic.w	r3, r3, #7
 800773c:	f103 0208 	add.w	r2, r3, #8
 8007740:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007744:	f8d4 b000 	ldr.w	fp, [r4]
 8007748:	f8c8 2000 	str.w	r2, [r8]
 800774c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007750:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007754:	9307      	str	r3, [sp, #28]
 8007756:	f8cd 8018 	str.w	r8, [sp, #24]
 800775a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800775e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007762:	4b9c      	ldr	r3, [pc, #624]	@ (80079d4 <_printf_float+0x2c8>)
 8007764:	f04f 32ff 	mov.w	r2, #4294967295
 8007768:	f7f9 f9e0 	bl	8000b2c <__aeabi_dcmpun>
 800776c:	bb70      	cbnz	r0, 80077cc <_printf_float+0xc0>
 800776e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007772:	4b98      	ldr	r3, [pc, #608]	@ (80079d4 <_printf_float+0x2c8>)
 8007774:	f04f 32ff 	mov.w	r2, #4294967295
 8007778:	f7f9 f9ba 	bl	8000af0 <__aeabi_dcmple>
 800777c:	bb30      	cbnz	r0, 80077cc <_printf_float+0xc0>
 800777e:	2200      	movs	r2, #0
 8007780:	2300      	movs	r3, #0
 8007782:	4640      	mov	r0, r8
 8007784:	4649      	mov	r1, r9
 8007786:	f7f9 f9a9 	bl	8000adc <__aeabi_dcmplt>
 800778a:	b110      	cbz	r0, 8007792 <_printf_float+0x86>
 800778c:	232d      	movs	r3, #45	@ 0x2d
 800778e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007792:	4a91      	ldr	r2, [pc, #580]	@ (80079d8 <_printf_float+0x2cc>)
 8007794:	4b91      	ldr	r3, [pc, #580]	@ (80079dc <_printf_float+0x2d0>)
 8007796:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800779a:	bf8c      	ite	hi
 800779c:	4690      	movhi	r8, r2
 800779e:	4698      	movls	r8, r3
 80077a0:	2303      	movs	r3, #3
 80077a2:	6123      	str	r3, [r4, #16]
 80077a4:	f02b 0304 	bic.w	r3, fp, #4
 80077a8:	6023      	str	r3, [r4, #0]
 80077aa:	f04f 0900 	mov.w	r9, #0
 80077ae:	9700      	str	r7, [sp, #0]
 80077b0:	4633      	mov	r3, r6
 80077b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80077b4:	4621      	mov	r1, r4
 80077b6:	4628      	mov	r0, r5
 80077b8:	f000 f9d2 	bl	8007b60 <_printf_common>
 80077bc:	3001      	adds	r0, #1
 80077be:	f040 808d 	bne.w	80078dc <_printf_float+0x1d0>
 80077c2:	f04f 30ff 	mov.w	r0, #4294967295
 80077c6:	b00d      	add	sp, #52	@ 0x34
 80077c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077cc:	4642      	mov	r2, r8
 80077ce:	464b      	mov	r3, r9
 80077d0:	4640      	mov	r0, r8
 80077d2:	4649      	mov	r1, r9
 80077d4:	f7f9 f9aa 	bl	8000b2c <__aeabi_dcmpun>
 80077d8:	b140      	cbz	r0, 80077ec <_printf_float+0xe0>
 80077da:	464b      	mov	r3, r9
 80077dc:	2b00      	cmp	r3, #0
 80077de:	bfbc      	itt	lt
 80077e0:	232d      	movlt	r3, #45	@ 0x2d
 80077e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80077e6:	4a7e      	ldr	r2, [pc, #504]	@ (80079e0 <_printf_float+0x2d4>)
 80077e8:	4b7e      	ldr	r3, [pc, #504]	@ (80079e4 <_printf_float+0x2d8>)
 80077ea:	e7d4      	b.n	8007796 <_printf_float+0x8a>
 80077ec:	6863      	ldr	r3, [r4, #4]
 80077ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80077f2:	9206      	str	r2, [sp, #24]
 80077f4:	1c5a      	adds	r2, r3, #1
 80077f6:	d13b      	bne.n	8007870 <_printf_float+0x164>
 80077f8:	2306      	movs	r3, #6
 80077fa:	6063      	str	r3, [r4, #4]
 80077fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007800:	2300      	movs	r3, #0
 8007802:	6022      	str	r2, [r4, #0]
 8007804:	9303      	str	r3, [sp, #12]
 8007806:	ab0a      	add	r3, sp, #40	@ 0x28
 8007808:	e9cd a301 	strd	sl, r3, [sp, #4]
 800780c:	ab09      	add	r3, sp, #36	@ 0x24
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	6861      	ldr	r1, [r4, #4]
 8007812:	ec49 8b10 	vmov	d0, r8, r9
 8007816:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800781a:	4628      	mov	r0, r5
 800781c:	f7ff fed6 	bl	80075cc <__cvt>
 8007820:	9b06      	ldr	r3, [sp, #24]
 8007822:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007824:	2b47      	cmp	r3, #71	@ 0x47
 8007826:	4680      	mov	r8, r0
 8007828:	d129      	bne.n	800787e <_printf_float+0x172>
 800782a:	1cc8      	adds	r0, r1, #3
 800782c:	db02      	blt.n	8007834 <_printf_float+0x128>
 800782e:	6863      	ldr	r3, [r4, #4]
 8007830:	4299      	cmp	r1, r3
 8007832:	dd41      	ble.n	80078b8 <_printf_float+0x1ac>
 8007834:	f1aa 0a02 	sub.w	sl, sl, #2
 8007838:	fa5f fa8a 	uxtb.w	sl, sl
 800783c:	3901      	subs	r1, #1
 800783e:	4652      	mov	r2, sl
 8007840:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007844:	9109      	str	r1, [sp, #36]	@ 0x24
 8007846:	f7ff ff26 	bl	8007696 <__exponent>
 800784a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800784c:	1813      	adds	r3, r2, r0
 800784e:	2a01      	cmp	r2, #1
 8007850:	4681      	mov	r9, r0
 8007852:	6123      	str	r3, [r4, #16]
 8007854:	dc02      	bgt.n	800785c <_printf_float+0x150>
 8007856:	6822      	ldr	r2, [r4, #0]
 8007858:	07d2      	lsls	r2, r2, #31
 800785a:	d501      	bpl.n	8007860 <_printf_float+0x154>
 800785c:	3301      	adds	r3, #1
 800785e:	6123      	str	r3, [r4, #16]
 8007860:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007864:	2b00      	cmp	r3, #0
 8007866:	d0a2      	beq.n	80077ae <_printf_float+0xa2>
 8007868:	232d      	movs	r3, #45	@ 0x2d
 800786a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800786e:	e79e      	b.n	80077ae <_printf_float+0xa2>
 8007870:	9a06      	ldr	r2, [sp, #24]
 8007872:	2a47      	cmp	r2, #71	@ 0x47
 8007874:	d1c2      	bne.n	80077fc <_printf_float+0xf0>
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1c0      	bne.n	80077fc <_printf_float+0xf0>
 800787a:	2301      	movs	r3, #1
 800787c:	e7bd      	b.n	80077fa <_printf_float+0xee>
 800787e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007882:	d9db      	bls.n	800783c <_printf_float+0x130>
 8007884:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007888:	d118      	bne.n	80078bc <_printf_float+0x1b0>
 800788a:	2900      	cmp	r1, #0
 800788c:	6863      	ldr	r3, [r4, #4]
 800788e:	dd0b      	ble.n	80078a8 <_printf_float+0x19c>
 8007890:	6121      	str	r1, [r4, #16]
 8007892:	b913      	cbnz	r3, 800789a <_printf_float+0x18e>
 8007894:	6822      	ldr	r2, [r4, #0]
 8007896:	07d0      	lsls	r0, r2, #31
 8007898:	d502      	bpl.n	80078a0 <_printf_float+0x194>
 800789a:	3301      	adds	r3, #1
 800789c:	440b      	add	r3, r1
 800789e:	6123      	str	r3, [r4, #16]
 80078a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80078a2:	f04f 0900 	mov.w	r9, #0
 80078a6:	e7db      	b.n	8007860 <_printf_float+0x154>
 80078a8:	b913      	cbnz	r3, 80078b0 <_printf_float+0x1a4>
 80078aa:	6822      	ldr	r2, [r4, #0]
 80078ac:	07d2      	lsls	r2, r2, #31
 80078ae:	d501      	bpl.n	80078b4 <_printf_float+0x1a8>
 80078b0:	3302      	adds	r3, #2
 80078b2:	e7f4      	b.n	800789e <_printf_float+0x192>
 80078b4:	2301      	movs	r3, #1
 80078b6:	e7f2      	b.n	800789e <_printf_float+0x192>
 80078b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80078bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078be:	4299      	cmp	r1, r3
 80078c0:	db05      	blt.n	80078ce <_printf_float+0x1c2>
 80078c2:	6823      	ldr	r3, [r4, #0]
 80078c4:	6121      	str	r1, [r4, #16]
 80078c6:	07d8      	lsls	r0, r3, #31
 80078c8:	d5ea      	bpl.n	80078a0 <_printf_float+0x194>
 80078ca:	1c4b      	adds	r3, r1, #1
 80078cc:	e7e7      	b.n	800789e <_printf_float+0x192>
 80078ce:	2900      	cmp	r1, #0
 80078d0:	bfd4      	ite	le
 80078d2:	f1c1 0202 	rsble	r2, r1, #2
 80078d6:	2201      	movgt	r2, #1
 80078d8:	4413      	add	r3, r2
 80078da:	e7e0      	b.n	800789e <_printf_float+0x192>
 80078dc:	6823      	ldr	r3, [r4, #0]
 80078de:	055a      	lsls	r2, r3, #21
 80078e0:	d407      	bmi.n	80078f2 <_printf_float+0x1e6>
 80078e2:	6923      	ldr	r3, [r4, #16]
 80078e4:	4642      	mov	r2, r8
 80078e6:	4631      	mov	r1, r6
 80078e8:	4628      	mov	r0, r5
 80078ea:	47b8      	blx	r7
 80078ec:	3001      	adds	r0, #1
 80078ee:	d12b      	bne.n	8007948 <_printf_float+0x23c>
 80078f0:	e767      	b.n	80077c2 <_printf_float+0xb6>
 80078f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80078f6:	f240 80dd 	bls.w	8007ab4 <_printf_float+0x3a8>
 80078fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80078fe:	2200      	movs	r2, #0
 8007900:	2300      	movs	r3, #0
 8007902:	f7f9 f8e1 	bl	8000ac8 <__aeabi_dcmpeq>
 8007906:	2800      	cmp	r0, #0
 8007908:	d033      	beq.n	8007972 <_printf_float+0x266>
 800790a:	4a37      	ldr	r2, [pc, #220]	@ (80079e8 <_printf_float+0x2dc>)
 800790c:	2301      	movs	r3, #1
 800790e:	4631      	mov	r1, r6
 8007910:	4628      	mov	r0, r5
 8007912:	47b8      	blx	r7
 8007914:	3001      	adds	r0, #1
 8007916:	f43f af54 	beq.w	80077c2 <_printf_float+0xb6>
 800791a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800791e:	4543      	cmp	r3, r8
 8007920:	db02      	blt.n	8007928 <_printf_float+0x21c>
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	07d8      	lsls	r0, r3, #31
 8007926:	d50f      	bpl.n	8007948 <_printf_float+0x23c>
 8007928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800792c:	4631      	mov	r1, r6
 800792e:	4628      	mov	r0, r5
 8007930:	47b8      	blx	r7
 8007932:	3001      	adds	r0, #1
 8007934:	f43f af45 	beq.w	80077c2 <_printf_float+0xb6>
 8007938:	f04f 0900 	mov.w	r9, #0
 800793c:	f108 38ff 	add.w	r8, r8, #4294967295
 8007940:	f104 0a1a 	add.w	sl, r4, #26
 8007944:	45c8      	cmp	r8, r9
 8007946:	dc09      	bgt.n	800795c <_printf_float+0x250>
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	079b      	lsls	r3, r3, #30
 800794c:	f100 8103 	bmi.w	8007b56 <_printf_float+0x44a>
 8007950:	68e0      	ldr	r0, [r4, #12]
 8007952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007954:	4298      	cmp	r0, r3
 8007956:	bfb8      	it	lt
 8007958:	4618      	movlt	r0, r3
 800795a:	e734      	b.n	80077c6 <_printf_float+0xba>
 800795c:	2301      	movs	r3, #1
 800795e:	4652      	mov	r2, sl
 8007960:	4631      	mov	r1, r6
 8007962:	4628      	mov	r0, r5
 8007964:	47b8      	blx	r7
 8007966:	3001      	adds	r0, #1
 8007968:	f43f af2b 	beq.w	80077c2 <_printf_float+0xb6>
 800796c:	f109 0901 	add.w	r9, r9, #1
 8007970:	e7e8      	b.n	8007944 <_printf_float+0x238>
 8007972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007974:	2b00      	cmp	r3, #0
 8007976:	dc39      	bgt.n	80079ec <_printf_float+0x2e0>
 8007978:	4a1b      	ldr	r2, [pc, #108]	@ (80079e8 <_printf_float+0x2dc>)
 800797a:	2301      	movs	r3, #1
 800797c:	4631      	mov	r1, r6
 800797e:	4628      	mov	r0, r5
 8007980:	47b8      	blx	r7
 8007982:	3001      	adds	r0, #1
 8007984:	f43f af1d 	beq.w	80077c2 <_printf_float+0xb6>
 8007988:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800798c:	ea59 0303 	orrs.w	r3, r9, r3
 8007990:	d102      	bne.n	8007998 <_printf_float+0x28c>
 8007992:	6823      	ldr	r3, [r4, #0]
 8007994:	07d9      	lsls	r1, r3, #31
 8007996:	d5d7      	bpl.n	8007948 <_printf_float+0x23c>
 8007998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800799c:	4631      	mov	r1, r6
 800799e:	4628      	mov	r0, r5
 80079a0:	47b8      	blx	r7
 80079a2:	3001      	adds	r0, #1
 80079a4:	f43f af0d 	beq.w	80077c2 <_printf_float+0xb6>
 80079a8:	f04f 0a00 	mov.w	sl, #0
 80079ac:	f104 0b1a 	add.w	fp, r4, #26
 80079b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079b2:	425b      	negs	r3, r3
 80079b4:	4553      	cmp	r3, sl
 80079b6:	dc01      	bgt.n	80079bc <_printf_float+0x2b0>
 80079b8:	464b      	mov	r3, r9
 80079ba:	e793      	b.n	80078e4 <_printf_float+0x1d8>
 80079bc:	2301      	movs	r3, #1
 80079be:	465a      	mov	r2, fp
 80079c0:	4631      	mov	r1, r6
 80079c2:	4628      	mov	r0, r5
 80079c4:	47b8      	blx	r7
 80079c6:	3001      	adds	r0, #1
 80079c8:	f43f aefb 	beq.w	80077c2 <_printf_float+0xb6>
 80079cc:	f10a 0a01 	add.w	sl, sl, #1
 80079d0:	e7ee      	b.n	80079b0 <_printf_float+0x2a4>
 80079d2:	bf00      	nop
 80079d4:	7fefffff 	.word	0x7fefffff
 80079d8:	0800a060 	.word	0x0800a060
 80079dc:	0800a05c 	.word	0x0800a05c
 80079e0:	0800a068 	.word	0x0800a068
 80079e4:	0800a064 	.word	0x0800a064
 80079e8:	0800a06c 	.word	0x0800a06c
 80079ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80079ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80079f2:	4553      	cmp	r3, sl
 80079f4:	bfa8      	it	ge
 80079f6:	4653      	movge	r3, sl
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	4699      	mov	r9, r3
 80079fc:	dc36      	bgt.n	8007a6c <_printf_float+0x360>
 80079fe:	f04f 0b00 	mov.w	fp, #0
 8007a02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a06:	f104 021a 	add.w	r2, r4, #26
 8007a0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007a0c:	9306      	str	r3, [sp, #24]
 8007a0e:	eba3 0309 	sub.w	r3, r3, r9
 8007a12:	455b      	cmp	r3, fp
 8007a14:	dc31      	bgt.n	8007a7a <_printf_float+0x36e>
 8007a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a18:	459a      	cmp	sl, r3
 8007a1a:	dc3a      	bgt.n	8007a92 <_printf_float+0x386>
 8007a1c:	6823      	ldr	r3, [r4, #0]
 8007a1e:	07da      	lsls	r2, r3, #31
 8007a20:	d437      	bmi.n	8007a92 <_printf_float+0x386>
 8007a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a24:	ebaa 0903 	sub.w	r9, sl, r3
 8007a28:	9b06      	ldr	r3, [sp, #24]
 8007a2a:	ebaa 0303 	sub.w	r3, sl, r3
 8007a2e:	4599      	cmp	r9, r3
 8007a30:	bfa8      	it	ge
 8007a32:	4699      	movge	r9, r3
 8007a34:	f1b9 0f00 	cmp.w	r9, #0
 8007a38:	dc33      	bgt.n	8007aa2 <_printf_float+0x396>
 8007a3a:	f04f 0800 	mov.w	r8, #0
 8007a3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a42:	f104 0b1a 	add.w	fp, r4, #26
 8007a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a48:	ebaa 0303 	sub.w	r3, sl, r3
 8007a4c:	eba3 0309 	sub.w	r3, r3, r9
 8007a50:	4543      	cmp	r3, r8
 8007a52:	f77f af79 	ble.w	8007948 <_printf_float+0x23c>
 8007a56:	2301      	movs	r3, #1
 8007a58:	465a      	mov	r2, fp
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	47b8      	blx	r7
 8007a60:	3001      	adds	r0, #1
 8007a62:	f43f aeae 	beq.w	80077c2 <_printf_float+0xb6>
 8007a66:	f108 0801 	add.w	r8, r8, #1
 8007a6a:	e7ec      	b.n	8007a46 <_printf_float+0x33a>
 8007a6c:	4642      	mov	r2, r8
 8007a6e:	4631      	mov	r1, r6
 8007a70:	4628      	mov	r0, r5
 8007a72:	47b8      	blx	r7
 8007a74:	3001      	adds	r0, #1
 8007a76:	d1c2      	bne.n	80079fe <_printf_float+0x2f2>
 8007a78:	e6a3      	b.n	80077c2 <_printf_float+0xb6>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4631      	mov	r1, r6
 8007a7e:	4628      	mov	r0, r5
 8007a80:	9206      	str	r2, [sp, #24]
 8007a82:	47b8      	blx	r7
 8007a84:	3001      	adds	r0, #1
 8007a86:	f43f ae9c 	beq.w	80077c2 <_printf_float+0xb6>
 8007a8a:	9a06      	ldr	r2, [sp, #24]
 8007a8c:	f10b 0b01 	add.w	fp, fp, #1
 8007a90:	e7bb      	b.n	8007a0a <_printf_float+0x2fe>
 8007a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	47b8      	blx	r7
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	d1c0      	bne.n	8007a22 <_printf_float+0x316>
 8007aa0:	e68f      	b.n	80077c2 <_printf_float+0xb6>
 8007aa2:	9a06      	ldr	r2, [sp, #24]
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	4442      	add	r2, r8
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4628      	mov	r0, r5
 8007aac:	47b8      	blx	r7
 8007aae:	3001      	adds	r0, #1
 8007ab0:	d1c3      	bne.n	8007a3a <_printf_float+0x32e>
 8007ab2:	e686      	b.n	80077c2 <_printf_float+0xb6>
 8007ab4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007ab8:	f1ba 0f01 	cmp.w	sl, #1
 8007abc:	dc01      	bgt.n	8007ac2 <_printf_float+0x3b6>
 8007abe:	07db      	lsls	r3, r3, #31
 8007ac0:	d536      	bpl.n	8007b30 <_printf_float+0x424>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	4642      	mov	r2, r8
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b8      	blx	r7
 8007acc:	3001      	adds	r0, #1
 8007ace:	f43f ae78 	beq.w	80077c2 <_printf_float+0xb6>
 8007ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	4628      	mov	r0, r5
 8007ada:	47b8      	blx	r7
 8007adc:	3001      	adds	r0, #1
 8007ade:	f43f ae70 	beq.w	80077c2 <_printf_float+0xb6>
 8007ae2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2300      	movs	r3, #0
 8007aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007aee:	f7f8 ffeb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007af2:	b9c0      	cbnz	r0, 8007b26 <_printf_float+0x41a>
 8007af4:	4653      	mov	r3, sl
 8007af6:	f108 0201 	add.w	r2, r8, #1
 8007afa:	4631      	mov	r1, r6
 8007afc:	4628      	mov	r0, r5
 8007afe:	47b8      	blx	r7
 8007b00:	3001      	adds	r0, #1
 8007b02:	d10c      	bne.n	8007b1e <_printf_float+0x412>
 8007b04:	e65d      	b.n	80077c2 <_printf_float+0xb6>
 8007b06:	2301      	movs	r3, #1
 8007b08:	465a      	mov	r2, fp
 8007b0a:	4631      	mov	r1, r6
 8007b0c:	4628      	mov	r0, r5
 8007b0e:	47b8      	blx	r7
 8007b10:	3001      	adds	r0, #1
 8007b12:	f43f ae56 	beq.w	80077c2 <_printf_float+0xb6>
 8007b16:	f108 0801 	add.w	r8, r8, #1
 8007b1a:	45d0      	cmp	r8, sl
 8007b1c:	dbf3      	blt.n	8007b06 <_printf_float+0x3fa>
 8007b1e:	464b      	mov	r3, r9
 8007b20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007b24:	e6df      	b.n	80078e6 <_printf_float+0x1da>
 8007b26:	f04f 0800 	mov.w	r8, #0
 8007b2a:	f104 0b1a 	add.w	fp, r4, #26
 8007b2e:	e7f4      	b.n	8007b1a <_printf_float+0x40e>
 8007b30:	2301      	movs	r3, #1
 8007b32:	4642      	mov	r2, r8
 8007b34:	e7e1      	b.n	8007afa <_printf_float+0x3ee>
 8007b36:	2301      	movs	r3, #1
 8007b38:	464a      	mov	r2, r9
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b8      	blx	r7
 8007b40:	3001      	adds	r0, #1
 8007b42:	f43f ae3e 	beq.w	80077c2 <_printf_float+0xb6>
 8007b46:	f108 0801 	add.w	r8, r8, #1
 8007b4a:	68e3      	ldr	r3, [r4, #12]
 8007b4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b4e:	1a5b      	subs	r3, r3, r1
 8007b50:	4543      	cmp	r3, r8
 8007b52:	dcf0      	bgt.n	8007b36 <_printf_float+0x42a>
 8007b54:	e6fc      	b.n	8007950 <_printf_float+0x244>
 8007b56:	f04f 0800 	mov.w	r8, #0
 8007b5a:	f104 0919 	add.w	r9, r4, #25
 8007b5e:	e7f4      	b.n	8007b4a <_printf_float+0x43e>

08007b60 <_printf_common>:
 8007b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b64:	4616      	mov	r6, r2
 8007b66:	4698      	mov	r8, r3
 8007b68:	688a      	ldr	r2, [r1, #8]
 8007b6a:	690b      	ldr	r3, [r1, #16]
 8007b6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	bfb8      	it	lt
 8007b74:	4613      	movlt	r3, r2
 8007b76:	6033      	str	r3, [r6, #0]
 8007b78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b10a      	cbz	r2, 8007b86 <_printf_common+0x26>
 8007b82:	3301      	adds	r3, #1
 8007b84:	6033      	str	r3, [r6, #0]
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	0699      	lsls	r1, r3, #26
 8007b8a:	bf42      	ittt	mi
 8007b8c:	6833      	ldrmi	r3, [r6, #0]
 8007b8e:	3302      	addmi	r3, #2
 8007b90:	6033      	strmi	r3, [r6, #0]
 8007b92:	6825      	ldr	r5, [r4, #0]
 8007b94:	f015 0506 	ands.w	r5, r5, #6
 8007b98:	d106      	bne.n	8007ba8 <_printf_common+0x48>
 8007b9a:	f104 0a19 	add.w	sl, r4, #25
 8007b9e:	68e3      	ldr	r3, [r4, #12]
 8007ba0:	6832      	ldr	r2, [r6, #0]
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	42ab      	cmp	r3, r5
 8007ba6:	dc26      	bgt.n	8007bf6 <_printf_common+0x96>
 8007ba8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007bac:	6822      	ldr	r2, [r4, #0]
 8007bae:	3b00      	subs	r3, #0
 8007bb0:	bf18      	it	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	0692      	lsls	r2, r2, #26
 8007bb6:	d42b      	bmi.n	8007c10 <_printf_common+0xb0>
 8007bb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007bbc:	4641      	mov	r1, r8
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	47c8      	blx	r9
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d01e      	beq.n	8007c04 <_printf_common+0xa4>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	6922      	ldr	r2, [r4, #16]
 8007bca:	f003 0306 	and.w	r3, r3, #6
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	bf02      	ittt	eq
 8007bd2:	68e5      	ldreq	r5, [r4, #12]
 8007bd4:	6833      	ldreq	r3, [r6, #0]
 8007bd6:	1aed      	subeq	r5, r5, r3
 8007bd8:	68a3      	ldr	r3, [r4, #8]
 8007bda:	bf0c      	ite	eq
 8007bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007be0:	2500      	movne	r5, #0
 8007be2:	4293      	cmp	r3, r2
 8007be4:	bfc4      	itt	gt
 8007be6:	1a9b      	subgt	r3, r3, r2
 8007be8:	18ed      	addgt	r5, r5, r3
 8007bea:	2600      	movs	r6, #0
 8007bec:	341a      	adds	r4, #26
 8007bee:	42b5      	cmp	r5, r6
 8007bf0:	d11a      	bne.n	8007c28 <_printf_common+0xc8>
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e008      	b.n	8007c08 <_printf_common+0xa8>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4652      	mov	r2, sl
 8007bfa:	4641      	mov	r1, r8
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	47c8      	blx	r9
 8007c00:	3001      	adds	r0, #1
 8007c02:	d103      	bne.n	8007c0c <_printf_common+0xac>
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	e7c6      	b.n	8007b9e <_printf_common+0x3e>
 8007c10:	18e1      	adds	r1, r4, r3
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	2030      	movs	r0, #48	@ 0x30
 8007c16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007c1a:	4422      	add	r2, r4
 8007c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007c20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007c24:	3302      	adds	r3, #2
 8007c26:	e7c7      	b.n	8007bb8 <_printf_common+0x58>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4641      	mov	r1, r8
 8007c2e:	4638      	mov	r0, r7
 8007c30:	47c8      	blx	r9
 8007c32:	3001      	adds	r0, #1
 8007c34:	d0e6      	beq.n	8007c04 <_printf_common+0xa4>
 8007c36:	3601      	adds	r6, #1
 8007c38:	e7d9      	b.n	8007bee <_printf_common+0x8e>
	...

08007c3c <_printf_i>:
 8007c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c40:	7e0f      	ldrb	r7, [r1, #24]
 8007c42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007c44:	2f78      	cmp	r7, #120	@ 0x78
 8007c46:	4691      	mov	r9, r2
 8007c48:	4680      	mov	r8, r0
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	469a      	mov	sl, r3
 8007c4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007c52:	d807      	bhi.n	8007c64 <_printf_i+0x28>
 8007c54:	2f62      	cmp	r7, #98	@ 0x62
 8007c56:	d80a      	bhi.n	8007c6e <_printf_i+0x32>
 8007c58:	2f00      	cmp	r7, #0
 8007c5a:	f000 80d1 	beq.w	8007e00 <_printf_i+0x1c4>
 8007c5e:	2f58      	cmp	r7, #88	@ 0x58
 8007c60:	f000 80b8 	beq.w	8007dd4 <_printf_i+0x198>
 8007c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007c6c:	e03a      	b.n	8007ce4 <_printf_i+0xa8>
 8007c6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007c72:	2b15      	cmp	r3, #21
 8007c74:	d8f6      	bhi.n	8007c64 <_printf_i+0x28>
 8007c76:	a101      	add	r1, pc, #4	@ (adr r1, 8007c7c <_printf_i+0x40>)
 8007c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c7c:	08007cd5 	.word	0x08007cd5
 8007c80:	08007ce9 	.word	0x08007ce9
 8007c84:	08007c65 	.word	0x08007c65
 8007c88:	08007c65 	.word	0x08007c65
 8007c8c:	08007c65 	.word	0x08007c65
 8007c90:	08007c65 	.word	0x08007c65
 8007c94:	08007ce9 	.word	0x08007ce9
 8007c98:	08007c65 	.word	0x08007c65
 8007c9c:	08007c65 	.word	0x08007c65
 8007ca0:	08007c65 	.word	0x08007c65
 8007ca4:	08007c65 	.word	0x08007c65
 8007ca8:	08007de7 	.word	0x08007de7
 8007cac:	08007d13 	.word	0x08007d13
 8007cb0:	08007da1 	.word	0x08007da1
 8007cb4:	08007c65 	.word	0x08007c65
 8007cb8:	08007c65 	.word	0x08007c65
 8007cbc:	08007e09 	.word	0x08007e09
 8007cc0:	08007c65 	.word	0x08007c65
 8007cc4:	08007d13 	.word	0x08007d13
 8007cc8:	08007c65 	.word	0x08007c65
 8007ccc:	08007c65 	.word	0x08007c65
 8007cd0:	08007da9 	.word	0x08007da9
 8007cd4:	6833      	ldr	r3, [r6, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	6032      	str	r2, [r6, #0]
 8007cdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ce0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e09c      	b.n	8007e22 <_printf_i+0x1e6>
 8007ce8:	6833      	ldr	r3, [r6, #0]
 8007cea:	6820      	ldr	r0, [r4, #0]
 8007cec:	1d19      	adds	r1, r3, #4
 8007cee:	6031      	str	r1, [r6, #0]
 8007cf0:	0606      	lsls	r6, r0, #24
 8007cf2:	d501      	bpl.n	8007cf8 <_printf_i+0xbc>
 8007cf4:	681d      	ldr	r5, [r3, #0]
 8007cf6:	e003      	b.n	8007d00 <_printf_i+0xc4>
 8007cf8:	0645      	lsls	r5, r0, #25
 8007cfa:	d5fb      	bpl.n	8007cf4 <_printf_i+0xb8>
 8007cfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007d00:	2d00      	cmp	r5, #0
 8007d02:	da03      	bge.n	8007d0c <_printf_i+0xd0>
 8007d04:	232d      	movs	r3, #45	@ 0x2d
 8007d06:	426d      	negs	r5, r5
 8007d08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d0c:	4858      	ldr	r0, [pc, #352]	@ (8007e70 <_printf_i+0x234>)
 8007d0e:	230a      	movs	r3, #10
 8007d10:	e011      	b.n	8007d36 <_printf_i+0xfa>
 8007d12:	6821      	ldr	r1, [r4, #0]
 8007d14:	6833      	ldr	r3, [r6, #0]
 8007d16:	0608      	lsls	r0, r1, #24
 8007d18:	f853 5b04 	ldr.w	r5, [r3], #4
 8007d1c:	d402      	bmi.n	8007d24 <_printf_i+0xe8>
 8007d1e:	0649      	lsls	r1, r1, #25
 8007d20:	bf48      	it	mi
 8007d22:	b2ad      	uxthmi	r5, r5
 8007d24:	2f6f      	cmp	r7, #111	@ 0x6f
 8007d26:	4852      	ldr	r0, [pc, #328]	@ (8007e70 <_printf_i+0x234>)
 8007d28:	6033      	str	r3, [r6, #0]
 8007d2a:	bf14      	ite	ne
 8007d2c:	230a      	movne	r3, #10
 8007d2e:	2308      	moveq	r3, #8
 8007d30:	2100      	movs	r1, #0
 8007d32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007d36:	6866      	ldr	r6, [r4, #4]
 8007d38:	60a6      	str	r6, [r4, #8]
 8007d3a:	2e00      	cmp	r6, #0
 8007d3c:	db05      	blt.n	8007d4a <_printf_i+0x10e>
 8007d3e:	6821      	ldr	r1, [r4, #0]
 8007d40:	432e      	orrs	r6, r5
 8007d42:	f021 0104 	bic.w	r1, r1, #4
 8007d46:	6021      	str	r1, [r4, #0]
 8007d48:	d04b      	beq.n	8007de2 <_printf_i+0x1a6>
 8007d4a:	4616      	mov	r6, r2
 8007d4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007d50:	fb03 5711 	mls	r7, r3, r1, r5
 8007d54:	5dc7      	ldrb	r7, [r0, r7]
 8007d56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007d5a:	462f      	mov	r7, r5
 8007d5c:	42bb      	cmp	r3, r7
 8007d5e:	460d      	mov	r5, r1
 8007d60:	d9f4      	bls.n	8007d4c <_printf_i+0x110>
 8007d62:	2b08      	cmp	r3, #8
 8007d64:	d10b      	bne.n	8007d7e <_printf_i+0x142>
 8007d66:	6823      	ldr	r3, [r4, #0]
 8007d68:	07df      	lsls	r7, r3, #31
 8007d6a:	d508      	bpl.n	8007d7e <_printf_i+0x142>
 8007d6c:	6923      	ldr	r3, [r4, #16]
 8007d6e:	6861      	ldr	r1, [r4, #4]
 8007d70:	4299      	cmp	r1, r3
 8007d72:	bfde      	ittt	le
 8007d74:	2330      	movle	r3, #48	@ 0x30
 8007d76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007d7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007d7e:	1b92      	subs	r2, r2, r6
 8007d80:	6122      	str	r2, [r4, #16]
 8007d82:	f8cd a000 	str.w	sl, [sp]
 8007d86:	464b      	mov	r3, r9
 8007d88:	aa03      	add	r2, sp, #12
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4640      	mov	r0, r8
 8007d8e:	f7ff fee7 	bl	8007b60 <_printf_common>
 8007d92:	3001      	adds	r0, #1
 8007d94:	d14a      	bne.n	8007e2c <_printf_i+0x1f0>
 8007d96:	f04f 30ff 	mov.w	r0, #4294967295
 8007d9a:	b004      	add	sp, #16
 8007d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007da0:	6823      	ldr	r3, [r4, #0]
 8007da2:	f043 0320 	orr.w	r3, r3, #32
 8007da6:	6023      	str	r3, [r4, #0]
 8007da8:	4832      	ldr	r0, [pc, #200]	@ (8007e74 <_printf_i+0x238>)
 8007daa:	2778      	movs	r7, #120	@ 0x78
 8007dac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007db0:	6823      	ldr	r3, [r4, #0]
 8007db2:	6831      	ldr	r1, [r6, #0]
 8007db4:	061f      	lsls	r7, r3, #24
 8007db6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007dba:	d402      	bmi.n	8007dc2 <_printf_i+0x186>
 8007dbc:	065f      	lsls	r7, r3, #25
 8007dbe:	bf48      	it	mi
 8007dc0:	b2ad      	uxthmi	r5, r5
 8007dc2:	6031      	str	r1, [r6, #0]
 8007dc4:	07d9      	lsls	r1, r3, #31
 8007dc6:	bf44      	itt	mi
 8007dc8:	f043 0320 	orrmi.w	r3, r3, #32
 8007dcc:	6023      	strmi	r3, [r4, #0]
 8007dce:	b11d      	cbz	r5, 8007dd8 <_printf_i+0x19c>
 8007dd0:	2310      	movs	r3, #16
 8007dd2:	e7ad      	b.n	8007d30 <_printf_i+0xf4>
 8007dd4:	4826      	ldr	r0, [pc, #152]	@ (8007e70 <_printf_i+0x234>)
 8007dd6:	e7e9      	b.n	8007dac <_printf_i+0x170>
 8007dd8:	6823      	ldr	r3, [r4, #0]
 8007dda:	f023 0320 	bic.w	r3, r3, #32
 8007dde:	6023      	str	r3, [r4, #0]
 8007de0:	e7f6      	b.n	8007dd0 <_printf_i+0x194>
 8007de2:	4616      	mov	r6, r2
 8007de4:	e7bd      	b.n	8007d62 <_printf_i+0x126>
 8007de6:	6833      	ldr	r3, [r6, #0]
 8007de8:	6825      	ldr	r5, [r4, #0]
 8007dea:	6961      	ldr	r1, [r4, #20]
 8007dec:	1d18      	adds	r0, r3, #4
 8007dee:	6030      	str	r0, [r6, #0]
 8007df0:	062e      	lsls	r6, r5, #24
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	d501      	bpl.n	8007dfa <_printf_i+0x1be>
 8007df6:	6019      	str	r1, [r3, #0]
 8007df8:	e002      	b.n	8007e00 <_printf_i+0x1c4>
 8007dfa:	0668      	lsls	r0, r5, #25
 8007dfc:	d5fb      	bpl.n	8007df6 <_printf_i+0x1ba>
 8007dfe:	8019      	strh	r1, [r3, #0]
 8007e00:	2300      	movs	r3, #0
 8007e02:	6123      	str	r3, [r4, #16]
 8007e04:	4616      	mov	r6, r2
 8007e06:	e7bc      	b.n	8007d82 <_printf_i+0x146>
 8007e08:	6833      	ldr	r3, [r6, #0]
 8007e0a:	1d1a      	adds	r2, r3, #4
 8007e0c:	6032      	str	r2, [r6, #0]
 8007e0e:	681e      	ldr	r6, [r3, #0]
 8007e10:	6862      	ldr	r2, [r4, #4]
 8007e12:	2100      	movs	r1, #0
 8007e14:	4630      	mov	r0, r6
 8007e16:	f7f8 f9db 	bl	80001d0 <memchr>
 8007e1a:	b108      	cbz	r0, 8007e20 <_printf_i+0x1e4>
 8007e1c:	1b80      	subs	r0, r0, r6
 8007e1e:	6060      	str	r0, [r4, #4]
 8007e20:	6863      	ldr	r3, [r4, #4]
 8007e22:	6123      	str	r3, [r4, #16]
 8007e24:	2300      	movs	r3, #0
 8007e26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e2a:	e7aa      	b.n	8007d82 <_printf_i+0x146>
 8007e2c:	6923      	ldr	r3, [r4, #16]
 8007e2e:	4632      	mov	r2, r6
 8007e30:	4649      	mov	r1, r9
 8007e32:	4640      	mov	r0, r8
 8007e34:	47d0      	blx	sl
 8007e36:	3001      	adds	r0, #1
 8007e38:	d0ad      	beq.n	8007d96 <_printf_i+0x15a>
 8007e3a:	6823      	ldr	r3, [r4, #0]
 8007e3c:	079b      	lsls	r3, r3, #30
 8007e3e:	d413      	bmi.n	8007e68 <_printf_i+0x22c>
 8007e40:	68e0      	ldr	r0, [r4, #12]
 8007e42:	9b03      	ldr	r3, [sp, #12]
 8007e44:	4298      	cmp	r0, r3
 8007e46:	bfb8      	it	lt
 8007e48:	4618      	movlt	r0, r3
 8007e4a:	e7a6      	b.n	8007d9a <_printf_i+0x15e>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	4632      	mov	r2, r6
 8007e50:	4649      	mov	r1, r9
 8007e52:	4640      	mov	r0, r8
 8007e54:	47d0      	blx	sl
 8007e56:	3001      	adds	r0, #1
 8007e58:	d09d      	beq.n	8007d96 <_printf_i+0x15a>
 8007e5a:	3501      	adds	r5, #1
 8007e5c:	68e3      	ldr	r3, [r4, #12]
 8007e5e:	9903      	ldr	r1, [sp, #12]
 8007e60:	1a5b      	subs	r3, r3, r1
 8007e62:	42ab      	cmp	r3, r5
 8007e64:	dcf2      	bgt.n	8007e4c <_printf_i+0x210>
 8007e66:	e7eb      	b.n	8007e40 <_printf_i+0x204>
 8007e68:	2500      	movs	r5, #0
 8007e6a:	f104 0619 	add.w	r6, r4, #25
 8007e6e:	e7f5      	b.n	8007e5c <_printf_i+0x220>
 8007e70:	0800a06e 	.word	0x0800a06e
 8007e74:	0800a07f 	.word	0x0800a07f

08007e78 <std>:
 8007e78:	2300      	movs	r3, #0
 8007e7a:	b510      	push	{r4, lr}
 8007e7c:	4604      	mov	r4, r0
 8007e7e:	e9c0 3300 	strd	r3, r3, [r0]
 8007e82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007e86:	6083      	str	r3, [r0, #8]
 8007e88:	8181      	strh	r1, [r0, #12]
 8007e8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8007e8c:	81c2      	strh	r2, [r0, #14]
 8007e8e:	6183      	str	r3, [r0, #24]
 8007e90:	4619      	mov	r1, r3
 8007e92:	2208      	movs	r2, #8
 8007e94:	305c      	adds	r0, #92	@ 0x5c
 8007e96:	f000 f906 	bl	80080a6 <memset>
 8007e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed0 <std+0x58>)
 8007e9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8007e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed4 <std+0x5c>)
 8007ea0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed8 <std+0x60>)
 8007ea4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8007edc <std+0x64>)
 8007ea8:	6323      	str	r3, [r4, #48]	@ 0x30
 8007eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8007ee0 <std+0x68>)
 8007eac:	6224      	str	r4, [r4, #32]
 8007eae:	429c      	cmp	r4, r3
 8007eb0:	d006      	beq.n	8007ec0 <std+0x48>
 8007eb2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007eb6:	4294      	cmp	r4, r2
 8007eb8:	d002      	beq.n	8007ec0 <std+0x48>
 8007eba:	33d0      	adds	r3, #208	@ 0xd0
 8007ebc:	429c      	cmp	r4, r3
 8007ebe:	d105      	bne.n	8007ecc <std+0x54>
 8007ec0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec8:	f000 b96a 	b.w	80081a0 <__retarget_lock_init_recursive>
 8007ecc:	bd10      	pop	{r4, pc}
 8007ece:	bf00      	nop
 8007ed0:	08008021 	.word	0x08008021
 8007ed4:	08008043 	.word	0x08008043
 8007ed8:	0800807b 	.word	0x0800807b
 8007edc:	0800809f 	.word	0x0800809f
 8007ee0:	200037b0 	.word	0x200037b0

08007ee4 <stdio_exit_handler>:
 8007ee4:	4a02      	ldr	r2, [pc, #8]	@ (8007ef0 <stdio_exit_handler+0xc>)
 8007ee6:	4903      	ldr	r1, [pc, #12]	@ (8007ef4 <stdio_exit_handler+0x10>)
 8007ee8:	4803      	ldr	r0, [pc, #12]	@ (8007ef8 <stdio_exit_handler+0x14>)
 8007eea:	f000 b869 	b.w	8007fc0 <_fwalk_sglue>
 8007eee:	bf00      	nop
 8007ef0:	20000010 	.word	0x20000010
 8007ef4:	08009af9 	.word	0x08009af9
 8007ef8:	20000020 	.word	0x20000020

08007efc <cleanup_stdio>:
 8007efc:	6841      	ldr	r1, [r0, #4]
 8007efe:	4b0c      	ldr	r3, [pc, #48]	@ (8007f30 <cleanup_stdio+0x34>)
 8007f00:	4299      	cmp	r1, r3
 8007f02:	b510      	push	{r4, lr}
 8007f04:	4604      	mov	r4, r0
 8007f06:	d001      	beq.n	8007f0c <cleanup_stdio+0x10>
 8007f08:	f001 fdf6 	bl	8009af8 <_fflush_r>
 8007f0c:	68a1      	ldr	r1, [r4, #8]
 8007f0e:	4b09      	ldr	r3, [pc, #36]	@ (8007f34 <cleanup_stdio+0x38>)
 8007f10:	4299      	cmp	r1, r3
 8007f12:	d002      	beq.n	8007f1a <cleanup_stdio+0x1e>
 8007f14:	4620      	mov	r0, r4
 8007f16:	f001 fdef 	bl	8009af8 <_fflush_r>
 8007f1a:	68e1      	ldr	r1, [r4, #12]
 8007f1c:	4b06      	ldr	r3, [pc, #24]	@ (8007f38 <cleanup_stdio+0x3c>)
 8007f1e:	4299      	cmp	r1, r3
 8007f20:	d004      	beq.n	8007f2c <cleanup_stdio+0x30>
 8007f22:	4620      	mov	r0, r4
 8007f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f28:	f001 bde6 	b.w	8009af8 <_fflush_r>
 8007f2c:	bd10      	pop	{r4, pc}
 8007f2e:	bf00      	nop
 8007f30:	200037b0 	.word	0x200037b0
 8007f34:	20003818 	.word	0x20003818
 8007f38:	20003880 	.word	0x20003880

08007f3c <global_stdio_init.part.0>:
 8007f3c:	b510      	push	{r4, lr}
 8007f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8007f6c <global_stdio_init.part.0+0x30>)
 8007f40:	4c0b      	ldr	r4, [pc, #44]	@ (8007f70 <global_stdio_init.part.0+0x34>)
 8007f42:	4a0c      	ldr	r2, [pc, #48]	@ (8007f74 <global_stdio_init.part.0+0x38>)
 8007f44:	601a      	str	r2, [r3, #0]
 8007f46:	4620      	mov	r0, r4
 8007f48:	2200      	movs	r2, #0
 8007f4a:	2104      	movs	r1, #4
 8007f4c:	f7ff ff94 	bl	8007e78 <std>
 8007f50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007f54:	2201      	movs	r2, #1
 8007f56:	2109      	movs	r1, #9
 8007f58:	f7ff ff8e 	bl	8007e78 <std>
 8007f5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007f60:	2202      	movs	r2, #2
 8007f62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f66:	2112      	movs	r1, #18
 8007f68:	f7ff bf86 	b.w	8007e78 <std>
 8007f6c:	200038e8 	.word	0x200038e8
 8007f70:	200037b0 	.word	0x200037b0
 8007f74:	08007ee5 	.word	0x08007ee5

08007f78 <__sfp_lock_acquire>:
 8007f78:	4801      	ldr	r0, [pc, #4]	@ (8007f80 <__sfp_lock_acquire+0x8>)
 8007f7a:	f000 b912 	b.w	80081a2 <__retarget_lock_acquire_recursive>
 8007f7e:	bf00      	nop
 8007f80:	200038f1 	.word	0x200038f1

08007f84 <__sfp_lock_release>:
 8007f84:	4801      	ldr	r0, [pc, #4]	@ (8007f8c <__sfp_lock_release+0x8>)
 8007f86:	f000 b90d 	b.w	80081a4 <__retarget_lock_release_recursive>
 8007f8a:	bf00      	nop
 8007f8c:	200038f1 	.word	0x200038f1

08007f90 <__sinit>:
 8007f90:	b510      	push	{r4, lr}
 8007f92:	4604      	mov	r4, r0
 8007f94:	f7ff fff0 	bl	8007f78 <__sfp_lock_acquire>
 8007f98:	6a23      	ldr	r3, [r4, #32]
 8007f9a:	b11b      	cbz	r3, 8007fa4 <__sinit+0x14>
 8007f9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fa0:	f7ff bff0 	b.w	8007f84 <__sfp_lock_release>
 8007fa4:	4b04      	ldr	r3, [pc, #16]	@ (8007fb8 <__sinit+0x28>)
 8007fa6:	6223      	str	r3, [r4, #32]
 8007fa8:	4b04      	ldr	r3, [pc, #16]	@ (8007fbc <__sinit+0x2c>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1f5      	bne.n	8007f9c <__sinit+0xc>
 8007fb0:	f7ff ffc4 	bl	8007f3c <global_stdio_init.part.0>
 8007fb4:	e7f2      	b.n	8007f9c <__sinit+0xc>
 8007fb6:	bf00      	nop
 8007fb8:	08007efd 	.word	0x08007efd
 8007fbc:	200038e8 	.word	0x200038e8

08007fc0 <_fwalk_sglue>:
 8007fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fc4:	4607      	mov	r7, r0
 8007fc6:	4688      	mov	r8, r1
 8007fc8:	4614      	mov	r4, r2
 8007fca:	2600      	movs	r6, #0
 8007fcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007fd0:	f1b9 0901 	subs.w	r9, r9, #1
 8007fd4:	d505      	bpl.n	8007fe2 <_fwalk_sglue+0x22>
 8007fd6:	6824      	ldr	r4, [r4, #0]
 8007fd8:	2c00      	cmp	r4, #0
 8007fda:	d1f7      	bne.n	8007fcc <_fwalk_sglue+0xc>
 8007fdc:	4630      	mov	r0, r6
 8007fde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fe2:	89ab      	ldrh	r3, [r5, #12]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d907      	bls.n	8007ff8 <_fwalk_sglue+0x38>
 8007fe8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007fec:	3301      	adds	r3, #1
 8007fee:	d003      	beq.n	8007ff8 <_fwalk_sglue+0x38>
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	4638      	mov	r0, r7
 8007ff4:	47c0      	blx	r8
 8007ff6:	4306      	orrs	r6, r0
 8007ff8:	3568      	adds	r5, #104	@ 0x68
 8007ffa:	e7e9      	b.n	8007fd0 <_fwalk_sglue+0x10>

08007ffc <iprintf>:
 8007ffc:	b40f      	push	{r0, r1, r2, r3}
 8007ffe:	b507      	push	{r0, r1, r2, lr}
 8008000:	4906      	ldr	r1, [pc, #24]	@ (800801c <iprintf+0x20>)
 8008002:	ab04      	add	r3, sp, #16
 8008004:	6808      	ldr	r0, [r1, #0]
 8008006:	f853 2b04 	ldr.w	r2, [r3], #4
 800800a:	6881      	ldr	r1, [r0, #8]
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	f001 fbd7 	bl	80097c0 <_vfiprintf_r>
 8008012:	b003      	add	sp, #12
 8008014:	f85d eb04 	ldr.w	lr, [sp], #4
 8008018:	b004      	add	sp, #16
 800801a:	4770      	bx	lr
 800801c:	2000001c 	.word	0x2000001c

08008020 <__sread>:
 8008020:	b510      	push	{r4, lr}
 8008022:	460c      	mov	r4, r1
 8008024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008028:	f000 f86c 	bl	8008104 <_read_r>
 800802c:	2800      	cmp	r0, #0
 800802e:	bfab      	itete	ge
 8008030:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008032:	89a3      	ldrhlt	r3, [r4, #12]
 8008034:	181b      	addge	r3, r3, r0
 8008036:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800803a:	bfac      	ite	ge
 800803c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800803e:	81a3      	strhlt	r3, [r4, #12]
 8008040:	bd10      	pop	{r4, pc}

08008042 <__swrite>:
 8008042:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008046:	461f      	mov	r7, r3
 8008048:	898b      	ldrh	r3, [r1, #12]
 800804a:	05db      	lsls	r3, r3, #23
 800804c:	4605      	mov	r5, r0
 800804e:	460c      	mov	r4, r1
 8008050:	4616      	mov	r6, r2
 8008052:	d505      	bpl.n	8008060 <__swrite+0x1e>
 8008054:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008058:	2302      	movs	r3, #2
 800805a:	2200      	movs	r2, #0
 800805c:	f000 f840 	bl	80080e0 <_lseek_r>
 8008060:	89a3      	ldrh	r3, [r4, #12]
 8008062:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008066:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800806a:	81a3      	strh	r3, [r4, #12]
 800806c:	4632      	mov	r2, r6
 800806e:	463b      	mov	r3, r7
 8008070:	4628      	mov	r0, r5
 8008072:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008076:	f000 b857 	b.w	8008128 <_write_r>

0800807a <__sseek>:
 800807a:	b510      	push	{r4, lr}
 800807c:	460c      	mov	r4, r1
 800807e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008082:	f000 f82d 	bl	80080e0 <_lseek_r>
 8008086:	1c43      	adds	r3, r0, #1
 8008088:	89a3      	ldrh	r3, [r4, #12]
 800808a:	bf15      	itete	ne
 800808c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800808e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008092:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008096:	81a3      	strheq	r3, [r4, #12]
 8008098:	bf18      	it	ne
 800809a:	81a3      	strhne	r3, [r4, #12]
 800809c:	bd10      	pop	{r4, pc}

0800809e <__sclose>:
 800809e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080a2:	f000 b80d 	b.w	80080c0 <_close_r>

080080a6 <memset>:
 80080a6:	4402      	add	r2, r0
 80080a8:	4603      	mov	r3, r0
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d100      	bne.n	80080b0 <memset+0xa>
 80080ae:	4770      	bx	lr
 80080b0:	f803 1b01 	strb.w	r1, [r3], #1
 80080b4:	e7f9      	b.n	80080aa <memset+0x4>
	...

080080b8 <_localeconv_r>:
 80080b8:	4800      	ldr	r0, [pc, #0]	@ (80080bc <_localeconv_r+0x4>)
 80080ba:	4770      	bx	lr
 80080bc:	2000015c 	.word	0x2000015c

080080c0 <_close_r>:
 80080c0:	b538      	push	{r3, r4, r5, lr}
 80080c2:	4d06      	ldr	r5, [pc, #24]	@ (80080dc <_close_r+0x1c>)
 80080c4:	2300      	movs	r3, #0
 80080c6:	4604      	mov	r4, r0
 80080c8:	4608      	mov	r0, r1
 80080ca:	602b      	str	r3, [r5, #0]
 80080cc:	f7f9 fb82 	bl	80017d4 <_close>
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d102      	bne.n	80080da <_close_r+0x1a>
 80080d4:	682b      	ldr	r3, [r5, #0]
 80080d6:	b103      	cbz	r3, 80080da <_close_r+0x1a>
 80080d8:	6023      	str	r3, [r4, #0]
 80080da:	bd38      	pop	{r3, r4, r5, pc}
 80080dc:	200038ec 	.word	0x200038ec

080080e0 <_lseek_r>:
 80080e0:	b538      	push	{r3, r4, r5, lr}
 80080e2:	4d07      	ldr	r5, [pc, #28]	@ (8008100 <_lseek_r+0x20>)
 80080e4:	4604      	mov	r4, r0
 80080e6:	4608      	mov	r0, r1
 80080e8:	4611      	mov	r1, r2
 80080ea:	2200      	movs	r2, #0
 80080ec:	602a      	str	r2, [r5, #0]
 80080ee:	461a      	mov	r2, r3
 80080f0:	f7f9 fb97 	bl	8001822 <_lseek>
 80080f4:	1c43      	adds	r3, r0, #1
 80080f6:	d102      	bne.n	80080fe <_lseek_r+0x1e>
 80080f8:	682b      	ldr	r3, [r5, #0]
 80080fa:	b103      	cbz	r3, 80080fe <_lseek_r+0x1e>
 80080fc:	6023      	str	r3, [r4, #0]
 80080fe:	bd38      	pop	{r3, r4, r5, pc}
 8008100:	200038ec 	.word	0x200038ec

08008104 <_read_r>:
 8008104:	b538      	push	{r3, r4, r5, lr}
 8008106:	4d07      	ldr	r5, [pc, #28]	@ (8008124 <_read_r+0x20>)
 8008108:	4604      	mov	r4, r0
 800810a:	4608      	mov	r0, r1
 800810c:	4611      	mov	r1, r2
 800810e:	2200      	movs	r2, #0
 8008110:	602a      	str	r2, [r5, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	f7f9 fb41 	bl	800179a <_read>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d102      	bne.n	8008122 <_read_r+0x1e>
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	b103      	cbz	r3, 8008122 <_read_r+0x1e>
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	200038ec 	.word	0x200038ec

08008128 <_write_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	4d07      	ldr	r5, [pc, #28]	@ (8008148 <_write_r+0x20>)
 800812c:	4604      	mov	r4, r0
 800812e:	4608      	mov	r0, r1
 8008130:	4611      	mov	r1, r2
 8008132:	2200      	movs	r2, #0
 8008134:	602a      	str	r2, [r5, #0]
 8008136:	461a      	mov	r2, r3
 8008138:	f7f8 fdb6 	bl	8000ca8 <_write>
 800813c:	1c43      	adds	r3, r0, #1
 800813e:	d102      	bne.n	8008146 <_write_r+0x1e>
 8008140:	682b      	ldr	r3, [r5, #0]
 8008142:	b103      	cbz	r3, 8008146 <_write_r+0x1e>
 8008144:	6023      	str	r3, [r4, #0]
 8008146:	bd38      	pop	{r3, r4, r5, pc}
 8008148:	200038ec 	.word	0x200038ec

0800814c <__errno>:
 800814c:	4b01      	ldr	r3, [pc, #4]	@ (8008154 <__errno+0x8>)
 800814e:	6818      	ldr	r0, [r3, #0]
 8008150:	4770      	bx	lr
 8008152:	bf00      	nop
 8008154:	2000001c 	.word	0x2000001c

08008158 <__libc_init_array>:
 8008158:	b570      	push	{r4, r5, r6, lr}
 800815a:	4d0d      	ldr	r5, [pc, #52]	@ (8008190 <__libc_init_array+0x38>)
 800815c:	4c0d      	ldr	r4, [pc, #52]	@ (8008194 <__libc_init_array+0x3c>)
 800815e:	1b64      	subs	r4, r4, r5
 8008160:	10a4      	asrs	r4, r4, #2
 8008162:	2600      	movs	r6, #0
 8008164:	42a6      	cmp	r6, r4
 8008166:	d109      	bne.n	800817c <__libc_init_array+0x24>
 8008168:	4d0b      	ldr	r5, [pc, #44]	@ (8008198 <__libc_init_array+0x40>)
 800816a:	4c0c      	ldr	r4, [pc, #48]	@ (800819c <__libc_init_array+0x44>)
 800816c:	f001 fec4 	bl	8009ef8 <_init>
 8008170:	1b64      	subs	r4, r4, r5
 8008172:	10a4      	asrs	r4, r4, #2
 8008174:	2600      	movs	r6, #0
 8008176:	42a6      	cmp	r6, r4
 8008178:	d105      	bne.n	8008186 <__libc_init_array+0x2e>
 800817a:	bd70      	pop	{r4, r5, r6, pc}
 800817c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008180:	4798      	blx	r3
 8008182:	3601      	adds	r6, #1
 8008184:	e7ee      	b.n	8008164 <__libc_init_array+0xc>
 8008186:	f855 3b04 	ldr.w	r3, [r5], #4
 800818a:	4798      	blx	r3
 800818c:	3601      	adds	r6, #1
 800818e:	e7f2      	b.n	8008176 <__libc_init_array+0x1e>
 8008190:	0800a3dc 	.word	0x0800a3dc
 8008194:	0800a3dc 	.word	0x0800a3dc
 8008198:	0800a3dc 	.word	0x0800a3dc
 800819c:	0800a3e0 	.word	0x0800a3e0

080081a0 <__retarget_lock_init_recursive>:
 80081a0:	4770      	bx	lr

080081a2 <__retarget_lock_acquire_recursive>:
 80081a2:	4770      	bx	lr

080081a4 <__retarget_lock_release_recursive>:
 80081a4:	4770      	bx	lr

080081a6 <memcpy>:
 80081a6:	440a      	add	r2, r1
 80081a8:	4291      	cmp	r1, r2
 80081aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80081ae:	d100      	bne.n	80081b2 <memcpy+0xc>
 80081b0:	4770      	bx	lr
 80081b2:	b510      	push	{r4, lr}
 80081b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081bc:	4291      	cmp	r1, r2
 80081be:	d1f9      	bne.n	80081b4 <memcpy+0xe>
 80081c0:	bd10      	pop	{r4, pc}

080081c2 <quorem>:
 80081c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c6:	6903      	ldr	r3, [r0, #16]
 80081c8:	690c      	ldr	r4, [r1, #16]
 80081ca:	42a3      	cmp	r3, r4
 80081cc:	4607      	mov	r7, r0
 80081ce:	db7e      	blt.n	80082ce <quorem+0x10c>
 80081d0:	3c01      	subs	r4, #1
 80081d2:	f101 0814 	add.w	r8, r1, #20
 80081d6:	00a3      	lsls	r3, r4, #2
 80081d8:	f100 0514 	add.w	r5, r0, #20
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081e2:	9301      	str	r3, [sp, #4]
 80081e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80081ec:	3301      	adds	r3, #1
 80081ee:	429a      	cmp	r2, r3
 80081f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80081f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80081f8:	d32e      	bcc.n	8008258 <quorem+0x96>
 80081fa:	f04f 0a00 	mov.w	sl, #0
 80081fe:	46c4      	mov	ip, r8
 8008200:	46ae      	mov	lr, r5
 8008202:	46d3      	mov	fp, sl
 8008204:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008208:	b298      	uxth	r0, r3
 800820a:	fb06 a000 	mla	r0, r6, r0, sl
 800820e:	0c02      	lsrs	r2, r0, #16
 8008210:	0c1b      	lsrs	r3, r3, #16
 8008212:	fb06 2303 	mla	r3, r6, r3, r2
 8008216:	f8de 2000 	ldr.w	r2, [lr]
 800821a:	b280      	uxth	r0, r0
 800821c:	b292      	uxth	r2, r2
 800821e:	1a12      	subs	r2, r2, r0
 8008220:	445a      	add	r2, fp
 8008222:	f8de 0000 	ldr.w	r0, [lr]
 8008226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800822a:	b29b      	uxth	r3, r3
 800822c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008230:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008234:	b292      	uxth	r2, r2
 8008236:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800823a:	45e1      	cmp	r9, ip
 800823c:	f84e 2b04 	str.w	r2, [lr], #4
 8008240:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008244:	d2de      	bcs.n	8008204 <quorem+0x42>
 8008246:	9b00      	ldr	r3, [sp, #0]
 8008248:	58eb      	ldr	r3, [r5, r3]
 800824a:	b92b      	cbnz	r3, 8008258 <quorem+0x96>
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	3b04      	subs	r3, #4
 8008250:	429d      	cmp	r5, r3
 8008252:	461a      	mov	r2, r3
 8008254:	d32f      	bcc.n	80082b6 <quorem+0xf4>
 8008256:	613c      	str	r4, [r7, #16]
 8008258:	4638      	mov	r0, r7
 800825a:	f001 f97f 	bl	800955c <__mcmp>
 800825e:	2800      	cmp	r0, #0
 8008260:	db25      	blt.n	80082ae <quorem+0xec>
 8008262:	4629      	mov	r1, r5
 8008264:	2000      	movs	r0, #0
 8008266:	f858 2b04 	ldr.w	r2, [r8], #4
 800826a:	f8d1 c000 	ldr.w	ip, [r1]
 800826e:	fa1f fe82 	uxth.w	lr, r2
 8008272:	fa1f f38c 	uxth.w	r3, ip
 8008276:	eba3 030e 	sub.w	r3, r3, lr
 800827a:	4403      	add	r3, r0
 800827c:	0c12      	lsrs	r2, r2, #16
 800827e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008282:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008286:	b29b      	uxth	r3, r3
 8008288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800828c:	45c1      	cmp	r9, r8
 800828e:	f841 3b04 	str.w	r3, [r1], #4
 8008292:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008296:	d2e6      	bcs.n	8008266 <quorem+0xa4>
 8008298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800829c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082a0:	b922      	cbnz	r2, 80082ac <quorem+0xea>
 80082a2:	3b04      	subs	r3, #4
 80082a4:	429d      	cmp	r5, r3
 80082a6:	461a      	mov	r2, r3
 80082a8:	d30b      	bcc.n	80082c2 <quorem+0x100>
 80082aa:	613c      	str	r4, [r7, #16]
 80082ac:	3601      	adds	r6, #1
 80082ae:	4630      	mov	r0, r6
 80082b0:	b003      	add	sp, #12
 80082b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b6:	6812      	ldr	r2, [r2, #0]
 80082b8:	3b04      	subs	r3, #4
 80082ba:	2a00      	cmp	r2, #0
 80082bc:	d1cb      	bne.n	8008256 <quorem+0x94>
 80082be:	3c01      	subs	r4, #1
 80082c0:	e7c6      	b.n	8008250 <quorem+0x8e>
 80082c2:	6812      	ldr	r2, [r2, #0]
 80082c4:	3b04      	subs	r3, #4
 80082c6:	2a00      	cmp	r2, #0
 80082c8:	d1ef      	bne.n	80082aa <quorem+0xe8>
 80082ca:	3c01      	subs	r4, #1
 80082cc:	e7ea      	b.n	80082a4 <quorem+0xe2>
 80082ce:	2000      	movs	r0, #0
 80082d0:	e7ee      	b.n	80082b0 <quorem+0xee>
 80082d2:	0000      	movs	r0, r0
 80082d4:	0000      	movs	r0, r0
	...

080082d8 <_dtoa_r>:
 80082d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	69c7      	ldr	r7, [r0, #28]
 80082de:	b097      	sub	sp, #92	@ 0x5c
 80082e0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80082e4:	ec55 4b10 	vmov	r4, r5, d0
 80082e8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80082ea:	9107      	str	r1, [sp, #28]
 80082ec:	4681      	mov	r9, r0
 80082ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80082f0:	9311      	str	r3, [sp, #68]	@ 0x44
 80082f2:	b97f      	cbnz	r7, 8008314 <_dtoa_r+0x3c>
 80082f4:	2010      	movs	r0, #16
 80082f6:	f000 fe09 	bl	8008f0c <malloc>
 80082fa:	4602      	mov	r2, r0
 80082fc:	f8c9 001c 	str.w	r0, [r9, #28]
 8008300:	b920      	cbnz	r0, 800830c <_dtoa_r+0x34>
 8008302:	4ba9      	ldr	r3, [pc, #676]	@ (80085a8 <_dtoa_r+0x2d0>)
 8008304:	21ef      	movs	r1, #239	@ 0xef
 8008306:	48a9      	ldr	r0, [pc, #676]	@ (80085ac <_dtoa_r+0x2d4>)
 8008308:	f001 fcc2 	bl	8009c90 <__assert_func>
 800830c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008310:	6007      	str	r7, [r0, #0]
 8008312:	60c7      	str	r7, [r0, #12]
 8008314:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008318:	6819      	ldr	r1, [r3, #0]
 800831a:	b159      	cbz	r1, 8008334 <_dtoa_r+0x5c>
 800831c:	685a      	ldr	r2, [r3, #4]
 800831e:	604a      	str	r2, [r1, #4]
 8008320:	2301      	movs	r3, #1
 8008322:	4093      	lsls	r3, r2
 8008324:	608b      	str	r3, [r1, #8]
 8008326:	4648      	mov	r0, r9
 8008328:	f000 fee6 	bl	80090f8 <_Bfree>
 800832c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008330:	2200      	movs	r2, #0
 8008332:	601a      	str	r2, [r3, #0]
 8008334:	1e2b      	subs	r3, r5, #0
 8008336:	bfb9      	ittee	lt
 8008338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800833c:	9305      	strlt	r3, [sp, #20]
 800833e:	2300      	movge	r3, #0
 8008340:	6033      	strge	r3, [r6, #0]
 8008342:	9f05      	ldr	r7, [sp, #20]
 8008344:	4b9a      	ldr	r3, [pc, #616]	@ (80085b0 <_dtoa_r+0x2d8>)
 8008346:	bfbc      	itt	lt
 8008348:	2201      	movlt	r2, #1
 800834a:	6032      	strlt	r2, [r6, #0]
 800834c:	43bb      	bics	r3, r7
 800834e:	d112      	bne.n	8008376 <_dtoa_r+0x9e>
 8008350:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008352:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008356:	6013      	str	r3, [r2, #0]
 8008358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800835c:	4323      	orrs	r3, r4
 800835e:	f000 855a 	beq.w	8008e16 <_dtoa_r+0xb3e>
 8008362:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008364:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80085c4 <_dtoa_r+0x2ec>
 8008368:	2b00      	cmp	r3, #0
 800836a:	f000 855c 	beq.w	8008e26 <_dtoa_r+0xb4e>
 800836e:	f10a 0303 	add.w	r3, sl, #3
 8008372:	f000 bd56 	b.w	8008e22 <_dtoa_r+0xb4a>
 8008376:	ed9d 7b04 	vldr	d7, [sp, #16]
 800837a:	2200      	movs	r2, #0
 800837c:	ec51 0b17 	vmov	r0, r1, d7
 8008380:	2300      	movs	r3, #0
 8008382:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008386:	f7f8 fb9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800838a:	4680      	mov	r8, r0
 800838c:	b158      	cbz	r0, 80083a6 <_dtoa_r+0xce>
 800838e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008390:	2301      	movs	r3, #1
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008396:	b113      	cbz	r3, 800839e <_dtoa_r+0xc6>
 8008398:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800839a:	4b86      	ldr	r3, [pc, #536]	@ (80085b4 <_dtoa_r+0x2dc>)
 800839c:	6013      	str	r3, [r2, #0]
 800839e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80085c8 <_dtoa_r+0x2f0>
 80083a2:	f000 bd40 	b.w	8008e26 <_dtoa_r+0xb4e>
 80083a6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80083aa:	aa14      	add	r2, sp, #80	@ 0x50
 80083ac:	a915      	add	r1, sp, #84	@ 0x54
 80083ae:	4648      	mov	r0, r9
 80083b0:	f001 f984 	bl	80096bc <__d2b>
 80083b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80083b8:	9002      	str	r0, [sp, #8]
 80083ba:	2e00      	cmp	r6, #0
 80083bc:	d078      	beq.n	80084b0 <_dtoa_r+0x1d8>
 80083be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083c0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80083c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80083cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80083d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80083d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80083d8:	4619      	mov	r1, r3
 80083da:	2200      	movs	r2, #0
 80083dc:	4b76      	ldr	r3, [pc, #472]	@ (80085b8 <_dtoa_r+0x2e0>)
 80083de:	f7f7 ff53 	bl	8000288 <__aeabi_dsub>
 80083e2:	a36b      	add	r3, pc, #428	@ (adr r3, 8008590 <_dtoa_r+0x2b8>)
 80083e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e8:	f7f8 f906 	bl	80005f8 <__aeabi_dmul>
 80083ec:	a36a      	add	r3, pc, #424	@ (adr r3, 8008598 <_dtoa_r+0x2c0>)
 80083ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083f2:	f7f7 ff4b 	bl	800028c <__adddf3>
 80083f6:	4604      	mov	r4, r0
 80083f8:	4630      	mov	r0, r6
 80083fa:	460d      	mov	r5, r1
 80083fc:	f7f8 f892 	bl	8000524 <__aeabi_i2d>
 8008400:	a367      	add	r3, pc, #412	@ (adr r3, 80085a0 <_dtoa_r+0x2c8>)
 8008402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008406:	f7f8 f8f7 	bl	80005f8 <__aeabi_dmul>
 800840a:	4602      	mov	r2, r0
 800840c:	460b      	mov	r3, r1
 800840e:	4620      	mov	r0, r4
 8008410:	4629      	mov	r1, r5
 8008412:	f7f7 ff3b 	bl	800028c <__adddf3>
 8008416:	4604      	mov	r4, r0
 8008418:	460d      	mov	r5, r1
 800841a:	f7f8 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800841e:	2200      	movs	r2, #0
 8008420:	4607      	mov	r7, r0
 8008422:	2300      	movs	r3, #0
 8008424:	4620      	mov	r0, r4
 8008426:	4629      	mov	r1, r5
 8008428:	f7f8 fb58 	bl	8000adc <__aeabi_dcmplt>
 800842c:	b140      	cbz	r0, 8008440 <_dtoa_r+0x168>
 800842e:	4638      	mov	r0, r7
 8008430:	f7f8 f878 	bl	8000524 <__aeabi_i2d>
 8008434:	4622      	mov	r2, r4
 8008436:	462b      	mov	r3, r5
 8008438:	f7f8 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800843c:	b900      	cbnz	r0, 8008440 <_dtoa_r+0x168>
 800843e:	3f01      	subs	r7, #1
 8008440:	2f16      	cmp	r7, #22
 8008442:	d852      	bhi.n	80084ea <_dtoa_r+0x212>
 8008444:	4b5d      	ldr	r3, [pc, #372]	@ (80085bc <_dtoa_r+0x2e4>)
 8008446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008452:	f7f8 fb43 	bl	8000adc <__aeabi_dcmplt>
 8008456:	2800      	cmp	r0, #0
 8008458:	d049      	beq.n	80084ee <_dtoa_r+0x216>
 800845a:	3f01      	subs	r7, #1
 800845c:	2300      	movs	r3, #0
 800845e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008460:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008462:	1b9b      	subs	r3, r3, r6
 8008464:	1e5a      	subs	r2, r3, #1
 8008466:	bf45      	ittet	mi
 8008468:	f1c3 0301 	rsbmi	r3, r3, #1
 800846c:	9300      	strmi	r3, [sp, #0]
 800846e:	2300      	movpl	r3, #0
 8008470:	2300      	movmi	r3, #0
 8008472:	9206      	str	r2, [sp, #24]
 8008474:	bf54      	ite	pl
 8008476:	9300      	strpl	r3, [sp, #0]
 8008478:	9306      	strmi	r3, [sp, #24]
 800847a:	2f00      	cmp	r7, #0
 800847c:	db39      	blt.n	80084f2 <_dtoa_r+0x21a>
 800847e:	9b06      	ldr	r3, [sp, #24]
 8008480:	970d      	str	r7, [sp, #52]	@ 0x34
 8008482:	443b      	add	r3, r7
 8008484:	9306      	str	r3, [sp, #24]
 8008486:	2300      	movs	r3, #0
 8008488:	9308      	str	r3, [sp, #32]
 800848a:	9b07      	ldr	r3, [sp, #28]
 800848c:	2b09      	cmp	r3, #9
 800848e:	d863      	bhi.n	8008558 <_dtoa_r+0x280>
 8008490:	2b05      	cmp	r3, #5
 8008492:	bfc4      	itt	gt
 8008494:	3b04      	subgt	r3, #4
 8008496:	9307      	strgt	r3, [sp, #28]
 8008498:	9b07      	ldr	r3, [sp, #28]
 800849a:	f1a3 0302 	sub.w	r3, r3, #2
 800849e:	bfcc      	ite	gt
 80084a0:	2400      	movgt	r4, #0
 80084a2:	2401      	movle	r4, #1
 80084a4:	2b03      	cmp	r3, #3
 80084a6:	d863      	bhi.n	8008570 <_dtoa_r+0x298>
 80084a8:	e8df f003 	tbb	[pc, r3]
 80084ac:	2b375452 	.word	0x2b375452
 80084b0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80084b4:	441e      	add	r6, r3
 80084b6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80084ba:	2b20      	cmp	r3, #32
 80084bc:	bfc1      	itttt	gt
 80084be:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80084c2:	409f      	lslgt	r7, r3
 80084c4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80084c8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80084cc:	bfd6      	itet	le
 80084ce:	f1c3 0320 	rsble	r3, r3, #32
 80084d2:	ea47 0003 	orrgt.w	r0, r7, r3
 80084d6:	fa04 f003 	lslle.w	r0, r4, r3
 80084da:	f7f8 f813 	bl	8000504 <__aeabi_ui2d>
 80084de:	2201      	movs	r2, #1
 80084e0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80084e4:	3e01      	subs	r6, #1
 80084e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80084e8:	e776      	b.n	80083d8 <_dtoa_r+0x100>
 80084ea:	2301      	movs	r3, #1
 80084ec:	e7b7      	b.n	800845e <_dtoa_r+0x186>
 80084ee:	9010      	str	r0, [sp, #64]	@ 0x40
 80084f0:	e7b6      	b.n	8008460 <_dtoa_r+0x188>
 80084f2:	9b00      	ldr	r3, [sp, #0]
 80084f4:	1bdb      	subs	r3, r3, r7
 80084f6:	9300      	str	r3, [sp, #0]
 80084f8:	427b      	negs	r3, r7
 80084fa:	9308      	str	r3, [sp, #32]
 80084fc:	2300      	movs	r3, #0
 80084fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8008500:	e7c3      	b.n	800848a <_dtoa_r+0x1b2>
 8008502:	2301      	movs	r3, #1
 8008504:	9309      	str	r3, [sp, #36]	@ 0x24
 8008506:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008508:	eb07 0b03 	add.w	fp, r7, r3
 800850c:	f10b 0301 	add.w	r3, fp, #1
 8008510:	2b01      	cmp	r3, #1
 8008512:	9303      	str	r3, [sp, #12]
 8008514:	bfb8      	it	lt
 8008516:	2301      	movlt	r3, #1
 8008518:	e006      	b.n	8008528 <_dtoa_r+0x250>
 800851a:	2301      	movs	r3, #1
 800851c:	9309      	str	r3, [sp, #36]	@ 0x24
 800851e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008520:	2b00      	cmp	r3, #0
 8008522:	dd28      	ble.n	8008576 <_dtoa_r+0x29e>
 8008524:	469b      	mov	fp, r3
 8008526:	9303      	str	r3, [sp, #12]
 8008528:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800852c:	2100      	movs	r1, #0
 800852e:	2204      	movs	r2, #4
 8008530:	f102 0514 	add.w	r5, r2, #20
 8008534:	429d      	cmp	r5, r3
 8008536:	d926      	bls.n	8008586 <_dtoa_r+0x2ae>
 8008538:	6041      	str	r1, [r0, #4]
 800853a:	4648      	mov	r0, r9
 800853c:	f000 fd9c 	bl	8009078 <_Balloc>
 8008540:	4682      	mov	sl, r0
 8008542:	2800      	cmp	r0, #0
 8008544:	d142      	bne.n	80085cc <_dtoa_r+0x2f4>
 8008546:	4b1e      	ldr	r3, [pc, #120]	@ (80085c0 <_dtoa_r+0x2e8>)
 8008548:	4602      	mov	r2, r0
 800854a:	f240 11af 	movw	r1, #431	@ 0x1af
 800854e:	e6da      	b.n	8008306 <_dtoa_r+0x2e>
 8008550:	2300      	movs	r3, #0
 8008552:	e7e3      	b.n	800851c <_dtoa_r+0x244>
 8008554:	2300      	movs	r3, #0
 8008556:	e7d5      	b.n	8008504 <_dtoa_r+0x22c>
 8008558:	2401      	movs	r4, #1
 800855a:	2300      	movs	r3, #0
 800855c:	9307      	str	r3, [sp, #28]
 800855e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008560:	f04f 3bff 	mov.w	fp, #4294967295
 8008564:	2200      	movs	r2, #0
 8008566:	f8cd b00c 	str.w	fp, [sp, #12]
 800856a:	2312      	movs	r3, #18
 800856c:	920c      	str	r2, [sp, #48]	@ 0x30
 800856e:	e7db      	b.n	8008528 <_dtoa_r+0x250>
 8008570:	2301      	movs	r3, #1
 8008572:	9309      	str	r3, [sp, #36]	@ 0x24
 8008574:	e7f4      	b.n	8008560 <_dtoa_r+0x288>
 8008576:	f04f 0b01 	mov.w	fp, #1
 800857a:	f8cd b00c 	str.w	fp, [sp, #12]
 800857e:	465b      	mov	r3, fp
 8008580:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008584:	e7d0      	b.n	8008528 <_dtoa_r+0x250>
 8008586:	3101      	adds	r1, #1
 8008588:	0052      	lsls	r2, r2, #1
 800858a:	e7d1      	b.n	8008530 <_dtoa_r+0x258>
 800858c:	f3af 8000 	nop.w
 8008590:	636f4361 	.word	0x636f4361
 8008594:	3fd287a7 	.word	0x3fd287a7
 8008598:	8b60c8b3 	.word	0x8b60c8b3
 800859c:	3fc68a28 	.word	0x3fc68a28
 80085a0:	509f79fb 	.word	0x509f79fb
 80085a4:	3fd34413 	.word	0x3fd34413
 80085a8:	0800a09d 	.word	0x0800a09d
 80085ac:	0800a0b4 	.word	0x0800a0b4
 80085b0:	7ff00000 	.word	0x7ff00000
 80085b4:	0800a06d 	.word	0x0800a06d
 80085b8:	3ff80000 	.word	0x3ff80000
 80085bc:	0800a208 	.word	0x0800a208
 80085c0:	0800a10c 	.word	0x0800a10c
 80085c4:	0800a099 	.word	0x0800a099
 80085c8:	0800a06c 	.word	0x0800a06c
 80085cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80085d0:	6018      	str	r0, [r3, #0]
 80085d2:	9b03      	ldr	r3, [sp, #12]
 80085d4:	2b0e      	cmp	r3, #14
 80085d6:	f200 80a1 	bhi.w	800871c <_dtoa_r+0x444>
 80085da:	2c00      	cmp	r4, #0
 80085dc:	f000 809e 	beq.w	800871c <_dtoa_r+0x444>
 80085e0:	2f00      	cmp	r7, #0
 80085e2:	dd33      	ble.n	800864c <_dtoa_r+0x374>
 80085e4:	4b9c      	ldr	r3, [pc, #624]	@ (8008858 <_dtoa_r+0x580>)
 80085e6:	f007 020f 	and.w	r2, r7, #15
 80085ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085ee:	ed93 7b00 	vldr	d7, [r3]
 80085f2:	05f8      	lsls	r0, r7, #23
 80085f4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80085f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80085fc:	d516      	bpl.n	800862c <_dtoa_r+0x354>
 80085fe:	4b97      	ldr	r3, [pc, #604]	@ (800885c <_dtoa_r+0x584>)
 8008600:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008608:	f7f8 f920 	bl	800084c <__aeabi_ddiv>
 800860c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008610:	f004 040f 	and.w	r4, r4, #15
 8008614:	2603      	movs	r6, #3
 8008616:	4d91      	ldr	r5, [pc, #580]	@ (800885c <_dtoa_r+0x584>)
 8008618:	b954      	cbnz	r4, 8008630 <_dtoa_r+0x358>
 800861a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800861e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008622:	f7f8 f913 	bl	800084c <__aeabi_ddiv>
 8008626:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800862a:	e028      	b.n	800867e <_dtoa_r+0x3a6>
 800862c:	2602      	movs	r6, #2
 800862e:	e7f2      	b.n	8008616 <_dtoa_r+0x33e>
 8008630:	07e1      	lsls	r1, r4, #31
 8008632:	d508      	bpl.n	8008646 <_dtoa_r+0x36e>
 8008634:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008638:	e9d5 2300 	ldrd	r2, r3, [r5]
 800863c:	f7f7 ffdc 	bl	80005f8 <__aeabi_dmul>
 8008640:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008644:	3601      	adds	r6, #1
 8008646:	1064      	asrs	r4, r4, #1
 8008648:	3508      	adds	r5, #8
 800864a:	e7e5      	b.n	8008618 <_dtoa_r+0x340>
 800864c:	f000 80af 	beq.w	80087ae <_dtoa_r+0x4d6>
 8008650:	427c      	negs	r4, r7
 8008652:	4b81      	ldr	r3, [pc, #516]	@ (8008858 <_dtoa_r+0x580>)
 8008654:	4d81      	ldr	r5, [pc, #516]	@ (800885c <_dtoa_r+0x584>)
 8008656:	f004 020f 	and.w	r2, r4, #15
 800865a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800865e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008662:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008666:	f7f7 ffc7 	bl	80005f8 <__aeabi_dmul>
 800866a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800866e:	1124      	asrs	r4, r4, #4
 8008670:	2300      	movs	r3, #0
 8008672:	2602      	movs	r6, #2
 8008674:	2c00      	cmp	r4, #0
 8008676:	f040 808f 	bne.w	8008798 <_dtoa_r+0x4c0>
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1d3      	bne.n	8008626 <_dtoa_r+0x34e>
 800867e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008680:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008684:	2b00      	cmp	r3, #0
 8008686:	f000 8094 	beq.w	80087b2 <_dtoa_r+0x4da>
 800868a:	4b75      	ldr	r3, [pc, #468]	@ (8008860 <_dtoa_r+0x588>)
 800868c:	2200      	movs	r2, #0
 800868e:	4620      	mov	r0, r4
 8008690:	4629      	mov	r1, r5
 8008692:	f7f8 fa23 	bl	8000adc <__aeabi_dcmplt>
 8008696:	2800      	cmp	r0, #0
 8008698:	f000 808b 	beq.w	80087b2 <_dtoa_r+0x4da>
 800869c:	9b03      	ldr	r3, [sp, #12]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	f000 8087 	beq.w	80087b2 <_dtoa_r+0x4da>
 80086a4:	f1bb 0f00 	cmp.w	fp, #0
 80086a8:	dd34      	ble.n	8008714 <_dtoa_r+0x43c>
 80086aa:	4620      	mov	r0, r4
 80086ac:	4b6d      	ldr	r3, [pc, #436]	@ (8008864 <_dtoa_r+0x58c>)
 80086ae:	2200      	movs	r2, #0
 80086b0:	4629      	mov	r1, r5
 80086b2:	f7f7 ffa1 	bl	80005f8 <__aeabi_dmul>
 80086b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086ba:	f107 38ff 	add.w	r8, r7, #4294967295
 80086be:	3601      	adds	r6, #1
 80086c0:	465c      	mov	r4, fp
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7f7 ff2e 	bl	8000524 <__aeabi_i2d>
 80086c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086cc:	f7f7 ff94 	bl	80005f8 <__aeabi_dmul>
 80086d0:	4b65      	ldr	r3, [pc, #404]	@ (8008868 <_dtoa_r+0x590>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	f7f7 fdda 	bl	800028c <__adddf3>
 80086d8:	4605      	mov	r5, r0
 80086da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80086de:	2c00      	cmp	r4, #0
 80086e0:	d16a      	bne.n	80087b8 <_dtoa_r+0x4e0>
 80086e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086e6:	4b61      	ldr	r3, [pc, #388]	@ (800886c <_dtoa_r+0x594>)
 80086e8:	2200      	movs	r2, #0
 80086ea:	f7f7 fdcd 	bl	8000288 <__aeabi_dsub>
 80086ee:	4602      	mov	r2, r0
 80086f0:	460b      	mov	r3, r1
 80086f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80086f6:	462a      	mov	r2, r5
 80086f8:	4633      	mov	r3, r6
 80086fa:	f7f8 fa0d 	bl	8000b18 <__aeabi_dcmpgt>
 80086fe:	2800      	cmp	r0, #0
 8008700:	f040 8298 	bne.w	8008c34 <_dtoa_r+0x95c>
 8008704:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008708:	462a      	mov	r2, r5
 800870a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800870e:	f7f8 f9e5 	bl	8000adc <__aeabi_dcmplt>
 8008712:	bb38      	cbnz	r0, 8008764 <_dtoa_r+0x48c>
 8008714:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008718:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800871c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800871e:	2b00      	cmp	r3, #0
 8008720:	f2c0 8157 	blt.w	80089d2 <_dtoa_r+0x6fa>
 8008724:	2f0e      	cmp	r7, #14
 8008726:	f300 8154 	bgt.w	80089d2 <_dtoa_r+0x6fa>
 800872a:	4b4b      	ldr	r3, [pc, #300]	@ (8008858 <_dtoa_r+0x580>)
 800872c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008730:	ed93 7b00 	vldr	d7, [r3]
 8008734:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008736:	2b00      	cmp	r3, #0
 8008738:	ed8d 7b00 	vstr	d7, [sp]
 800873c:	f280 80e5 	bge.w	800890a <_dtoa_r+0x632>
 8008740:	9b03      	ldr	r3, [sp, #12]
 8008742:	2b00      	cmp	r3, #0
 8008744:	f300 80e1 	bgt.w	800890a <_dtoa_r+0x632>
 8008748:	d10c      	bne.n	8008764 <_dtoa_r+0x48c>
 800874a:	4b48      	ldr	r3, [pc, #288]	@ (800886c <_dtoa_r+0x594>)
 800874c:	2200      	movs	r2, #0
 800874e:	ec51 0b17 	vmov	r0, r1, d7
 8008752:	f7f7 ff51 	bl	80005f8 <__aeabi_dmul>
 8008756:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800875a:	f7f8 f9d3 	bl	8000b04 <__aeabi_dcmpge>
 800875e:	2800      	cmp	r0, #0
 8008760:	f000 8266 	beq.w	8008c30 <_dtoa_r+0x958>
 8008764:	2400      	movs	r4, #0
 8008766:	4625      	mov	r5, r4
 8008768:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800876a:	4656      	mov	r6, sl
 800876c:	ea6f 0803 	mvn.w	r8, r3
 8008770:	2700      	movs	r7, #0
 8008772:	4621      	mov	r1, r4
 8008774:	4648      	mov	r0, r9
 8008776:	f000 fcbf 	bl	80090f8 <_Bfree>
 800877a:	2d00      	cmp	r5, #0
 800877c:	f000 80bd 	beq.w	80088fa <_dtoa_r+0x622>
 8008780:	b12f      	cbz	r7, 800878e <_dtoa_r+0x4b6>
 8008782:	42af      	cmp	r7, r5
 8008784:	d003      	beq.n	800878e <_dtoa_r+0x4b6>
 8008786:	4639      	mov	r1, r7
 8008788:	4648      	mov	r0, r9
 800878a:	f000 fcb5 	bl	80090f8 <_Bfree>
 800878e:	4629      	mov	r1, r5
 8008790:	4648      	mov	r0, r9
 8008792:	f000 fcb1 	bl	80090f8 <_Bfree>
 8008796:	e0b0      	b.n	80088fa <_dtoa_r+0x622>
 8008798:	07e2      	lsls	r2, r4, #31
 800879a:	d505      	bpl.n	80087a8 <_dtoa_r+0x4d0>
 800879c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80087a0:	f7f7 ff2a 	bl	80005f8 <__aeabi_dmul>
 80087a4:	3601      	adds	r6, #1
 80087a6:	2301      	movs	r3, #1
 80087a8:	1064      	asrs	r4, r4, #1
 80087aa:	3508      	adds	r5, #8
 80087ac:	e762      	b.n	8008674 <_dtoa_r+0x39c>
 80087ae:	2602      	movs	r6, #2
 80087b0:	e765      	b.n	800867e <_dtoa_r+0x3a6>
 80087b2:	9c03      	ldr	r4, [sp, #12]
 80087b4:	46b8      	mov	r8, r7
 80087b6:	e784      	b.n	80086c2 <_dtoa_r+0x3ea>
 80087b8:	4b27      	ldr	r3, [pc, #156]	@ (8008858 <_dtoa_r+0x580>)
 80087ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80087bc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80087c0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80087c4:	4454      	add	r4, sl
 80087c6:	2900      	cmp	r1, #0
 80087c8:	d054      	beq.n	8008874 <_dtoa_r+0x59c>
 80087ca:	4929      	ldr	r1, [pc, #164]	@ (8008870 <_dtoa_r+0x598>)
 80087cc:	2000      	movs	r0, #0
 80087ce:	f7f8 f83d 	bl	800084c <__aeabi_ddiv>
 80087d2:	4633      	mov	r3, r6
 80087d4:	462a      	mov	r2, r5
 80087d6:	f7f7 fd57 	bl	8000288 <__aeabi_dsub>
 80087da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80087de:	4656      	mov	r6, sl
 80087e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087e4:	f7f8 f9b8 	bl	8000b58 <__aeabi_d2iz>
 80087e8:	4605      	mov	r5, r0
 80087ea:	f7f7 fe9b 	bl	8000524 <__aeabi_i2d>
 80087ee:	4602      	mov	r2, r0
 80087f0:	460b      	mov	r3, r1
 80087f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087f6:	f7f7 fd47 	bl	8000288 <__aeabi_dsub>
 80087fa:	3530      	adds	r5, #48	@ 0x30
 80087fc:	4602      	mov	r2, r0
 80087fe:	460b      	mov	r3, r1
 8008800:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008804:	f806 5b01 	strb.w	r5, [r6], #1
 8008808:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800880c:	f7f8 f966 	bl	8000adc <__aeabi_dcmplt>
 8008810:	2800      	cmp	r0, #0
 8008812:	d172      	bne.n	80088fa <_dtoa_r+0x622>
 8008814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008818:	4911      	ldr	r1, [pc, #68]	@ (8008860 <_dtoa_r+0x588>)
 800881a:	2000      	movs	r0, #0
 800881c:	f7f7 fd34 	bl	8000288 <__aeabi_dsub>
 8008820:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008824:	f7f8 f95a 	bl	8000adc <__aeabi_dcmplt>
 8008828:	2800      	cmp	r0, #0
 800882a:	f040 80b4 	bne.w	8008996 <_dtoa_r+0x6be>
 800882e:	42a6      	cmp	r6, r4
 8008830:	f43f af70 	beq.w	8008714 <_dtoa_r+0x43c>
 8008834:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008838:	4b0a      	ldr	r3, [pc, #40]	@ (8008864 <_dtoa_r+0x58c>)
 800883a:	2200      	movs	r2, #0
 800883c:	f7f7 fedc 	bl	80005f8 <__aeabi_dmul>
 8008840:	4b08      	ldr	r3, [pc, #32]	@ (8008864 <_dtoa_r+0x58c>)
 8008842:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008846:	2200      	movs	r2, #0
 8008848:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800884c:	f7f7 fed4 	bl	80005f8 <__aeabi_dmul>
 8008850:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008854:	e7c4      	b.n	80087e0 <_dtoa_r+0x508>
 8008856:	bf00      	nop
 8008858:	0800a208 	.word	0x0800a208
 800885c:	0800a1e0 	.word	0x0800a1e0
 8008860:	3ff00000 	.word	0x3ff00000
 8008864:	40240000 	.word	0x40240000
 8008868:	401c0000 	.word	0x401c0000
 800886c:	40140000 	.word	0x40140000
 8008870:	3fe00000 	.word	0x3fe00000
 8008874:	4631      	mov	r1, r6
 8008876:	4628      	mov	r0, r5
 8008878:	f7f7 febe 	bl	80005f8 <__aeabi_dmul>
 800887c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008880:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008882:	4656      	mov	r6, sl
 8008884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008888:	f7f8 f966 	bl	8000b58 <__aeabi_d2iz>
 800888c:	4605      	mov	r5, r0
 800888e:	f7f7 fe49 	bl	8000524 <__aeabi_i2d>
 8008892:	4602      	mov	r2, r0
 8008894:	460b      	mov	r3, r1
 8008896:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800889a:	f7f7 fcf5 	bl	8000288 <__aeabi_dsub>
 800889e:	3530      	adds	r5, #48	@ 0x30
 80088a0:	f806 5b01 	strb.w	r5, [r6], #1
 80088a4:	4602      	mov	r2, r0
 80088a6:	460b      	mov	r3, r1
 80088a8:	42a6      	cmp	r6, r4
 80088aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80088ae:	f04f 0200 	mov.w	r2, #0
 80088b2:	d124      	bne.n	80088fe <_dtoa_r+0x626>
 80088b4:	4baf      	ldr	r3, [pc, #700]	@ (8008b74 <_dtoa_r+0x89c>)
 80088b6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80088ba:	f7f7 fce7 	bl	800028c <__adddf3>
 80088be:	4602      	mov	r2, r0
 80088c0:	460b      	mov	r3, r1
 80088c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088c6:	f7f8 f927 	bl	8000b18 <__aeabi_dcmpgt>
 80088ca:	2800      	cmp	r0, #0
 80088cc:	d163      	bne.n	8008996 <_dtoa_r+0x6be>
 80088ce:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80088d2:	49a8      	ldr	r1, [pc, #672]	@ (8008b74 <_dtoa_r+0x89c>)
 80088d4:	2000      	movs	r0, #0
 80088d6:	f7f7 fcd7 	bl	8000288 <__aeabi_dsub>
 80088da:	4602      	mov	r2, r0
 80088dc:	460b      	mov	r3, r1
 80088de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80088e2:	f7f8 f8fb 	bl	8000adc <__aeabi_dcmplt>
 80088e6:	2800      	cmp	r0, #0
 80088e8:	f43f af14 	beq.w	8008714 <_dtoa_r+0x43c>
 80088ec:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80088ee:	1e73      	subs	r3, r6, #1
 80088f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80088f2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80088f6:	2b30      	cmp	r3, #48	@ 0x30
 80088f8:	d0f8      	beq.n	80088ec <_dtoa_r+0x614>
 80088fa:	4647      	mov	r7, r8
 80088fc:	e03b      	b.n	8008976 <_dtoa_r+0x69e>
 80088fe:	4b9e      	ldr	r3, [pc, #632]	@ (8008b78 <_dtoa_r+0x8a0>)
 8008900:	f7f7 fe7a 	bl	80005f8 <__aeabi_dmul>
 8008904:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008908:	e7bc      	b.n	8008884 <_dtoa_r+0x5ac>
 800890a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800890e:	4656      	mov	r6, sl
 8008910:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008914:	4620      	mov	r0, r4
 8008916:	4629      	mov	r1, r5
 8008918:	f7f7 ff98 	bl	800084c <__aeabi_ddiv>
 800891c:	f7f8 f91c 	bl	8000b58 <__aeabi_d2iz>
 8008920:	4680      	mov	r8, r0
 8008922:	f7f7 fdff 	bl	8000524 <__aeabi_i2d>
 8008926:	e9dd 2300 	ldrd	r2, r3, [sp]
 800892a:	f7f7 fe65 	bl	80005f8 <__aeabi_dmul>
 800892e:	4602      	mov	r2, r0
 8008930:	460b      	mov	r3, r1
 8008932:	4620      	mov	r0, r4
 8008934:	4629      	mov	r1, r5
 8008936:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800893a:	f7f7 fca5 	bl	8000288 <__aeabi_dsub>
 800893e:	f806 4b01 	strb.w	r4, [r6], #1
 8008942:	9d03      	ldr	r5, [sp, #12]
 8008944:	eba6 040a 	sub.w	r4, r6, sl
 8008948:	42a5      	cmp	r5, r4
 800894a:	4602      	mov	r2, r0
 800894c:	460b      	mov	r3, r1
 800894e:	d133      	bne.n	80089b8 <_dtoa_r+0x6e0>
 8008950:	f7f7 fc9c 	bl	800028c <__adddf3>
 8008954:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008958:	4604      	mov	r4, r0
 800895a:	460d      	mov	r5, r1
 800895c:	f7f8 f8dc 	bl	8000b18 <__aeabi_dcmpgt>
 8008960:	b9c0      	cbnz	r0, 8008994 <_dtoa_r+0x6bc>
 8008962:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008966:	4620      	mov	r0, r4
 8008968:	4629      	mov	r1, r5
 800896a:	f7f8 f8ad 	bl	8000ac8 <__aeabi_dcmpeq>
 800896e:	b110      	cbz	r0, 8008976 <_dtoa_r+0x69e>
 8008970:	f018 0f01 	tst.w	r8, #1
 8008974:	d10e      	bne.n	8008994 <_dtoa_r+0x6bc>
 8008976:	9902      	ldr	r1, [sp, #8]
 8008978:	4648      	mov	r0, r9
 800897a:	f000 fbbd 	bl	80090f8 <_Bfree>
 800897e:	2300      	movs	r3, #0
 8008980:	7033      	strb	r3, [r6, #0]
 8008982:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008984:	3701      	adds	r7, #1
 8008986:	601f      	str	r7, [r3, #0]
 8008988:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800898a:	2b00      	cmp	r3, #0
 800898c:	f000 824b 	beq.w	8008e26 <_dtoa_r+0xb4e>
 8008990:	601e      	str	r6, [r3, #0]
 8008992:	e248      	b.n	8008e26 <_dtoa_r+0xb4e>
 8008994:	46b8      	mov	r8, r7
 8008996:	4633      	mov	r3, r6
 8008998:	461e      	mov	r6, r3
 800899a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800899e:	2a39      	cmp	r2, #57	@ 0x39
 80089a0:	d106      	bne.n	80089b0 <_dtoa_r+0x6d8>
 80089a2:	459a      	cmp	sl, r3
 80089a4:	d1f8      	bne.n	8008998 <_dtoa_r+0x6c0>
 80089a6:	2230      	movs	r2, #48	@ 0x30
 80089a8:	f108 0801 	add.w	r8, r8, #1
 80089ac:	f88a 2000 	strb.w	r2, [sl]
 80089b0:	781a      	ldrb	r2, [r3, #0]
 80089b2:	3201      	adds	r2, #1
 80089b4:	701a      	strb	r2, [r3, #0]
 80089b6:	e7a0      	b.n	80088fa <_dtoa_r+0x622>
 80089b8:	4b6f      	ldr	r3, [pc, #444]	@ (8008b78 <_dtoa_r+0x8a0>)
 80089ba:	2200      	movs	r2, #0
 80089bc:	f7f7 fe1c 	bl	80005f8 <__aeabi_dmul>
 80089c0:	2200      	movs	r2, #0
 80089c2:	2300      	movs	r3, #0
 80089c4:	4604      	mov	r4, r0
 80089c6:	460d      	mov	r5, r1
 80089c8:	f7f8 f87e 	bl	8000ac8 <__aeabi_dcmpeq>
 80089cc:	2800      	cmp	r0, #0
 80089ce:	d09f      	beq.n	8008910 <_dtoa_r+0x638>
 80089d0:	e7d1      	b.n	8008976 <_dtoa_r+0x69e>
 80089d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089d4:	2a00      	cmp	r2, #0
 80089d6:	f000 80ea 	beq.w	8008bae <_dtoa_r+0x8d6>
 80089da:	9a07      	ldr	r2, [sp, #28]
 80089dc:	2a01      	cmp	r2, #1
 80089de:	f300 80cd 	bgt.w	8008b7c <_dtoa_r+0x8a4>
 80089e2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80089e4:	2a00      	cmp	r2, #0
 80089e6:	f000 80c1 	beq.w	8008b6c <_dtoa_r+0x894>
 80089ea:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80089ee:	9c08      	ldr	r4, [sp, #32]
 80089f0:	9e00      	ldr	r6, [sp, #0]
 80089f2:	9a00      	ldr	r2, [sp, #0]
 80089f4:	441a      	add	r2, r3
 80089f6:	9200      	str	r2, [sp, #0]
 80089f8:	9a06      	ldr	r2, [sp, #24]
 80089fa:	2101      	movs	r1, #1
 80089fc:	441a      	add	r2, r3
 80089fe:	4648      	mov	r0, r9
 8008a00:	9206      	str	r2, [sp, #24]
 8008a02:	f000 fc2d 	bl	8009260 <__i2b>
 8008a06:	4605      	mov	r5, r0
 8008a08:	b166      	cbz	r6, 8008a24 <_dtoa_r+0x74c>
 8008a0a:	9b06      	ldr	r3, [sp, #24]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	dd09      	ble.n	8008a24 <_dtoa_r+0x74c>
 8008a10:	42b3      	cmp	r3, r6
 8008a12:	9a00      	ldr	r2, [sp, #0]
 8008a14:	bfa8      	it	ge
 8008a16:	4633      	movge	r3, r6
 8008a18:	1ad2      	subs	r2, r2, r3
 8008a1a:	9200      	str	r2, [sp, #0]
 8008a1c:	9a06      	ldr	r2, [sp, #24]
 8008a1e:	1af6      	subs	r6, r6, r3
 8008a20:	1ad3      	subs	r3, r2, r3
 8008a22:	9306      	str	r3, [sp, #24]
 8008a24:	9b08      	ldr	r3, [sp, #32]
 8008a26:	b30b      	cbz	r3, 8008a6c <_dtoa_r+0x794>
 8008a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	f000 80c6 	beq.w	8008bbc <_dtoa_r+0x8e4>
 8008a30:	2c00      	cmp	r4, #0
 8008a32:	f000 80c0 	beq.w	8008bb6 <_dtoa_r+0x8de>
 8008a36:	4629      	mov	r1, r5
 8008a38:	4622      	mov	r2, r4
 8008a3a:	4648      	mov	r0, r9
 8008a3c:	f000 fcc8 	bl	80093d0 <__pow5mult>
 8008a40:	9a02      	ldr	r2, [sp, #8]
 8008a42:	4601      	mov	r1, r0
 8008a44:	4605      	mov	r5, r0
 8008a46:	4648      	mov	r0, r9
 8008a48:	f000 fc20 	bl	800928c <__multiply>
 8008a4c:	9902      	ldr	r1, [sp, #8]
 8008a4e:	4680      	mov	r8, r0
 8008a50:	4648      	mov	r0, r9
 8008a52:	f000 fb51 	bl	80090f8 <_Bfree>
 8008a56:	9b08      	ldr	r3, [sp, #32]
 8008a58:	1b1b      	subs	r3, r3, r4
 8008a5a:	9308      	str	r3, [sp, #32]
 8008a5c:	f000 80b1 	beq.w	8008bc2 <_dtoa_r+0x8ea>
 8008a60:	9a08      	ldr	r2, [sp, #32]
 8008a62:	4641      	mov	r1, r8
 8008a64:	4648      	mov	r0, r9
 8008a66:	f000 fcb3 	bl	80093d0 <__pow5mult>
 8008a6a:	9002      	str	r0, [sp, #8]
 8008a6c:	2101      	movs	r1, #1
 8008a6e:	4648      	mov	r0, r9
 8008a70:	f000 fbf6 	bl	8009260 <__i2b>
 8008a74:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a76:	4604      	mov	r4, r0
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 81d8 	beq.w	8008e2e <_dtoa_r+0xb56>
 8008a7e:	461a      	mov	r2, r3
 8008a80:	4601      	mov	r1, r0
 8008a82:	4648      	mov	r0, r9
 8008a84:	f000 fca4 	bl	80093d0 <__pow5mult>
 8008a88:	9b07      	ldr	r3, [sp, #28]
 8008a8a:	2b01      	cmp	r3, #1
 8008a8c:	4604      	mov	r4, r0
 8008a8e:	f300 809f 	bgt.w	8008bd0 <_dtoa_r+0x8f8>
 8008a92:	9b04      	ldr	r3, [sp, #16]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	f040 8097 	bne.w	8008bc8 <_dtoa_r+0x8f0>
 8008a9a:	9b05      	ldr	r3, [sp, #20]
 8008a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f040 8093 	bne.w	8008bcc <_dtoa_r+0x8f4>
 8008aa6:	9b05      	ldr	r3, [sp, #20]
 8008aa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008aac:	0d1b      	lsrs	r3, r3, #20
 8008aae:	051b      	lsls	r3, r3, #20
 8008ab0:	b133      	cbz	r3, 8008ac0 <_dtoa_r+0x7e8>
 8008ab2:	9b00      	ldr	r3, [sp, #0]
 8008ab4:	3301      	adds	r3, #1
 8008ab6:	9300      	str	r3, [sp, #0]
 8008ab8:	9b06      	ldr	r3, [sp, #24]
 8008aba:	3301      	adds	r3, #1
 8008abc:	9306      	str	r3, [sp, #24]
 8008abe:	2301      	movs	r3, #1
 8008ac0:	9308      	str	r3, [sp, #32]
 8008ac2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	f000 81b8 	beq.w	8008e3a <_dtoa_r+0xb62>
 8008aca:	6923      	ldr	r3, [r4, #16]
 8008acc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008ad0:	6918      	ldr	r0, [r3, #16]
 8008ad2:	f000 fb79 	bl	80091c8 <__hi0bits>
 8008ad6:	f1c0 0020 	rsb	r0, r0, #32
 8008ada:	9b06      	ldr	r3, [sp, #24]
 8008adc:	4418      	add	r0, r3
 8008ade:	f010 001f 	ands.w	r0, r0, #31
 8008ae2:	f000 8082 	beq.w	8008bea <_dtoa_r+0x912>
 8008ae6:	f1c0 0320 	rsb	r3, r0, #32
 8008aea:	2b04      	cmp	r3, #4
 8008aec:	dd73      	ble.n	8008bd6 <_dtoa_r+0x8fe>
 8008aee:	9b00      	ldr	r3, [sp, #0]
 8008af0:	f1c0 001c 	rsb	r0, r0, #28
 8008af4:	4403      	add	r3, r0
 8008af6:	9300      	str	r3, [sp, #0]
 8008af8:	9b06      	ldr	r3, [sp, #24]
 8008afa:	4403      	add	r3, r0
 8008afc:	4406      	add	r6, r0
 8008afe:	9306      	str	r3, [sp, #24]
 8008b00:	9b00      	ldr	r3, [sp, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	dd05      	ble.n	8008b12 <_dtoa_r+0x83a>
 8008b06:	9902      	ldr	r1, [sp, #8]
 8008b08:	461a      	mov	r2, r3
 8008b0a:	4648      	mov	r0, r9
 8008b0c:	f000 fcba 	bl	8009484 <__lshift>
 8008b10:	9002      	str	r0, [sp, #8]
 8008b12:	9b06      	ldr	r3, [sp, #24]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	dd05      	ble.n	8008b24 <_dtoa_r+0x84c>
 8008b18:	4621      	mov	r1, r4
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	4648      	mov	r0, r9
 8008b1e:	f000 fcb1 	bl	8009484 <__lshift>
 8008b22:	4604      	mov	r4, r0
 8008b24:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d061      	beq.n	8008bee <_dtoa_r+0x916>
 8008b2a:	9802      	ldr	r0, [sp, #8]
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	f000 fd15 	bl	800955c <__mcmp>
 8008b32:	2800      	cmp	r0, #0
 8008b34:	da5b      	bge.n	8008bee <_dtoa_r+0x916>
 8008b36:	2300      	movs	r3, #0
 8008b38:	9902      	ldr	r1, [sp, #8]
 8008b3a:	220a      	movs	r2, #10
 8008b3c:	4648      	mov	r0, r9
 8008b3e:	f000 fafd 	bl	800913c <__multadd>
 8008b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b44:	9002      	str	r0, [sp, #8]
 8008b46:	f107 38ff 	add.w	r8, r7, #4294967295
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	f000 8177 	beq.w	8008e3e <_dtoa_r+0xb66>
 8008b50:	4629      	mov	r1, r5
 8008b52:	2300      	movs	r3, #0
 8008b54:	220a      	movs	r2, #10
 8008b56:	4648      	mov	r0, r9
 8008b58:	f000 faf0 	bl	800913c <__multadd>
 8008b5c:	f1bb 0f00 	cmp.w	fp, #0
 8008b60:	4605      	mov	r5, r0
 8008b62:	dc6f      	bgt.n	8008c44 <_dtoa_r+0x96c>
 8008b64:	9b07      	ldr	r3, [sp, #28]
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	dc49      	bgt.n	8008bfe <_dtoa_r+0x926>
 8008b6a:	e06b      	b.n	8008c44 <_dtoa_r+0x96c>
 8008b6c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b6e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008b72:	e73c      	b.n	80089ee <_dtoa_r+0x716>
 8008b74:	3fe00000 	.word	0x3fe00000
 8008b78:	40240000 	.word	0x40240000
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	1e5c      	subs	r4, r3, #1
 8008b80:	9b08      	ldr	r3, [sp, #32]
 8008b82:	42a3      	cmp	r3, r4
 8008b84:	db09      	blt.n	8008b9a <_dtoa_r+0x8c2>
 8008b86:	1b1c      	subs	r4, r3, r4
 8008b88:	9b03      	ldr	r3, [sp, #12]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f6bf af30 	bge.w	80089f0 <_dtoa_r+0x718>
 8008b90:	9b00      	ldr	r3, [sp, #0]
 8008b92:	9a03      	ldr	r2, [sp, #12]
 8008b94:	1a9e      	subs	r6, r3, r2
 8008b96:	2300      	movs	r3, #0
 8008b98:	e72b      	b.n	80089f2 <_dtoa_r+0x71a>
 8008b9a:	9b08      	ldr	r3, [sp, #32]
 8008b9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b9e:	9408      	str	r4, [sp, #32]
 8008ba0:	1ae3      	subs	r3, r4, r3
 8008ba2:	441a      	add	r2, r3
 8008ba4:	9e00      	ldr	r6, [sp, #0]
 8008ba6:	9b03      	ldr	r3, [sp, #12]
 8008ba8:	920d      	str	r2, [sp, #52]	@ 0x34
 8008baa:	2400      	movs	r4, #0
 8008bac:	e721      	b.n	80089f2 <_dtoa_r+0x71a>
 8008bae:	9c08      	ldr	r4, [sp, #32]
 8008bb0:	9e00      	ldr	r6, [sp, #0]
 8008bb2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008bb4:	e728      	b.n	8008a08 <_dtoa_r+0x730>
 8008bb6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008bba:	e751      	b.n	8008a60 <_dtoa_r+0x788>
 8008bbc:	9a08      	ldr	r2, [sp, #32]
 8008bbe:	9902      	ldr	r1, [sp, #8]
 8008bc0:	e750      	b.n	8008a64 <_dtoa_r+0x78c>
 8008bc2:	f8cd 8008 	str.w	r8, [sp, #8]
 8008bc6:	e751      	b.n	8008a6c <_dtoa_r+0x794>
 8008bc8:	2300      	movs	r3, #0
 8008bca:	e779      	b.n	8008ac0 <_dtoa_r+0x7e8>
 8008bcc:	9b04      	ldr	r3, [sp, #16]
 8008bce:	e777      	b.n	8008ac0 <_dtoa_r+0x7e8>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	9308      	str	r3, [sp, #32]
 8008bd4:	e779      	b.n	8008aca <_dtoa_r+0x7f2>
 8008bd6:	d093      	beq.n	8008b00 <_dtoa_r+0x828>
 8008bd8:	9a00      	ldr	r2, [sp, #0]
 8008bda:	331c      	adds	r3, #28
 8008bdc:	441a      	add	r2, r3
 8008bde:	9200      	str	r2, [sp, #0]
 8008be0:	9a06      	ldr	r2, [sp, #24]
 8008be2:	441a      	add	r2, r3
 8008be4:	441e      	add	r6, r3
 8008be6:	9206      	str	r2, [sp, #24]
 8008be8:	e78a      	b.n	8008b00 <_dtoa_r+0x828>
 8008bea:	4603      	mov	r3, r0
 8008bec:	e7f4      	b.n	8008bd8 <_dtoa_r+0x900>
 8008bee:	9b03      	ldr	r3, [sp, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	46b8      	mov	r8, r7
 8008bf4:	dc20      	bgt.n	8008c38 <_dtoa_r+0x960>
 8008bf6:	469b      	mov	fp, r3
 8008bf8:	9b07      	ldr	r3, [sp, #28]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	dd1e      	ble.n	8008c3c <_dtoa_r+0x964>
 8008bfe:	f1bb 0f00 	cmp.w	fp, #0
 8008c02:	f47f adb1 	bne.w	8008768 <_dtoa_r+0x490>
 8008c06:	4621      	mov	r1, r4
 8008c08:	465b      	mov	r3, fp
 8008c0a:	2205      	movs	r2, #5
 8008c0c:	4648      	mov	r0, r9
 8008c0e:	f000 fa95 	bl	800913c <__multadd>
 8008c12:	4601      	mov	r1, r0
 8008c14:	4604      	mov	r4, r0
 8008c16:	9802      	ldr	r0, [sp, #8]
 8008c18:	f000 fca0 	bl	800955c <__mcmp>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	f77f ada3 	ble.w	8008768 <_dtoa_r+0x490>
 8008c22:	4656      	mov	r6, sl
 8008c24:	2331      	movs	r3, #49	@ 0x31
 8008c26:	f806 3b01 	strb.w	r3, [r6], #1
 8008c2a:	f108 0801 	add.w	r8, r8, #1
 8008c2e:	e59f      	b.n	8008770 <_dtoa_r+0x498>
 8008c30:	9c03      	ldr	r4, [sp, #12]
 8008c32:	46b8      	mov	r8, r7
 8008c34:	4625      	mov	r5, r4
 8008c36:	e7f4      	b.n	8008c22 <_dtoa_r+0x94a>
 8008c38:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008c3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	f000 8101 	beq.w	8008e46 <_dtoa_r+0xb6e>
 8008c44:	2e00      	cmp	r6, #0
 8008c46:	dd05      	ble.n	8008c54 <_dtoa_r+0x97c>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	4632      	mov	r2, r6
 8008c4c:	4648      	mov	r0, r9
 8008c4e:	f000 fc19 	bl	8009484 <__lshift>
 8008c52:	4605      	mov	r5, r0
 8008c54:	9b08      	ldr	r3, [sp, #32]
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d05c      	beq.n	8008d14 <_dtoa_r+0xa3c>
 8008c5a:	6869      	ldr	r1, [r5, #4]
 8008c5c:	4648      	mov	r0, r9
 8008c5e:	f000 fa0b 	bl	8009078 <_Balloc>
 8008c62:	4606      	mov	r6, r0
 8008c64:	b928      	cbnz	r0, 8008c72 <_dtoa_r+0x99a>
 8008c66:	4b82      	ldr	r3, [pc, #520]	@ (8008e70 <_dtoa_r+0xb98>)
 8008c68:	4602      	mov	r2, r0
 8008c6a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008c6e:	f7ff bb4a 	b.w	8008306 <_dtoa_r+0x2e>
 8008c72:	692a      	ldr	r2, [r5, #16]
 8008c74:	3202      	adds	r2, #2
 8008c76:	0092      	lsls	r2, r2, #2
 8008c78:	f105 010c 	add.w	r1, r5, #12
 8008c7c:	300c      	adds	r0, #12
 8008c7e:	f7ff fa92 	bl	80081a6 <memcpy>
 8008c82:	2201      	movs	r2, #1
 8008c84:	4631      	mov	r1, r6
 8008c86:	4648      	mov	r0, r9
 8008c88:	f000 fbfc 	bl	8009484 <__lshift>
 8008c8c:	f10a 0301 	add.w	r3, sl, #1
 8008c90:	9300      	str	r3, [sp, #0]
 8008c92:	eb0a 030b 	add.w	r3, sl, fp
 8008c96:	9308      	str	r3, [sp, #32]
 8008c98:	9b04      	ldr	r3, [sp, #16]
 8008c9a:	f003 0301 	and.w	r3, r3, #1
 8008c9e:	462f      	mov	r7, r5
 8008ca0:	9306      	str	r3, [sp, #24]
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	9b00      	ldr	r3, [sp, #0]
 8008ca6:	9802      	ldr	r0, [sp, #8]
 8008ca8:	4621      	mov	r1, r4
 8008caa:	f103 3bff 	add.w	fp, r3, #4294967295
 8008cae:	f7ff fa88 	bl	80081c2 <quorem>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	3330      	adds	r3, #48	@ 0x30
 8008cb6:	9003      	str	r0, [sp, #12]
 8008cb8:	4639      	mov	r1, r7
 8008cba:	9802      	ldr	r0, [sp, #8]
 8008cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cbe:	f000 fc4d 	bl	800955c <__mcmp>
 8008cc2:	462a      	mov	r2, r5
 8008cc4:	9004      	str	r0, [sp, #16]
 8008cc6:	4621      	mov	r1, r4
 8008cc8:	4648      	mov	r0, r9
 8008cca:	f000 fc63 	bl	8009594 <__mdiff>
 8008cce:	68c2      	ldr	r2, [r0, #12]
 8008cd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cd2:	4606      	mov	r6, r0
 8008cd4:	bb02      	cbnz	r2, 8008d18 <_dtoa_r+0xa40>
 8008cd6:	4601      	mov	r1, r0
 8008cd8:	9802      	ldr	r0, [sp, #8]
 8008cda:	f000 fc3f 	bl	800955c <__mcmp>
 8008cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce0:	4602      	mov	r2, r0
 8008ce2:	4631      	mov	r1, r6
 8008ce4:	4648      	mov	r0, r9
 8008ce6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ce8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cea:	f000 fa05 	bl	80090f8 <_Bfree>
 8008cee:	9b07      	ldr	r3, [sp, #28]
 8008cf0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008cf2:	9e00      	ldr	r6, [sp, #0]
 8008cf4:	ea42 0103 	orr.w	r1, r2, r3
 8008cf8:	9b06      	ldr	r3, [sp, #24]
 8008cfa:	4319      	orrs	r1, r3
 8008cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cfe:	d10d      	bne.n	8008d1c <_dtoa_r+0xa44>
 8008d00:	2b39      	cmp	r3, #57	@ 0x39
 8008d02:	d027      	beq.n	8008d54 <_dtoa_r+0xa7c>
 8008d04:	9a04      	ldr	r2, [sp, #16]
 8008d06:	2a00      	cmp	r2, #0
 8008d08:	dd01      	ble.n	8008d0e <_dtoa_r+0xa36>
 8008d0a:	9b03      	ldr	r3, [sp, #12]
 8008d0c:	3331      	adds	r3, #49	@ 0x31
 8008d0e:	f88b 3000 	strb.w	r3, [fp]
 8008d12:	e52e      	b.n	8008772 <_dtoa_r+0x49a>
 8008d14:	4628      	mov	r0, r5
 8008d16:	e7b9      	b.n	8008c8c <_dtoa_r+0x9b4>
 8008d18:	2201      	movs	r2, #1
 8008d1a:	e7e2      	b.n	8008ce2 <_dtoa_r+0xa0a>
 8008d1c:	9904      	ldr	r1, [sp, #16]
 8008d1e:	2900      	cmp	r1, #0
 8008d20:	db04      	blt.n	8008d2c <_dtoa_r+0xa54>
 8008d22:	9807      	ldr	r0, [sp, #28]
 8008d24:	4301      	orrs	r1, r0
 8008d26:	9806      	ldr	r0, [sp, #24]
 8008d28:	4301      	orrs	r1, r0
 8008d2a:	d120      	bne.n	8008d6e <_dtoa_r+0xa96>
 8008d2c:	2a00      	cmp	r2, #0
 8008d2e:	ddee      	ble.n	8008d0e <_dtoa_r+0xa36>
 8008d30:	9902      	ldr	r1, [sp, #8]
 8008d32:	9300      	str	r3, [sp, #0]
 8008d34:	2201      	movs	r2, #1
 8008d36:	4648      	mov	r0, r9
 8008d38:	f000 fba4 	bl	8009484 <__lshift>
 8008d3c:	4621      	mov	r1, r4
 8008d3e:	9002      	str	r0, [sp, #8]
 8008d40:	f000 fc0c 	bl	800955c <__mcmp>
 8008d44:	2800      	cmp	r0, #0
 8008d46:	9b00      	ldr	r3, [sp, #0]
 8008d48:	dc02      	bgt.n	8008d50 <_dtoa_r+0xa78>
 8008d4a:	d1e0      	bne.n	8008d0e <_dtoa_r+0xa36>
 8008d4c:	07da      	lsls	r2, r3, #31
 8008d4e:	d5de      	bpl.n	8008d0e <_dtoa_r+0xa36>
 8008d50:	2b39      	cmp	r3, #57	@ 0x39
 8008d52:	d1da      	bne.n	8008d0a <_dtoa_r+0xa32>
 8008d54:	2339      	movs	r3, #57	@ 0x39
 8008d56:	f88b 3000 	strb.w	r3, [fp]
 8008d5a:	4633      	mov	r3, r6
 8008d5c:	461e      	mov	r6, r3
 8008d5e:	3b01      	subs	r3, #1
 8008d60:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008d64:	2a39      	cmp	r2, #57	@ 0x39
 8008d66:	d04e      	beq.n	8008e06 <_dtoa_r+0xb2e>
 8008d68:	3201      	adds	r2, #1
 8008d6a:	701a      	strb	r2, [r3, #0]
 8008d6c:	e501      	b.n	8008772 <_dtoa_r+0x49a>
 8008d6e:	2a00      	cmp	r2, #0
 8008d70:	dd03      	ble.n	8008d7a <_dtoa_r+0xaa2>
 8008d72:	2b39      	cmp	r3, #57	@ 0x39
 8008d74:	d0ee      	beq.n	8008d54 <_dtoa_r+0xa7c>
 8008d76:	3301      	adds	r3, #1
 8008d78:	e7c9      	b.n	8008d0e <_dtoa_r+0xa36>
 8008d7a:	9a00      	ldr	r2, [sp, #0]
 8008d7c:	9908      	ldr	r1, [sp, #32]
 8008d7e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008d82:	428a      	cmp	r2, r1
 8008d84:	d028      	beq.n	8008dd8 <_dtoa_r+0xb00>
 8008d86:	9902      	ldr	r1, [sp, #8]
 8008d88:	2300      	movs	r3, #0
 8008d8a:	220a      	movs	r2, #10
 8008d8c:	4648      	mov	r0, r9
 8008d8e:	f000 f9d5 	bl	800913c <__multadd>
 8008d92:	42af      	cmp	r7, r5
 8008d94:	9002      	str	r0, [sp, #8]
 8008d96:	f04f 0300 	mov.w	r3, #0
 8008d9a:	f04f 020a 	mov.w	r2, #10
 8008d9e:	4639      	mov	r1, r7
 8008da0:	4648      	mov	r0, r9
 8008da2:	d107      	bne.n	8008db4 <_dtoa_r+0xadc>
 8008da4:	f000 f9ca 	bl	800913c <__multadd>
 8008da8:	4607      	mov	r7, r0
 8008daa:	4605      	mov	r5, r0
 8008dac:	9b00      	ldr	r3, [sp, #0]
 8008dae:	3301      	adds	r3, #1
 8008db0:	9300      	str	r3, [sp, #0]
 8008db2:	e777      	b.n	8008ca4 <_dtoa_r+0x9cc>
 8008db4:	f000 f9c2 	bl	800913c <__multadd>
 8008db8:	4629      	mov	r1, r5
 8008dba:	4607      	mov	r7, r0
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	220a      	movs	r2, #10
 8008dc0:	4648      	mov	r0, r9
 8008dc2:	f000 f9bb 	bl	800913c <__multadd>
 8008dc6:	4605      	mov	r5, r0
 8008dc8:	e7f0      	b.n	8008dac <_dtoa_r+0xad4>
 8008dca:	f1bb 0f00 	cmp.w	fp, #0
 8008dce:	bfcc      	ite	gt
 8008dd0:	465e      	movgt	r6, fp
 8008dd2:	2601      	movle	r6, #1
 8008dd4:	4456      	add	r6, sl
 8008dd6:	2700      	movs	r7, #0
 8008dd8:	9902      	ldr	r1, [sp, #8]
 8008dda:	9300      	str	r3, [sp, #0]
 8008ddc:	2201      	movs	r2, #1
 8008dde:	4648      	mov	r0, r9
 8008de0:	f000 fb50 	bl	8009484 <__lshift>
 8008de4:	4621      	mov	r1, r4
 8008de6:	9002      	str	r0, [sp, #8]
 8008de8:	f000 fbb8 	bl	800955c <__mcmp>
 8008dec:	2800      	cmp	r0, #0
 8008dee:	dcb4      	bgt.n	8008d5a <_dtoa_r+0xa82>
 8008df0:	d102      	bne.n	8008df8 <_dtoa_r+0xb20>
 8008df2:	9b00      	ldr	r3, [sp, #0]
 8008df4:	07db      	lsls	r3, r3, #31
 8008df6:	d4b0      	bmi.n	8008d5a <_dtoa_r+0xa82>
 8008df8:	4633      	mov	r3, r6
 8008dfa:	461e      	mov	r6, r3
 8008dfc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e00:	2a30      	cmp	r2, #48	@ 0x30
 8008e02:	d0fa      	beq.n	8008dfa <_dtoa_r+0xb22>
 8008e04:	e4b5      	b.n	8008772 <_dtoa_r+0x49a>
 8008e06:	459a      	cmp	sl, r3
 8008e08:	d1a8      	bne.n	8008d5c <_dtoa_r+0xa84>
 8008e0a:	2331      	movs	r3, #49	@ 0x31
 8008e0c:	f108 0801 	add.w	r8, r8, #1
 8008e10:	f88a 3000 	strb.w	r3, [sl]
 8008e14:	e4ad      	b.n	8008772 <_dtoa_r+0x49a>
 8008e16:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008e18:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008e74 <_dtoa_r+0xb9c>
 8008e1c:	b11b      	cbz	r3, 8008e26 <_dtoa_r+0xb4e>
 8008e1e:	f10a 0308 	add.w	r3, sl, #8
 8008e22:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	4650      	mov	r0, sl
 8008e28:	b017      	add	sp, #92	@ 0x5c
 8008e2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2e:	9b07      	ldr	r3, [sp, #28]
 8008e30:	2b01      	cmp	r3, #1
 8008e32:	f77f ae2e 	ble.w	8008a92 <_dtoa_r+0x7ba>
 8008e36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008e38:	9308      	str	r3, [sp, #32]
 8008e3a:	2001      	movs	r0, #1
 8008e3c:	e64d      	b.n	8008ada <_dtoa_r+0x802>
 8008e3e:	f1bb 0f00 	cmp.w	fp, #0
 8008e42:	f77f aed9 	ble.w	8008bf8 <_dtoa_r+0x920>
 8008e46:	4656      	mov	r6, sl
 8008e48:	9802      	ldr	r0, [sp, #8]
 8008e4a:	4621      	mov	r1, r4
 8008e4c:	f7ff f9b9 	bl	80081c2 <quorem>
 8008e50:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008e54:	f806 3b01 	strb.w	r3, [r6], #1
 8008e58:	eba6 020a 	sub.w	r2, r6, sl
 8008e5c:	4593      	cmp	fp, r2
 8008e5e:	ddb4      	ble.n	8008dca <_dtoa_r+0xaf2>
 8008e60:	9902      	ldr	r1, [sp, #8]
 8008e62:	2300      	movs	r3, #0
 8008e64:	220a      	movs	r2, #10
 8008e66:	4648      	mov	r0, r9
 8008e68:	f000 f968 	bl	800913c <__multadd>
 8008e6c:	9002      	str	r0, [sp, #8]
 8008e6e:	e7eb      	b.n	8008e48 <_dtoa_r+0xb70>
 8008e70:	0800a10c 	.word	0x0800a10c
 8008e74:	0800a090 	.word	0x0800a090

08008e78 <_free_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	2900      	cmp	r1, #0
 8008e7e:	d041      	beq.n	8008f04 <_free_r+0x8c>
 8008e80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e84:	1f0c      	subs	r4, r1, #4
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	bfb8      	it	lt
 8008e8a:	18e4      	addlt	r4, r4, r3
 8008e8c:	f000 f8e8 	bl	8009060 <__malloc_lock>
 8008e90:	4a1d      	ldr	r2, [pc, #116]	@ (8008f08 <_free_r+0x90>)
 8008e92:	6813      	ldr	r3, [r2, #0]
 8008e94:	b933      	cbnz	r3, 8008ea4 <_free_r+0x2c>
 8008e96:	6063      	str	r3, [r4, #4]
 8008e98:	6014      	str	r4, [r2, #0]
 8008e9a:	4628      	mov	r0, r5
 8008e9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea0:	f000 b8e4 	b.w	800906c <__malloc_unlock>
 8008ea4:	42a3      	cmp	r3, r4
 8008ea6:	d908      	bls.n	8008eba <_free_r+0x42>
 8008ea8:	6820      	ldr	r0, [r4, #0]
 8008eaa:	1821      	adds	r1, r4, r0
 8008eac:	428b      	cmp	r3, r1
 8008eae:	bf01      	itttt	eq
 8008eb0:	6819      	ldreq	r1, [r3, #0]
 8008eb2:	685b      	ldreq	r3, [r3, #4]
 8008eb4:	1809      	addeq	r1, r1, r0
 8008eb6:	6021      	streq	r1, [r4, #0]
 8008eb8:	e7ed      	b.n	8008e96 <_free_r+0x1e>
 8008eba:	461a      	mov	r2, r3
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	b10b      	cbz	r3, 8008ec4 <_free_r+0x4c>
 8008ec0:	42a3      	cmp	r3, r4
 8008ec2:	d9fa      	bls.n	8008eba <_free_r+0x42>
 8008ec4:	6811      	ldr	r1, [r2, #0]
 8008ec6:	1850      	adds	r0, r2, r1
 8008ec8:	42a0      	cmp	r0, r4
 8008eca:	d10b      	bne.n	8008ee4 <_free_r+0x6c>
 8008ecc:	6820      	ldr	r0, [r4, #0]
 8008ece:	4401      	add	r1, r0
 8008ed0:	1850      	adds	r0, r2, r1
 8008ed2:	4283      	cmp	r3, r0
 8008ed4:	6011      	str	r1, [r2, #0]
 8008ed6:	d1e0      	bne.n	8008e9a <_free_r+0x22>
 8008ed8:	6818      	ldr	r0, [r3, #0]
 8008eda:	685b      	ldr	r3, [r3, #4]
 8008edc:	6053      	str	r3, [r2, #4]
 8008ede:	4408      	add	r0, r1
 8008ee0:	6010      	str	r0, [r2, #0]
 8008ee2:	e7da      	b.n	8008e9a <_free_r+0x22>
 8008ee4:	d902      	bls.n	8008eec <_free_r+0x74>
 8008ee6:	230c      	movs	r3, #12
 8008ee8:	602b      	str	r3, [r5, #0]
 8008eea:	e7d6      	b.n	8008e9a <_free_r+0x22>
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	1821      	adds	r1, r4, r0
 8008ef0:	428b      	cmp	r3, r1
 8008ef2:	bf04      	itt	eq
 8008ef4:	6819      	ldreq	r1, [r3, #0]
 8008ef6:	685b      	ldreq	r3, [r3, #4]
 8008ef8:	6063      	str	r3, [r4, #4]
 8008efa:	bf04      	itt	eq
 8008efc:	1809      	addeq	r1, r1, r0
 8008efe:	6021      	streq	r1, [r4, #0]
 8008f00:	6054      	str	r4, [r2, #4]
 8008f02:	e7ca      	b.n	8008e9a <_free_r+0x22>
 8008f04:	bd38      	pop	{r3, r4, r5, pc}
 8008f06:	bf00      	nop
 8008f08:	200038f8 	.word	0x200038f8

08008f0c <malloc>:
 8008f0c:	4b02      	ldr	r3, [pc, #8]	@ (8008f18 <malloc+0xc>)
 8008f0e:	4601      	mov	r1, r0
 8008f10:	6818      	ldr	r0, [r3, #0]
 8008f12:	f000 b825 	b.w	8008f60 <_malloc_r>
 8008f16:	bf00      	nop
 8008f18:	2000001c 	.word	0x2000001c

08008f1c <sbrk_aligned>:
 8008f1c:	b570      	push	{r4, r5, r6, lr}
 8008f1e:	4e0f      	ldr	r6, [pc, #60]	@ (8008f5c <sbrk_aligned+0x40>)
 8008f20:	460c      	mov	r4, r1
 8008f22:	6831      	ldr	r1, [r6, #0]
 8008f24:	4605      	mov	r5, r0
 8008f26:	b911      	cbnz	r1, 8008f2e <sbrk_aligned+0x12>
 8008f28:	f000 fea2 	bl	8009c70 <_sbrk_r>
 8008f2c:	6030      	str	r0, [r6, #0]
 8008f2e:	4621      	mov	r1, r4
 8008f30:	4628      	mov	r0, r5
 8008f32:	f000 fe9d 	bl	8009c70 <_sbrk_r>
 8008f36:	1c43      	adds	r3, r0, #1
 8008f38:	d103      	bne.n	8008f42 <sbrk_aligned+0x26>
 8008f3a:	f04f 34ff 	mov.w	r4, #4294967295
 8008f3e:	4620      	mov	r0, r4
 8008f40:	bd70      	pop	{r4, r5, r6, pc}
 8008f42:	1cc4      	adds	r4, r0, #3
 8008f44:	f024 0403 	bic.w	r4, r4, #3
 8008f48:	42a0      	cmp	r0, r4
 8008f4a:	d0f8      	beq.n	8008f3e <sbrk_aligned+0x22>
 8008f4c:	1a21      	subs	r1, r4, r0
 8008f4e:	4628      	mov	r0, r5
 8008f50:	f000 fe8e 	bl	8009c70 <_sbrk_r>
 8008f54:	3001      	adds	r0, #1
 8008f56:	d1f2      	bne.n	8008f3e <sbrk_aligned+0x22>
 8008f58:	e7ef      	b.n	8008f3a <sbrk_aligned+0x1e>
 8008f5a:	bf00      	nop
 8008f5c:	200038f4 	.word	0x200038f4

08008f60 <_malloc_r>:
 8008f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f64:	1ccd      	adds	r5, r1, #3
 8008f66:	f025 0503 	bic.w	r5, r5, #3
 8008f6a:	3508      	adds	r5, #8
 8008f6c:	2d0c      	cmp	r5, #12
 8008f6e:	bf38      	it	cc
 8008f70:	250c      	movcc	r5, #12
 8008f72:	2d00      	cmp	r5, #0
 8008f74:	4606      	mov	r6, r0
 8008f76:	db01      	blt.n	8008f7c <_malloc_r+0x1c>
 8008f78:	42a9      	cmp	r1, r5
 8008f7a:	d904      	bls.n	8008f86 <_malloc_r+0x26>
 8008f7c:	230c      	movs	r3, #12
 8008f7e:	6033      	str	r3, [r6, #0]
 8008f80:	2000      	movs	r0, #0
 8008f82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800905c <_malloc_r+0xfc>
 8008f8a:	f000 f869 	bl	8009060 <__malloc_lock>
 8008f8e:	f8d8 3000 	ldr.w	r3, [r8]
 8008f92:	461c      	mov	r4, r3
 8008f94:	bb44      	cbnz	r4, 8008fe8 <_malloc_r+0x88>
 8008f96:	4629      	mov	r1, r5
 8008f98:	4630      	mov	r0, r6
 8008f9a:	f7ff ffbf 	bl	8008f1c <sbrk_aligned>
 8008f9e:	1c43      	adds	r3, r0, #1
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	d158      	bne.n	8009056 <_malloc_r+0xf6>
 8008fa4:	f8d8 4000 	ldr.w	r4, [r8]
 8008fa8:	4627      	mov	r7, r4
 8008faa:	2f00      	cmp	r7, #0
 8008fac:	d143      	bne.n	8009036 <_malloc_r+0xd6>
 8008fae:	2c00      	cmp	r4, #0
 8008fb0:	d04b      	beq.n	800904a <_malloc_r+0xea>
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	4639      	mov	r1, r7
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	eb04 0903 	add.w	r9, r4, r3
 8008fbc:	f000 fe58 	bl	8009c70 <_sbrk_r>
 8008fc0:	4581      	cmp	r9, r0
 8008fc2:	d142      	bne.n	800904a <_malloc_r+0xea>
 8008fc4:	6821      	ldr	r1, [r4, #0]
 8008fc6:	1a6d      	subs	r5, r5, r1
 8008fc8:	4629      	mov	r1, r5
 8008fca:	4630      	mov	r0, r6
 8008fcc:	f7ff ffa6 	bl	8008f1c <sbrk_aligned>
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	d03a      	beq.n	800904a <_malloc_r+0xea>
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	442b      	add	r3, r5
 8008fd8:	6023      	str	r3, [r4, #0]
 8008fda:	f8d8 3000 	ldr.w	r3, [r8]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	bb62      	cbnz	r2, 800903c <_malloc_r+0xdc>
 8008fe2:	f8c8 7000 	str.w	r7, [r8]
 8008fe6:	e00f      	b.n	8009008 <_malloc_r+0xa8>
 8008fe8:	6822      	ldr	r2, [r4, #0]
 8008fea:	1b52      	subs	r2, r2, r5
 8008fec:	d420      	bmi.n	8009030 <_malloc_r+0xd0>
 8008fee:	2a0b      	cmp	r2, #11
 8008ff0:	d917      	bls.n	8009022 <_malloc_r+0xc2>
 8008ff2:	1961      	adds	r1, r4, r5
 8008ff4:	42a3      	cmp	r3, r4
 8008ff6:	6025      	str	r5, [r4, #0]
 8008ff8:	bf18      	it	ne
 8008ffa:	6059      	strne	r1, [r3, #4]
 8008ffc:	6863      	ldr	r3, [r4, #4]
 8008ffe:	bf08      	it	eq
 8009000:	f8c8 1000 	streq.w	r1, [r8]
 8009004:	5162      	str	r2, [r4, r5]
 8009006:	604b      	str	r3, [r1, #4]
 8009008:	4630      	mov	r0, r6
 800900a:	f000 f82f 	bl	800906c <__malloc_unlock>
 800900e:	f104 000b 	add.w	r0, r4, #11
 8009012:	1d23      	adds	r3, r4, #4
 8009014:	f020 0007 	bic.w	r0, r0, #7
 8009018:	1ac2      	subs	r2, r0, r3
 800901a:	bf1c      	itt	ne
 800901c:	1a1b      	subne	r3, r3, r0
 800901e:	50a3      	strne	r3, [r4, r2]
 8009020:	e7af      	b.n	8008f82 <_malloc_r+0x22>
 8009022:	6862      	ldr	r2, [r4, #4]
 8009024:	42a3      	cmp	r3, r4
 8009026:	bf0c      	ite	eq
 8009028:	f8c8 2000 	streq.w	r2, [r8]
 800902c:	605a      	strne	r2, [r3, #4]
 800902e:	e7eb      	b.n	8009008 <_malloc_r+0xa8>
 8009030:	4623      	mov	r3, r4
 8009032:	6864      	ldr	r4, [r4, #4]
 8009034:	e7ae      	b.n	8008f94 <_malloc_r+0x34>
 8009036:	463c      	mov	r4, r7
 8009038:	687f      	ldr	r7, [r7, #4]
 800903a:	e7b6      	b.n	8008faa <_malloc_r+0x4a>
 800903c:	461a      	mov	r2, r3
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	42a3      	cmp	r3, r4
 8009042:	d1fb      	bne.n	800903c <_malloc_r+0xdc>
 8009044:	2300      	movs	r3, #0
 8009046:	6053      	str	r3, [r2, #4]
 8009048:	e7de      	b.n	8009008 <_malloc_r+0xa8>
 800904a:	230c      	movs	r3, #12
 800904c:	6033      	str	r3, [r6, #0]
 800904e:	4630      	mov	r0, r6
 8009050:	f000 f80c 	bl	800906c <__malloc_unlock>
 8009054:	e794      	b.n	8008f80 <_malloc_r+0x20>
 8009056:	6005      	str	r5, [r0, #0]
 8009058:	e7d6      	b.n	8009008 <_malloc_r+0xa8>
 800905a:	bf00      	nop
 800905c:	200038f8 	.word	0x200038f8

08009060 <__malloc_lock>:
 8009060:	4801      	ldr	r0, [pc, #4]	@ (8009068 <__malloc_lock+0x8>)
 8009062:	f7ff b89e 	b.w	80081a2 <__retarget_lock_acquire_recursive>
 8009066:	bf00      	nop
 8009068:	200038f0 	.word	0x200038f0

0800906c <__malloc_unlock>:
 800906c:	4801      	ldr	r0, [pc, #4]	@ (8009074 <__malloc_unlock+0x8>)
 800906e:	f7ff b899 	b.w	80081a4 <__retarget_lock_release_recursive>
 8009072:	bf00      	nop
 8009074:	200038f0 	.word	0x200038f0

08009078 <_Balloc>:
 8009078:	b570      	push	{r4, r5, r6, lr}
 800907a:	69c6      	ldr	r6, [r0, #28]
 800907c:	4604      	mov	r4, r0
 800907e:	460d      	mov	r5, r1
 8009080:	b976      	cbnz	r6, 80090a0 <_Balloc+0x28>
 8009082:	2010      	movs	r0, #16
 8009084:	f7ff ff42 	bl	8008f0c <malloc>
 8009088:	4602      	mov	r2, r0
 800908a:	61e0      	str	r0, [r4, #28]
 800908c:	b920      	cbnz	r0, 8009098 <_Balloc+0x20>
 800908e:	4b18      	ldr	r3, [pc, #96]	@ (80090f0 <_Balloc+0x78>)
 8009090:	4818      	ldr	r0, [pc, #96]	@ (80090f4 <_Balloc+0x7c>)
 8009092:	216b      	movs	r1, #107	@ 0x6b
 8009094:	f000 fdfc 	bl	8009c90 <__assert_func>
 8009098:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800909c:	6006      	str	r6, [r0, #0]
 800909e:	60c6      	str	r6, [r0, #12]
 80090a0:	69e6      	ldr	r6, [r4, #28]
 80090a2:	68f3      	ldr	r3, [r6, #12]
 80090a4:	b183      	cbz	r3, 80090c8 <_Balloc+0x50>
 80090a6:	69e3      	ldr	r3, [r4, #28]
 80090a8:	68db      	ldr	r3, [r3, #12]
 80090aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090ae:	b9b8      	cbnz	r0, 80090e0 <_Balloc+0x68>
 80090b0:	2101      	movs	r1, #1
 80090b2:	fa01 f605 	lsl.w	r6, r1, r5
 80090b6:	1d72      	adds	r2, r6, #5
 80090b8:	0092      	lsls	r2, r2, #2
 80090ba:	4620      	mov	r0, r4
 80090bc:	f000 fe06 	bl	8009ccc <_calloc_r>
 80090c0:	b160      	cbz	r0, 80090dc <_Balloc+0x64>
 80090c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090c6:	e00e      	b.n	80090e6 <_Balloc+0x6e>
 80090c8:	2221      	movs	r2, #33	@ 0x21
 80090ca:	2104      	movs	r1, #4
 80090cc:	4620      	mov	r0, r4
 80090ce:	f000 fdfd 	bl	8009ccc <_calloc_r>
 80090d2:	69e3      	ldr	r3, [r4, #28]
 80090d4:	60f0      	str	r0, [r6, #12]
 80090d6:	68db      	ldr	r3, [r3, #12]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d1e4      	bne.n	80090a6 <_Balloc+0x2e>
 80090dc:	2000      	movs	r0, #0
 80090de:	bd70      	pop	{r4, r5, r6, pc}
 80090e0:	6802      	ldr	r2, [r0, #0]
 80090e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090e6:	2300      	movs	r3, #0
 80090e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090ec:	e7f7      	b.n	80090de <_Balloc+0x66>
 80090ee:	bf00      	nop
 80090f0:	0800a09d 	.word	0x0800a09d
 80090f4:	0800a11d 	.word	0x0800a11d

080090f8 <_Bfree>:
 80090f8:	b570      	push	{r4, r5, r6, lr}
 80090fa:	69c6      	ldr	r6, [r0, #28]
 80090fc:	4605      	mov	r5, r0
 80090fe:	460c      	mov	r4, r1
 8009100:	b976      	cbnz	r6, 8009120 <_Bfree+0x28>
 8009102:	2010      	movs	r0, #16
 8009104:	f7ff ff02 	bl	8008f0c <malloc>
 8009108:	4602      	mov	r2, r0
 800910a:	61e8      	str	r0, [r5, #28]
 800910c:	b920      	cbnz	r0, 8009118 <_Bfree+0x20>
 800910e:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <_Bfree+0x3c>)
 8009110:	4809      	ldr	r0, [pc, #36]	@ (8009138 <_Bfree+0x40>)
 8009112:	218f      	movs	r1, #143	@ 0x8f
 8009114:	f000 fdbc 	bl	8009c90 <__assert_func>
 8009118:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800911c:	6006      	str	r6, [r0, #0]
 800911e:	60c6      	str	r6, [r0, #12]
 8009120:	b13c      	cbz	r4, 8009132 <_Bfree+0x3a>
 8009122:	69eb      	ldr	r3, [r5, #28]
 8009124:	6862      	ldr	r2, [r4, #4]
 8009126:	68db      	ldr	r3, [r3, #12]
 8009128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800912c:	6021      	str	r1, [r4, #0]
 800912e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009132:	bd70      	pop	{r4, r5, r6, pc}
 8009134:	0800a09d 	.word	0x0800a09d
 8009138:	0800a11d 	.word	0x0800a11d

0800913c <__multadd>:
 800913c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009140:	690d      	ldr	r5, [r1, #16]
 8009142:	4607      	mov	r7, r0
 8009144:	460c      	mov	r4, r1
 8009146:	461e      	mov	r6, r3
 8009148:	f101 0c14 	add.w	ip, r1, #20
 800914c:	2000      	movs	r0, #0
 800914e:	f8dc 3000 	ldr.w	r3, [ip]
 8009152:	b299      	uxth	r1, r3
 8009154:	fb02 6101 	mla	r1, r2, r1, r6
 8009158:	0c1e      	lsrs	r6, r3, #16
 800915a:	0c0b      	lsrs	r3, r1, #16
 800915c:	fb02 3306 	mla	r3, r2, r6, r3
 8009160:	b289      	uxth	r1, r1
 8009162:	3001      	adds	r0, #1
 8009164:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009168:	4285      	cmp	r5, r0
 800916a:	f84c 1b04 	str.w	r1, [ip], #4
 800916e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009172:	dcec      	bgt.n	800914e <__multadd+0x12>
 8009174:	b30e      	cbz	r6, 80091ba <__multadd+0x7e>
 8009176:	68a3      	ldr	r3, [r4, #8]
 8009178:	42ab      	cmp	r3, r5
 800917a:	dc19      	bgt.n	80091b0 <__multadd+0x74>
 800917c:	6861      	ldr	r1, [r4, #4]
 800917e:	4638      	mov	r0, r7
 8009180:	3101      	adds	r1, #1
 8009182:	f7ff ff79 	bl	8009078 <_Balloc>
 8009186:	4680      	mov	r8, r0
 8009188:	b928      	cbnz	r0, 8009196 <__multadd+0x5a>
 800918a:	4602      	mov	r2, r0
 800918c:	4b0c      	ldr	r3, [pc, #48]	@ (80091c0 <__multadd+0x84>)
 800918e:	480d      	ldr	r0, [pc, #52]	@ (80091c4 <__multadd+0x88>)
 8009190:	21ba      	movs	r1, #186	@ 0xba
 8009192:	f000 fd7d 	bl	8009c90 <__assert_func>
 8009196:	6922      	ldr	r2, [r4, #16]
 8009198:	3202      	adds	r2, #2
 800919a:	f104 010c 	add.w	r1, r4, #12
 800919e:	0092      	lsls	r2, r2, #2
 80091a0:	300c      	adds	r0, #12
 80091a2:	f7ff f800 	bl	80081a6 <memcpy>
 80091a6:	4621      	mov	r1, r4
 80091a8:	4638      	mov	r0, r7
 80091aa:	f7ff ffa5 	bl	80090f8 <_Bfree>
 80091ae:	4644      	mov	r4, r8
 80091b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091b4:	3501      	adds	r5, #1
 80091b6:	615e      	str	r6, [r3, #20]
 80091b8:	6125      	str	r5, [r4, #16]
 80091ba:	4620      	mov	r0, r4
 80091bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091c0:	0800a10c 	.word	0x0800a10c
 80091c4:	0800a11d 	.word	0x0800a11d

080091c8 <__hi0bits>:
 80091c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80091cc:	4603      	mov	r3, r0
 80091ce:	bf36      	itet	cc
 80091d0:	0403      	lslcc	r3, r0, #16
 80091d2:	2000      	movcs	r0, #0
 80091d4:	2010      	movcc	r0, #16
 80091d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091da:	bf3c      	itt	cc
 80091dc:	021b      	lslcc	r3, r3, #8
 80091de:	3008      	addcc	r0, #8
 80091e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80091e4:	bf3c      	itt	cc
 80091e6:	011b      	lslcc	r3, r3, #4
 80091e8:	3004      	addcc	r0, #4
 80091ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091ee:	bf3c      	itt	cc
 80091f0:	009b      	lslcc	r3, r3, #2
 80091f2:	3002      	addcc	r0, #2
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	db05      	blt.n	8009204 <__hi0bits+0x3c>
 80091f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80091fc:	f100 0001 	add.w	r0, r0, #1
 8009200:	bf08      	it	eq
 8009202:	2020      	moveq	r0, #32
 8009204:	4770      	bx	lr

08009206 <__lo0bits>:
 8009206:	6803      	ldr	r3, [r0, #0]
 8009208:	4602      	mov	r2, r0
 800920a:	f013 0007 	ands.w	r0, r3, #7
 800920e:	d00b      	beq.n	8009228 <__lo0bits+0x22>
 8009210:	07d9      	lsls	r1, r3, #31
 8009212:	d421      	bmi.n	8009258 <__lo0bits+0x52>
 8009214:	0798      	lsls	r0, r3, #30
 8009216:	bf49      	itett	mi
 8009218:	085b      	lsrmi	r3, r3, #1
 800921a:	089b      	lsrpl	r3, r3, #2
 800921c:	2001      	movmi	r0, #1
 800921e:	6013      	strmi	r3, [r2, #0]
 8009220:	bf5c      	itt	pl
 8009222:	6013      	strpl	r3, [r2, #0]
 8009224:	2002      	movpl	r0, #2
 8009226:	4770      	bx	lr
 8009228:	b299      	uxth	r1, r3
 800922a:	b909      	cbnz	r1, 8009230 <__lo0bits+0x2a>
 800922c:	0c1b      	lsrs	r3, r3, #16
 800922e:	2010      	movs	r0, #16
 8009230:	b2d9      	uxtb	r1, r3
 8009232:	b909      	cbnz	r1, 8009238 <__lo0bits+0x32>
 8009234:	3008      	adds	r0, #8
 8009236:	0a1b      	lsrs	r3, r3, #8
 8009238:	0719      	lsls	r1, r3, #28
 800923a:	bf04      	itt	eq
 800923c:	091b      	lsreq	r3, r3, #4
 800923e:	3004      	addeq	r0, #4
 8009240:	0799      	lsls	r1, r3, #30
 8009242:	bf04      	itt	eq
 8009244:	089b      	lsreq	r3, r3, #2
 8009246:	3002      	addeq	r0, #2
 8009248:	07d9      	lsls	r1, r3, #31
 800924a:	d403      	bmi.n	8009254 <__lo0bits+0x4e>
 800924c:	085b      	lsrs	r3, r3, #1
 800924e:	f100 0001 	add.w	r0, r0, #1
 8009252:	d003      	beq.n	800925c <__lo0bits+0x56>
 8009254:	6013      	str	r3, [r2, #0]
 8009256:	4770      	bx	lr
 8009258:	2000      	movs	r0, #0
 800925a:	4770      	bx	lr
 800925c:	2020      	movs	r0, #32
 800925e:	4770      	bx	lr

08009260 <__i2b>:
 8009260:	b510      	push	{r4, lr}
 8009262:	460c      	mov	r4, r1
 8009264:	2101      	movs	r1, #1
 8009266:	f7ff ff07 	bl	8009078 <_Balloc>
 800926a:	4602      	mov	r2, r0
 800926c:	b928      	cbnz	r0, 800927a <__i2b+0x1a>
 800926e:	4b05      	ldr	r3, [pc, #20]	@ (8009284 <__i2b+0x24>)
 8009270:	4805      	ldr	r0, [pc, #20]	@ (8009288 <__i2b+0x28>)
 8009272:	f240 1145 	movw	r1, #325	@ 0x145
 8009276:	f000 fd0b 	bl	8009c90 <__assert_func>
 800927a:	2301      	movs	r3, #1
 800927c:	6144      	str	r4, [r0, #20]
 800927e:	6103      	str	r3, [r0, #16]
 8009280:	bd10      	pop	{r4, pc}
 8009282:	bf00      	nop
 8009284:	0800a10c 	.word	0x0800a10c
 8009288:	0800a11d 	.word	0x0800a11d

0800928c <__multiply>:
 800928c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009290:	4617      	mov	r7, r2
 8009292:	690a      	ldr	r2, [r1, #16]
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	429a      	cmp	r2, r3
 8009298:	bfa8      	it	ge
 800929a:	463b      	movge	r3, r7
 800929c:	4689      	mov	r9, r1
 800929e:	bfa4      	itt	ge
 80092a0:	460f      	movge	r7, r1
 80092a2:	4699      	movge	r9, r3
 80092a4:	693d      	ldr	r5, [r7, #16]
 80092a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	6879      	ldr	r1, [r7, #4]
 80092ae:	eb05 060a 	add.w	r6, r5, sl
 80092b2:	42b3      	cmp	r3, r6
 80092b4:	b085      	sub	sp, #20
 80092b6:	bfb8      	it	lt
 80092b8:	3101      	addlt	r1, #1
 80092ba:	f7ff fedd 	bl	8009078 <_Balloc>
 80092be:	b930      	cbnz	r0, 80092ce <__multiply+0x42>
 80092c0:	4602      	mov	r2, r0
 80092c2:	4b41      	ldr	r3, [pc, #260]	@ (80093c8 <__multiply+0x13c>)
 80092c4:	4841      	ldr	r0, [pc, #260]	@ (80093cc <__multiply+0x140>)
 80092c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80092ca:	f000 fce1 	bl	8009c90 <__assert_func>
 80092ce:	f100 0414 	add.w	r4, r0, #20
 80092d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80092d6:	4623      	mov	r3, r4
 80092d8:	2200      	movs	r2, #0
 80092da:	4573      	cmp	r3, lr
 80092dc:	d320      	bcc.n	8009320 <__multiply+0x94>
 80092de:	f107 0814 	add.w	r8, r7, #20
 80092e2:	f109 0114 	add.w	r1, r9, #20
 80092e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80092ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80092ee:	9302      	str	r3, [sp, #8]
 80092f0:	1beb      	subs	r3, r5, r7
 80092f2:	3b15      	subs	r3, #21
 80092f4:	f023 0303 	bic.w	r3, r3, #3
 80092f8:	3304      	adds	r3, #4
 80092fa:	3715      	adds	r7, #21
 80092fc:	42bd      	cmp	r5, r7
 80092fe:	bf38      	it	cc
 8009300:	2304      	movcc	r3, #4
 8009302:	9301      	str	r3, [sp, #4]
 8009304:	9b02      	ldr	r3, [sp, #8]
 8009306:	9103      	str	r1, [sp, #12]
 8009308:	428b      	cmp	r3, r1
 800930a:	d80c      	bhi.n	8009326 <__multiply+0x9a>
 800930c:	2e00      	cmp	r6, #0
 800930e:	dd03      	ble.n	8009318 <__multiply+0x8c>
 8009310:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009314:	2b00      	cmp	r3, #0
 8009316:	d055      	beq.n	80093c4 <__multiply+0x138>
 8009318:	6106      	str	r6, [r0, #16]
 800931a:	b005      	add	sp, #20
 800931c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009320:	f843 2b04 	str.w	r2, [r3], #4
 8009324:	e7d9      	b.n	80092da <__multiply+0x4e>
 8009326:	f8b1 a000 	ldrh.w	sl, [r1]
 800932a:	f1ba 0f00 	cmp.w	sl, #0
 800932e:	d01f      	beq.n	8009370 <__multiply+0xe4>
 8009330:	46c4      	mov	ip, r8
 8009332:	46a1      	mov	r9, r4
 8009334:	2700      	movs	r7, #0
 8009336:	f85c 2b04 	ldr.w	r2, [ip], #4
 800933a:	f8d9 3000 	ldr.w	r3, [r9]
 800933e:	fa1f fb82 	uxth.w	fp, r2
 8009342:	b29b      	uxth	r3, r3
 8009344:	fb0a 330b 	mla	r3, sl, fp, r3
 8009348:	443b      	add	r3, r7
 800934a:	f8d9 7000 	ldr.w	r7, [r9]
 800934e:	0c12      	lsrs	r2, r2, #16
 8009350:	0c3f      	lsrs	r7, r7, #16
 8009352:	fb0a 7202 	mla	r2, sl, r2, r7
 8009356:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800935a:	b29b      	uxth	r3, r3
 800935c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009360:	4565      	cmp	r5, ip
 8009362:	f849 3b04 	str.w	r3, [r9], #4
 8009366:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800936a:	d8e4      	bhi.n	8009336 <__multiply+0xaa>
 800936c:	9b01      	ldr	r3, [sp, #4]
 800936e:	50e7      	str	r7, [r4, r3]
 8009370:	9b03      	ldr	r3, [sp, #12]
 8009372:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009376:	3104      	adds	r1, #4
 8009378:	f1b9 0f00 	cmp.w	r9, #0
 800937c:	d020      	beq.n	80093c0 <__multiply+0x134>
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	4647      	mov	r7, r8
 8009382:	46a4      	mov	ip, r4
 8009384:	f04f 0a00 	mov.w	sl, #0
 8009388:	f8b7 b000 	ldrh.w	fp, [r7]
 800938c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009390:	fb09 220b 	mla	r2, r9, fp, r2
 8009394:	4452      	add	r2, sl
 8009396:	b29b      	uxth	r3, r3
 8009398:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800939c:	f84c 3b04 	str.w	r3, [ip], #4
 80093a0:	f857 3b04 	ldr.w	r3, [r7], #4
 80093a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093a8:	f8bc 3000 	ldrh.w	r3, [ip]
 80093ac:	fb09 330a 	mla	r3, r9, sl, r3
 80093b0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80093b4:	42bd      	cmp	r5, r7
 80093b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80093ba:	d8e5      	bhi.n	8009388 <__multiply+0xfc>
 80093bc:	9a01      	ldr	r2, [sp, #4]
 80093be:	50a3      	str	r3, [r4, r2]
 80093c0:	3404      	adds	r4, #4
 80093c2:	e79f      	b.n	8009304 <__multiply+0x78>
 80093c4:	3e01      	subs	r6, #1
 80093c6:	e7a1      	b.n	800930c <__multiply+0x80>
 80093c8:	0800a10c 	.word	0x0800a10c
 80093cc:	0800a11d 	.word	0x0800a11d

080093d0 <__pow5mult>:
 80093d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093d4:	4615      	mov	r5, r2
 80093d6:	f012 0203 	ands.w	r2, r2, #3
 80093da:	4607      	mov	r7, r0
 80093dc:	460e      	mov	r6, r1
 80093de:	d007      	beq.n	80093f0 <__pow5mult+0x20>
 80093e0:	4c25      	ldr	r4, [pc, #148]	@ (8009478 <__pow5mult+0xa8>)
 80093e2:	3a01      	subs	r2, #1
 80093e4:	2300      	movs	r3, #0
 80093e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80093ea:	f7ff fea7 	bl	800913c <__multadd>
 80093ee:	4606      	mov	r6, r0
 80093f0:	10ad      	asrs	r5, r5, #2
 80093f2:	d03d      	beq.n	8009470 <__pow5mult+0xa0>
 80093f4:	69fc      	ldr	r4, [r7, #28]
 80093f6:	b97c      	cbnz	r4, 8009418 <__pow5mult+0x48>
 80093f8:	2010      	movs	r0, #16
 80093fa:	f7ff fd87 	bl	8008f0c <malloc>
 80093fe:	4602      	mov	r2, r0
 8009400:	61f8      	str	r0, [r7, #28]
 8009402:	b928      	cbnz	r0, 8009410 <__pow5mult+0x40>
 8009404:	4b1d      	ldr	r3, [pc, #116]	@ (800947c <__pow5mult+0xac>)
 8009406:	481e      	ldr	r0, [pc, #120]	@ (8009480 <__pow5mult+0xb0>)
 8009408:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800940c:	f000 fc40 	bl	8009c90 <__assert_func>
 8009410:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009414:	6004      	str	r4, [r0, #0]
 8009416:	60c4      	str	r4, [r0, #12]
 8009418:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800941c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009420:	b94c      	cbnz	r4, 8009436 <__pow5mult+0x66>
 8009422:	f240 2171 	movw	r1, #625	@ 0x271
 8009426:	4638      	mov	r0, r7
 8009428:	f7ff ff1a 	bl	8009260 <__i2b>
 800942c:	2300      	movs	r3, #0
 800942e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009432:	4604      	mov	r4, r0
 8009434:	6003      	str	r3, [r0, #0]
 8009436:	f04f 0900 	mov.w	r9, #0
 800943a:	07eb      	lsls	r3, r5, #31
 800943c:	d50a      	bpl.n	8009454 <__pow5mult+0x84>
 800943e:	4631      	mov	r1, r6
 8009440:	4622      	mov	r2, r4
 8009442:	4638      	mov	r0, r7
 8009444:	f7ff ff22 	bl	800928c <__multiply>
 8009448:	4631      	mov	r1, r6
 800944a:	4680      	mov	r8, r0
 800944c:	4638      	mov	r0, r7
 800944e:	f7ff fe53 	bl	80090f8 <_Bfree>
 8009452:	4646      	mov	r6, r8
 8009454:	106d      	asrs	r5, r5, #1
 8009456:	d00b      	beq.n	8009470 <__pow5mult+0xa0>
 8009458:	6820      	ldr	r0, [r4, #0]
 800945a:	b938      	cbnz	r0, 800946c <__pow5mult+0x9c>
 800945c:	4622      	mov	r2, r4
 800945e:	4621      	mov	r1, r4
 8009460:	4638      	mov	r0, r7
 8009462:	f7ff ff13 	bl	800928c <__multiply>
 8009466:	6020      	str	r0, [r4, #0]
 8009468:	f8c0 9000 	str.w	r9, [r0]
 800946c:	4604      	mov	r4, r0
 800946e:	e7e4      	b.n	800943a <__pow5mult+0x6a>
 8009470:	4630      	mov	r0, r6
 8009472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009476:	bf00      	nop
 8009478:	0800a1d0 	.word	0x0800a1d0
 800947c:	0800a09d 	.word	0x0800a09d
 8009480:	0800a11d 	.word	0x0800a11d

08009484 <__lshift>:
 8009484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009488:	460c      	mov	r4, r1
 800948a:	6849      	ldr	r1, [r1, #4]
 800948c:	6923      	ldr	r3, [r4, #16]
 800948e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009492:	68a3      	ldr	r3, [r4, #8]
 8009494:	4607      	mov	r7, r0
 8009496:	4691      	mov	r9, r2
 8009498:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800949c:	f108 0601 	add.w	r6, r8, #1
 80094a0:	42b3      	cmp	r3, r6
 80094a2:	db0b      	blt.n	80094bc <__lshift+0x38>
 80094a4:	4638      	mov	r0, r7
 80094a6:	f7ff fde7 	bl	8009078 <_Balloc>
 80094aa:	4605      	mov	r5, r0
 80094ac:	b948      	cbnz	r0, 80094c2 <__lshift+0x3e>
 80094ae:	4602      	mov	r2, r0
 80094b0:	4b28      	ldr	r3, [pc, #160]	@ (8009554 <__lshift+0xd0>)
 80094b2:	4829      	ldr	r0, [pc, #164]	@ (8009558 <__lshift+0xd4>)
 80094b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80094b8:	f000 fbea 	bl	8009c90 <__assert_func>
 80094bc:	3101      	adds	r1, #1
 80094be:	005b      	lsls	r3, r3, #1
 80094c0:	e7ee      	b.n	80094a0 <__lshift+0x1c>
 80094c2:	2300      	movs	r3, #0
 80094c4:	f100 0114 	add.w	r1, r0, #20
 80094c8:	f100 0210 	add.w	r2, r0, #16
 80094cc:	4618      	mov	r0, r3
 80094ce:	4553      	cmp	r3, sl
 80094d0:	db33      	blt.n	800953a <__lshift+0xb6>
 80094d2:	6920      	ldr	r0, [r4, #16]
 80094d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80094d8:	f104 0314 	add.w	r3, r4, #20
 80094dc:	f019 091f 	ands.w	r9, r9, #31
 80094e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80094e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80094e8:	d02b      	beq.n	8009542 <__lshift+0xbe>
 80094ea:	f1c9 0e20 	rsb	lr, r9, #32
 80094ee:	468a      	mov	sl, r1
 80094f0:	2200      	movs	r2, #0
 80094f2:	6818      	ldr	r0, [r3, #0]
 80094f4:	fa00 f009 	lsl.w	r0, r0, r9
 80094f8:	4310      	orrs	r0, r2
 80094fa:	f84a 0b04 	str.w	r0, [sl], #4
 80094fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009502:	459c      	cmp	ip, r3
 8009504:	fa22 f20e 	lsr.w	r2, r2, lr
 8009508:	d8f3      	bhi.n	80094f2 <__lshift+0x6e>
 800950a:	ebac 0304 	sub.w	r3, ip, r4
 800950e:	3b15      	subs	r3, #21
 8009510:	f023 0303 	bic.w	r3, r3, #3
 8009514:	3304      	adds	r3, #4
 8009516:	f104 0015 	add.w	r0, r4, #21
 800951a:	4560      	cmp	r0, ip
 800951c:	bf88      	it	hi
 800951e:	2304      	movhi	r3, #4
 8009520:	50ca      	str	r2, [r1, r3]
 8009522:	b10a      	cbz	r2, 8009528 <__lshift+0xa4>
 8009524:	f108 0602 	add.w	r6, r8, #2
 8009528:	3e01      	subs	r6, #1
 800952a:	4638      	mov	r0, r7
 800952c:	612e      	str	r6, [r5, #16]
 800952e:	4621      	mov	r1, r4
 8009530:	f7ff fde2 	bl	80090f8 <_Bfree>
 8009534:	4628      	mov	r0, r5
 8009536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800953a:	f842 0f04 	str.w	r0, [r2, #4]!
 800953e:	3301      	adds	r3, #1
 8009540:	e7c5      	b.n	80094ce <__lshift+0x4a>
 8009542:	3904      	subs	r1, #4
 8009544:	f853 2b04 	ldr.w	r2, [r3], #4
 8009548:	f841 2f04 	str.w	r2, [r1, #4]!
 800954c:	459c      	cmp	ip, r3
 800954e:	d8f9      	bhi.n	8009544 <__lshift+0xc0>
 8009550:	e7ea      	b.n	8009528 <__lshift+0xa4>
 8009552:	bf00      	nop
 8009554:	0800a10c 	.word	0x0800a10c
 8009558:	0800a11d 	.word	0x0800a11d

0800955c <__mcmp>:
 800955c:	690a      	ldr	r2, [r1, #16]
 800955e:	4603      	mov	r3, r0
 8009560:	6900      	ldr	r0, [r0, #16]
 8009562:	1a80      	subs	r0, r0, r2
 8009564:	b530      	push	{r4, r5, lr}
 8009566:	d10e      	bne.n	8009586 <__mcmp+0x2a>
 8009568:	3314      	adds	r3, #20
 800956a:	3114      	adds	r1, #20
 800956c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009570:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009574:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009578:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800957c:	4295      	cmp	r5, r2
 800957e:	d003      	beq.n	8009588 <__mcmp+0x2c>
 8009580:	d205      	bcs.n	800958e <__mcmp+0x32>
 8009582:	f04f 30ff 	mov.w	r0, #4294967295
 8009586:	bd30      	pop	{r4, r5, pc}
 8009588:	42a3      	cmp	r3, r4
 800958a:	d3f3      	bcc.n	8009574 <__mcmp+0x18>
 800958c:	e7fb      	b.n	8009586 <__mcmp+0x2a>
 800958e:	2001      	movs	r0, #1
 8009590:	e7f9      	b.n	8009586 <__mcmp+0x2a>
	...

08009594 <__mdiff>:
 8009594:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009598:	4689      	mov	r9, r1
 800959a:	4606      	mov	r6, r0
 800959c:	4611      	mov	r1, r2
 800959e:	4648      	mov	r0, r9
 80095a0:	4614      	mov	r4, r2
 80095a2:	f7ff ffdb 	bl	800955c <__mcmp>
 80095a6:	1e05      	subs	r5, r0, #0
 80095a8:	d112      	bne.n	80095d0 <__mdiff+0x3c>
 80095aa:	4629      	mov	r1, r5
 80095ac:	4630      	mov	r0, r6
 80095ae:	f7ff fd63 	bl	8009078 <_Balloc>
 80095b2:	4602      	mov	r2, r0
 80095b4:	b928      	cbnz	r0, 80095c2 <__mdiff+0x2e>
 80095b6:	4b3f      	ldr	r3, [pc, #252]	@ (80096b4 <__mdiff+0x120>)
 80095b8:	f240 2137 	movw	r1, #567	@ 0x237
 80095bc:	483e      	ldr	r0, [pc, #248]	@ (80096b8 <__mdiff+0x124>)
 80095be:	f000 fb67 	bl	8009c90 <__assert_func>
 80095c2:	2301      	movs	r3, #1
 80095c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80095c8:	4610      	mov	r0, r2
 80095ca:	b003      	add	sp, #12
 80095cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095d0:	bfbc      	itt	lt
 80095d2:	464b      	movlt	r3, r9
 80095d4:	46a1      	movlt	r9, r4
 80095d6:	4630      	mov	r0, r6
 80095d8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80095dc:	bfba      	itte	lt
 80095de:	461c      	movlt	r4, r3
 80095e0:	2501      	movlt	r5, #1
 80095e2:	2500      	movge	r5, #0
 80095e4:	f7ff fd48 	bl	8009078 <_Balloc>
 80095e8:	4602      	mov	r2, r0
 80095ea:	b918      	cbnz	r0, 80095f4 <__mdiff+0x60>
 80095ec:	4b31      	ldr	r3, [pc, #196]	@ (80096b4 <__mdiff+0x120>)
 80095ee:	f240 2145 	movw	r1, #581	@ 0x245
 80095f2:	e7e3      	b.n	80095bc <__mdiff+0x28>
 80095f4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80095f8:	6926      	ldr	r6, [r4, #16]
 80095fa:	60c5      	str	r5, [r0, #12]
 80095fc:	f109 0310 	add.w	r3, r9, #16
 8009600:	f109 0514 	add.w	r5, r9, #20
 8009604:	f104 0e14 	add.w	lr, r4, #20
 8009608:	f100 0b14 	add.w	fp, r0, #20
 800960c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009610:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009614:	9301      	str	r3, [sp, #4]
 8009616:	46d9      	mov	r9, fp
 8009618:	f04f 0c00 	mov.w	ip, #0
 800961c:	9b01      	ldr	r3, [sp, #4]
 800961e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009622:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009626:	9301      	str	r3, [sp, #4]
 8009628:	fa1f f38a 	uxth.w	r3, sl
 800962c:	4619      	mov	r1, r3
 800962e:	b283      	uxth	r3, r0
 8009630:	1acb      	subs	r3, r1, r3
 8009632:	0c00      	lsrs	r0, r0, #16
 8009634:	4463      	add	r3, ip
 8009636:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800963a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800963e:	b29b      	uxth	r3, r3
 8009640:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009644:	4576      	cmp	r6, lr
 8009646:	f849 3b04 	str.w	r3, [r9], #4
 800964a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800964e:	d8e5      	bhi.n	800961c <__mdiff+0x88>
 8009650:	1b33      	subs	r3, r6, r4
 8009652:	3b15      	subs	r3, #21
 8009654:	f023 0303 	bic.w	r3, r3, #3
 8009658:	3415      	adds	r4, #21
 800965a:	3304      	adds	r3, #4
 800965c:	42a6      	cmp	r6, r4
 800965e:	bf38      	it	cc
 8009660:	2304      	movcc	r3, #4
 8009662:	441d      	add	r5, r3
 8009664:	445b      	add	r3, fp
 8009666:	461e      	mov	r6, r3
 8009668:	462c      	mov	r4, r5
 800966a:	4544      	cmp	r4, r8
 800966c:	d30e      	bcc.n	800968c <__mdiff+0xf8>
 800966e:	f108 0103 	add.w	r1, r8, #3
 8009672:	1b49      	subs	r1, r1, r5
 8009674:	f021 0103 	bic.w	r1, r1, #3
 8009678:	3d03      	subs	r5, #3
 800967a:	45a8      	cmp	r8, r5
 800967c:	bf38      	it	cc
 800967e:	2100      	movcc	r1, #0
 8009680:	440b      	add	r3, r1
 8009682:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009686:	b191      	cbz	r1, 80096ae <__mdiff+0x11a>
 8009688:	6117      	str	r7, [r2, #16]
 800968a:	e79d      	b.n	80095c8 <__mdiff+0x34>
 800968c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009690:	46e6      	mov	lr, ip
 8009692:	0c08      	lsrs	r0, r1, #16
 8009694:	fa1c fc81 	uxtah	ip, ip, r1
 8009698:	4471      	add	r1, lr
 800969a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800969e:	b289      	uxth	r1, r1
 80096a0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80096a4:	f846 1b04 	str.w	r1, [r6], #4
 80096a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80096ac:	e7dd      	b.n	800966a <__mdiff+0xd6>
 80096ae:	3f01      	subs	r7, #1
 80096b0:	e7e7      	b.n	8009682 <__mdiff+0xee>
 80096b2:	bf00      	nop
 80096b4:	0800a10c 	.word	0x0800a10c
 80096b8:	0800a11d 	.word	0x0800a11d

080096bc <__d2b>:
 80096bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096c0:	460f      	mov	r7, r1
 80096c2:	2101      	movs	r1, #1
 80096c4:	ec59 8b10 	vmov	r8, r9, d0
 80096c8:	4616      	mov	r6, r2
 80096ca:	f7ff fcd5 	bl	8009078 <_Balloc>
 80096ce:	4604      	mov	r4, r0
 80096d0:	b930      	cbnz	r0, 80096e0 <__d2b+0x24>
 80096d2:	4602      	mov	r2, r0
 80096d4:	4b23      	ldr	r3, [pc, #140]	@ (8009764 <__d2b+0xa8>)
 80096d6:	4824      	ldr	r0, [pc, #144]	@ (8009768 <__d2b+0xac>)
 80096d8:	f240 310f 	movw	r1, #783	@ 0x30f
 80096dc:	f000 fad8 	bl	8009c90 <__assert_func>
 80096e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80096e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096e8:	b10d      	cbz	r5, 80096ee <__d2b+0x32>
 80096ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096ee:	9301      	str	r3, [sp, #4]
 80096f0:	f1b8 0300 	subs.w	r3, r8, #0
 80096f4:	d023      	beq.n	800973e <__d2b+0x82>
 80096f6:	4668      	mov	r0, sp
 80096f8:	9300      	str	r3, [sp, #0]
 80096fa:	f7ff fd84 	bl	8009206 <__lo0bits>
 80096fe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009702:	b1d0      	cbz	r0, 800973a <__d2b+0x7e>
 8009704:	f1c0 0320 	rsb	r3, r0, #32
 8009708:	fa02 f303 	lsl.w	r3, r2, r3
 800970c:	430b      	orrs	r3, r1
 800970e:	40c2      	lsrs	r2, r0
 8009710:	6163      	str	r3, [r4, #20]
 8009712:	9201      	str	r2, [sp, #4]
 8009714:	9b01      	ldr	r3, [sp, #4]
 8009716:	61a3      	str	r3, [r4, #24]
 8009718:	2b00      	cmp	r3, #0
 800971a:	bf0c      	ite	eq
 800971c:	2201      	moveq	r2, #1
 800971e:	2202      	movne	r2, #2
 8009720:	6122      	str	r2, [r4, #16]
 8009722:	b1a5      	cbz	r5, 800974e <__d2b+0x92>
 8009724:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009728:	4405      	add	r5, r0
 800972a:	603d      	str	r5, [r7, #0]
 800972c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009730:	6030      	str	r0, [r6, #0]
 8009732:	4620      	mov	r0, r4
 8009734:	b003      	add	sp, #12
 8009736:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800973a:	6161      	str	r1, [r4, #20]
 800973c:	e7ea      	b.n	8009714 <__d2b+0x58>
 800973e:	a801      	add	r0, sp, #4
 8009740:	f7ff fd61 	bl	8009206 <__lo0bits>
 8009744:	9b01      	ldr	r3, [sp, #4]
 8009746:	6163      	str	r3, [r4, #20]
 8009748:	3020      	adds	r0, #32
 800974a:	2201      	movs	r2, #1
 800974c:	e7e8      	b.n	8009720 <__d2b+0x64>
 800974e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009752:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009756:	6038      	str	r0, [r7, #0]
 8009758:	6918      	ldr	r0, [r3, #16]
 800975a:	f7ff fd35 	bl	80091c8 <__hi0bits>
 800975e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009762:	e7e5      	b.n	8009730 <__d2b+0x74>
 8009764:	0800a10c 	.word	0x0800a10c
 8009768:	0800a11d 	.word	0x0800a11d

0800976c <__sfputc_r>:
 800976c:	6893      	ldr	r3, [r2, #8]
 800976e:	3b01      	subs	r3, #1
 8009770:	2b00      	cmp	r3, #0
 8009772:	b410      	push	{r4}
 8009774:	6093      	str	r3, [r2, #8]
 8009776:	da08      	bge.n	800978a <__sfputc_r+0x1e>
 8009778:	6994      	ldr	r4, [r2, #24]
 800977a:	42a3      	cmp	r3, r4
 800977c:	db01      	blt.n	8009782 <__sfputc_r+0x16>
 800977e:	290a      	cmp	r1, #10
 8009780:	d103      	bne.n	800978a <__sfputc_r+0x1e>
 8009782:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009786:	f000 b9df 	b.w	8009b48 <__swbuf_r>
 800978a:	6813      	ldr	r3, [r2, #0]
 800978c:	1c58      	adds	r0, r3, #1
 800978e:	6010      	str	r0, [r2, #0]
 8009790:	7019      	strb	r1, [r3, #0]
 8009792:	4608      	mov	r0, r1
 8009794:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009798:	4770      	bx	lr

0800979a <__sfputs_r>:
 800979a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979c:	4606      	mov	r6, r0
 800979e:	460f      	mov	r7, r1
 80097a0:	4614      	mov	r4, r2
 80097a2:	18d5      	adds	r5, r2, r3
 80097a4:	42ac      	cmp	r4, r5
 80097a6:	d101      	bne.n	80097ac <__sfputs_r+0x12>
 80097a8:	2000      	movs	r0, #0
 80097aa:	e007      	b.n	80097bc <__sfputs_r+0x22>
 80097ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097b0:	463a      	mov	r2, r7
 80097b2:	4630      	mov	r0, r6
 80097b4:	f7ff ffda 	bl	800976c <__sfputc_r>
 80097b8:	1c43      	adds	r3, r0, #1
 80097ba:	d1f3      	bne.n	80097a4 <__sfputs_r+0xa>
 80097bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080097c0 <_vfiprintf_r>:
 80097c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c4:	460d      	mov	r5, r1
 80097c6:	b09d      	sub	sp, #116	@ 0x74
 80097c8:	4614      	mov	r4, r2
 80097ca:	4698      	mov	r8, r3
 80097cc:	4606      	mov	r6, r0
 80097ce:	b118      	cbz	r0, 80097d8 <_vfiprintf_r+0x18>
 80097d0:	6a03      	ldr	r3, [r0, #32]
 80097d2:	b90b      	cbnz	r3, 80097d8 <_vfiprintf_r+0x18>
 80097d4:	f7fe fbdc 	bl	8007f90 <__sinit>
 80097d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097da:	07d9      	lsls	r1, r3, #31
 80097dc:	d405      	bmi.n	80097ea <_vfiprintf_r+0x2a>
 80097de:	89ab      	ldrh	r3, [r5, #12]
 80097e0:	059a      	lsls	r2, r3, #22
 80097e2:	d402      	bmi.n	80097ea <_vfiprintf_r+0x2a>
 80097e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097e6:	f7fe fcdc 	bl	80081a2 <__retarget_lock_acquire_recursive>
 80097ea:	89ab      	ldrh	r3, [r5, #12]
 80097ec:	071b      	lsls	r3, r3, #28
 80097ee:	d501      	bpl.n	80097f4 <_vfiprintf_r+0x34>
 80097f0:	692b      	ldr	r3, [r5, #16]
 80097f2:	b99b      	cbnz	r3, 800981c <_vfiprintf_r+0x5c>
 80097f4:	4629      	mov	r1, r5
 80097f6:	4630      	mov	r0, r6
 80097f8:	f000 f9e4 	bl	8009bc4 <__swsetup_r>
 80097fc:	b170      	cbz	r0, 800981c <_vfiprintf_r+0x5c>
 80097fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009800:	07dc      	lsls	r4, r3, #31
 8009802:	d504      	bpl.n	800980e <_vfiprintf_r+0x4e>
 8009804:	f04f 30ff 	mov.w	r0, #4294967295
 8009808:	b01d      	add	sp, #116	@ 0x74
 800980a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800980e:	89ab      	ldrh	r3, [r5, #12]
 8009810:	0598      	lsls	r0, r3, #22
 8009812:	d4f7      	bmi.n	8009804 <_vfiprintf_r+0x44>
 8009814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009816:	f7fe fcc5 	bl	80081a4 <__retarget_lock_release_recursive>
 800981a:	e7f3      	b.n	8009804 <_vfiprintf_r+0x44>
 800981c:	2300      	movs	r3, #0
 800981e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009820:	2320      	movs	r3, #32
 8009822:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009826:	f8cd 800c 	str.w	r8, [sp, #12]
 800982a:	2330      	movs	r3, #48	@ 0x30
 800982c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80099dc <_vfiprintf_r+0x21c>
 8009830:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009834:	f04f 0901 	mov.w	r9, #1
 8009838:	4623      	mov	r3, r4
 800983a:	469a      	mov	sl, r3
 800983c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009840:	b10a      	cbz	r2, 8009846 <_vfiprintf_r+0x86>
 8009842:	2a25      	cmp	r2, #37	@ 0x25
 8009844:	d1f9      	bne.n	800983a <_vfiprintf_r+0x7a>
 8009846:	ebba 0b04 	subs.w	fp, sl, r4
 800984a:	d00b      	beq.n	8009864 <_vfiprintf_r+0xa4>
 800984c:	465b      	mov	r3, fp
 800984e:	4622      	mov	r2, r4
 8009850:	4629      	mov	r1, r5
 8009852:	4630      	mov	r0, r6
 8009854:	f7ff ffa1 	bl	800979a <__sfputs_r>
 8009858:	3001      	adds	r0, #1
 800985a:	f000 80a7 	beq.w	80099ac <_vfiprintf_r+0x1ec>
 800985e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009860:	445a      	add	r2, fp
 8009862:	9209      	str	r2, [sp, #36]	@ 0x24
 8009864:	f89a 3000 	ldrb.w	r3, [sl]
 8009868:	2b00      	cmp	r3, #0
 800986a:	f000 809f 	beq.w	80099ac <_vfiprintf_r+0x1ec>
 800986e:	2300      	movs	r3, #0
 8009870:	f04f 32ff 	mov.w	r2, #4294967295
 8009874:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009878:	f10a 0a01 	add.w	sl, sl, #1
 800987c:	9304      	str	r3, [sp, #16]
 800987e:	9307      	str	r3, [sp, #28]
 8009880:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009884:	931a      	str	r3, [sp, #104]	@ 0x68
 8009886:	4654      	mov	r4, sl
 8009888:	2205      	movs	r2, #5
 800988a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988e:	4853      	ldr	r0, [pc, #332]	@ (80099dc <_vfiprintf_r+0x21c>)
 8009890:	f7f6 fc9e 	bl	80001d0 <memchr>
 8009894:	9a04      	ldr	r2, [sp, #16]
 8009896:	b9d8      	cbnz	r0, 80098d0 <_vfiprintf_r+0x110>
 8009898:	06d1      	lsls	r1, r2, #27
 800989a:	bf44      	itt	mi
 800989c:	2320      	movmi	r3, #32
 800989e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098a2:	0713      	lsls	r3, r2, #28
 80098a4:	bf44      	itt	mi
 80098a6:	232b      	movmi	r3, #43	@ 0x2b
 80098a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098ac:	f89a 3000 	ldrb.w	r3, [sl]
 80098b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80098b2:	d015      	beq.n	80098e0 <_vfiprintf_r+0x120>
 80098b4:	9a07      	ldr	r2, [sp, #28]
 80098b6:	4654      	mov	r4, sl
 80098b8:	2000      	movs	r0, #0
 80098ba:	f04f 0c0a 	mov.w	ip, #10
 80098be:	4621      	mov	r1, r4
 80098c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098c4:	3b30      	subs	r3, #48	@ 0x30
 80098c6:	2b09      	cmp	r3, #9
 80098c8:	d94b      	bls.n	8009962 <_vfiprintf_r+0x1a2>
 80098ca:	b1b0      	cbz	r0, 80098fa <_vfiprintf_r+0x13a>
 80098cc:	9207      	str	r2, [sp, #28]
 80098ce:	e014      	b.n	80098fa <_vfiprintf_r+0x13a>
 80098d0:	eba0 0308 	sub.w	r3, r0, r8
 80098d4:	fa09 f303 	lsl.w	r3, r9, r3
 80098d8:	4313      	orrs	r3, r2
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	46a2      	mov	sl, r4
 80098de:	e7d2      	b.n	8009886 <_vfiprintf_r+0xc6>
 80098e0:	9b03      	ldr	r3, [sp, #12]
 80098e2:	1d19      	adds	r1, r3, #4
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	9103      	str	r1, [sp, #12]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	bfbb      	ittet	lt
 80098ec:	425b      	neglt	r3, r3
 80098ee:	f042 0202 	orrlt.w	r2, r2, #2
 80098f2:	9307      	strge	r3, [sp, #28]
 80098f4:	9307      	strlt	r3, [sp, #28]
 80098f6:	bfb8      	it	lt
 80098f8:	9204      	strlt	r2, [sp, #16]
 80098fa:	7823      	ldrb	r3, [r4, #0]
 80098fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80098fe:	d10a      	bne.n	8009916 <_vfiprintf_r+0x156>
 8009900:	7863      	ldrb	r3, [r4, #1]
 8009902:	2b2a      	cmp	r3, #42	@ 0x2a
 8009904:	d132      	bne.n	800996c <_vfiprintf_r+0x1ac>
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	1d1a      	adds	r2, r3, #4
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	9203      	str	r2, [sp, #12]
 800990e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009912:	3402      	adds	r4, #2
 8009914:	9305      	str	r3, [sp, #20]
 8009916:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80099ec <_vfiprintf_r+0x22c>
 800991a:	7821      	ldrb	r1, [r4, #0]
 800991c:	2203      	movs	r2, #3
 800991e:	4650      	mov	r0, sl
 8009920:	f7f6 fc56 	bl	80001d0 <memchr>
 8009924:	b138      	cbz	r0, 8009936 <_vfiprintf_r+0x176>
 8009926:	9b04      	ldr	r3, [sp, #16]
 8009928:	eba0 000a 	sub.w	r0, r0, sl
 800992c:	2240      	movs	r2, #64	@ 0x40
 800992e:	4082      	lsls	r2, r0
 8009930:	4313      	orrs	r3, r2
 8009932:	3401      	adds	r4, #1
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800993a:	4829      	ldr	r0, [pc, #164]	@ (80099e0 <_vfiprintf_r+0x220>)
 800993c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009940:	2206      	movs	r2, #6
 8009942:	f7f6 fc45 	bl	80001d0 <memchr>
 8009946:	2800      	cmp	r0, #0
 8009948:	d03f      	beq.n	80099ca <_vfiprintf_r+0x20a>
 800994a:	4b26      	ldr	r3, [pc, #152]	@ (80099e4 <_vfiprintf_r+0x224>)
 800994c:	bb1b      	cbnz	r3, 8009996 <_vfiprintf_r+0x1d6>
 800994e:	9b03      	ldr	r3, [sp, #12]
 8009950:	3307      	adds	r3, #7
 8009952:	f023 0307 	bic.w	r3, r3, #7
 8009956:	3308      	adds	r3, #8
 8009958:	9303      	str	r3, [sp, #12]
 800995a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800995c:	443b      	add	r3, r7
 800995e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009960:	e76a      	b.n	8009838 <_vfiprintf_r+0x78>
 8009962:	fb0c 3202 	mla	r2, ip, r2, r3
 8009966:	460c      	mov	r4, r1
 8009968:	2001      	movs	r0, #1
 800996a:	e7a8      	b.n	80098be <_vfiprintf_r+0xfe>
 800996c:	2300      	movs	r3, #0
 800996e:	3401      	adds	r4, #1
 8009970:	9305      	str	r3, [sp, #20]
 8009972:	4619      	mov	r1, r3
 8009974:	f04f 0c0a 	mov.w	ip, #10
 8009978:	4620      	mov	r0, r4
 800997a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800997e:	3a30      	subs	r2, #48	@ 0x30
 8009980:	2a09      	cmp	r2, #9
 8009982:	d903      	bls.n	800998c <_vfiprintf_r+0x1cc>
 8009984:	2b00      	cmp	r3, #0
 8009986:	d0c6      	beq.n	8009916 <_vfiprintf_r+0x156>
 8009988:	9105      	str	r1, [sp, #20]
 800998a:	e7c4      	b.n	8009916 <_vfiprintf_r+0x156>
 800998c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009990:	4604      	mov	r4, r0
 8009992:	2301      	movs	r3, #1
 8009994:	e7f0      	b.n	8009978 <_vfiprintf_r+0x1b8>
 8009996:	ab03      	add	r3, sp, #12
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	462a      	mov	r2, r5
 800999c:	4b12      	ldr	r3, [pc, #72]	@ (80099e8 <_vfiprintf_r+0x228>)
 800999e:	a904      	add	r1, sp, #16
 80099a0:	4630      	mov	r0, r6
 80099a2:	f7fd feb3 	bl	800770c <_printf_float>
 80099a6:	4607      	mov	r7, r0
 80099a8:	1c78      	adds	r0, r7, #1
 80099aa:	d1d6      	bne.n	800995a <_vfiprintf_r+0x19a>
 80099ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099ae:	07d9      	lsls	r1, r3, #31
 80099b0:	d405      	bmi.n	80099be <_vfiprintf_r+0x1fe>
 80099b2:	89ab      	ldrh	r3, [r5, #12]
 80099b4:	059a      	lsls	r2, r3, #22
 80099b6:	d402      	bmi.n	80099be <_vfiprintf_r+0x1fe>
 80099b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099ba:	f7fe fbf3 	bl	80081a4 <__retarget_lock_release_recursive>
 80099be:	89ab      	ldrh	r3, [r5, #12]
 80099c0:	065b      	lsls	r3, r3, #25
 80099c2:	f53f af1f 	bmi.w	8009804 <_vfiprintf_r+0x44>
 80099c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099c8:	e71e      	b.n	8009808 <_vfiprintf_r+0x48>
 80099ca:	ab03      	add	r3, sp, #12
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	462a      	mov	r2, r5
 80099d0:	4b05      	ldr	r3, [pc, #20]	@ (80099e8 <_vfiprintf_r+0x228>)
 80099d2:	a904      	add	r1, sp, #16
 80099d4:	4630      	mov	r0, r6
 80099d6:	f7fe f931 	bl	8007c3c <_printf_i>
 80099da:	e7e4      	b.n	80099a6 <_vfiprintf_r+0x1e6>
 80099dc:	0800a176 	.word	0x0800a176
 80099e0:	0800a180 	.word	0x0800a180
 80099e4:	0800770d 	.word	0x0800770d
 80099e8:	0800979b 	.word	0x0800979b
 80099ec:	0800a17c 	.word	0x0800a17c

080099f0 <__sflush_r>:
 80099f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80099f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099f8:	0716      	lsls	r6, r2, #28
 80099fa:	4605      	mov	r5, r0
 80099fc:	460c      	mov	r4, r1
 80099fe:	d454      	bmi.n	8009aaa <__sflush_r+0xba>
 8009a00:	684b      	ldr	r3, [r1, #4]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	dc02      	bgt.n	8009a0c <__sflush_r+0x1c>
 8009a06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	dd48      	ble.n	8009a9e <__sflush_r+0xae>
 8009a0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a0e:	2e00      	cmp	r6, #0
 8009a10:	d045      	beq.n	8009a9e <__sflush_r+0xae>
 8009a12:	2300      	movs	r3, #0
 8009a14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009a18:	682f      	ldr	r7, [r5, #0]
 8009a1a:	6a21      	ldr	r1, [r4, #32]
 8009a1c:	602b      	str	r3, [r5, #0]
 8009a1e:	d030      	beq.n	8009a82 <__sflush_r+0x92>
 8009a20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009a22:	89a3      	ldrh	r3, [r4, #12]
 8009a24:	0759      	lsls	r1, r3, #29
 8009a26:	d505      	bpl.n	8009a34 <__sflush_r+0x44>
 8009a28:	6863      	ldr	r3, [r4, #4]
 8009a2a:	1ad2      	subs	r2, r2, r3
 8009a2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009a2e:	b10b      	cbz	r3, 8009a34 <__sflush_r+0x44>
 8009a30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009a32:	1ad2      	subs	r2, r2, r3
 8009a34:	2300      	movs	r3, #0
 8009a36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009a38:	6a21      	ldr	r1, [r4, #32]
 8009a3a:	4628      	mov	r0, r5
 8009a3c:	47b0      	blx	r6
 8009a3e:	1c43      	adds	r3, r0, #1
 8009a40:	89a3      	ldrh	r3, [r4, #12]
 8009a42:	d106      	bne.n	8009a52 <__sflush_r+0x62>
 8009a44:	6829      	ldr	r1, [r5, #0]
 8009a46:	291d      	cmp	r1, #29
 8009a48:	d82b      	bhi.n	8009aa2 <__sflush_r+0xb2>
 8009a4a:	4a2a      	ldr	r2, [pc, #168]	@ (8009af4 <__sflush_r+0x104>)
 8009a4c:	40ca      	lsrs	r2, r1
 8009a4e:	07d6      	lsls	r6, r2, #31
 8009a50:	d527      	bpl.n	8009aa2 <__sflush_r+0xb2>
 8009a52:	2200      	movs	r2, #0
 8009a54:	6062      	str	r2, [r4, #4]
 8009a56:	04d9      	lsls	r1, r3, #19
 8009a58:	6922      	ldr	r2, [r4, #16]
 8009a5a:	6022      	str	r2, [r4, #0]
 8009a5c:	d504      	bpl.n	8009a68 <__sflush_r+0x78>
 8009a5e:	1c42      	adds	r2, r0, #1
 8009a60:	d101      	bne.n	8009a66 <__sflush_r+0x76>
 8009a62:	682b      	ldr	r3, [r5, #0]
 8009a64:	b903      	cbnz	r3, 8009a68 <__sflush_r+0x78>
 8009a66:	6560      	str	r0, [r4, #84]	@ 0x54
 8009a68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a6a:	602f      	str	r7, [r5, #0]
 8009a6c:	b1b9      	cbz	r1, 8009a9e <__sflush_r+0xae>
 8009a6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a72:	4299      	cmp	r1, r3
 8009a74:	d002      	beq.n	8009a7c <__sflush_r+0x8c>
 8009a76:	4628      	mov	r0, r5
 8009a78:	f7ff f9fe 	bl	8008e78 <_free_r>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a80:	e00d      	b.n	8009a9e <__sflush_r+0xae>
 8009a82:	2301      	movs	r3, #1
 8009a84:	4628      	mov	r0, r5
 8009a86:	47b0      	blx	r6
 8009a88:	4602      	mov	r2, r0
 8009a8a:	1c50      	adds	r0, r2, #1
 8009a8c:	d1c9      	bne.n	8009a22 <__sflush_r+0x32>
 8009a8e:	682b      	ldr	r3, [r5, #0]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d0c6      	beq.n	8009a22 <__sflush_r+0x32>
 8009a94:	2b1d      	cmp	r3, #29
 8009a96:	d001      	beq.n	8009a9c <__sflush_r+0xac>
 8009a98:	2b16      	cmp	r3, #22
 8009a9a:	d11e      	bne.n	8009ada <__sflush_r+0xea>
 8009a9c:	602f      	str	r7, [r5, #0]
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	e022      	b.n	8009ae8 <__sflush_r+0xf8>
 8009aa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009aa6:	b21b      	sxth	r3, r3
 8009aa8:	e01b      	b.n	8009ae2 <__sflush_r+0xf2>
 8009aaa:	690f      	ldr	r7, [r1, #16]
 8009aac:	2f00      	cmp	r7, #0
 8009aae:	d0f6      	beq.n	8009a9e <__sflush_r+0xae>
 8009ab0:	0793      	lsls	r3, r2, #30
 8009ab2:	680e      	ldr	r6, [r1, #0]
 8009ab4:	bf08      	it	eq
 8009ab6:	694b      	ldreq	r3, [r1, #20]
 8009ab8:	600f      	str	r7, [r1, #0]
 8009aba:	bf18      	it	ne
 8009abc:	2300      	movne	r3, #0
 8009abe:	eba6 0807 	sub.w	r8, r6, r7
 8009ac2:	608b      	str	r3, [r1, #8]
 8009ac4:	f1b8 0f00 	cmp.w	r8, #0
 8009ac8:	dde9      	ble.n	8009a9e <__sflush_r+0xae>
 8009aca:	6a21      	ldr	r1, [r4, #32]
 8009acc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009ace:	4643      	mov	r3, r8
 8009ad0:	463a      	mov	r2, r7
 8009ad2:	4628      	mov	r0, r5
 8009ad4:	47b0      	blx	r6
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	dc08      	bgt.n	8009aec <__sflush_r+0xfc>
 8009ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ade:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ae2:	81a3      	strh	r3, [r4, #12]
 8009ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aec:	4407      	add	r7, r0
 8009aee:	eba8 0800 	sub.w	r8, r8, r0
 8009af2:	e7e7      	b.n	8009ac4 <__sflush_r+0xd4>
 8009af4:	20400001 	.word	0x20400001

08009af8 <_fflush_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	690b      	ldr	r3, [r1, #16]
 8009afc:	4605      	mov	r5, r0
 8009afe:	460c      	mov	r4, r1
 8009b00:	b913      	cbnz	r3, 8009b08 <_fflush_r+0x10>
 8009b02:	2500      	movs	r5, #0
 8009b04:	4628      	mov	r0, r5
 8009b06:	bd38      	pop	{r3, r4, r5, pc}
 8009b08:	b118      	cbz	r0, 8009b12 <_fflush_r+0x1a>
 8009b0a:	6a03      	ldr	r3, [r0, #32]
 8009b0c:	b90b      	cbnz	r3, 8009b12 <_fflush_r+0x1a>
 8009b0e:	f7fe fa3f 	bl	8007f90 <__sinit>
 8009b12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d0f3      	beq.n	8009b02 <_fflush_r+0xa>
 8009b1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009b1c:	07d0      	lsls	r0, r2, #31
 8009b1e:	d404      	bmi.n	8009b2a <_fflush_r+0x32>
 8009b20:	0599      	lsls	r1, r3, #22
 8009b22:	d402      	bmi.n	8009b2a <_fflush_r+0x32>
 8009b24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b26:	f7fe fb3c 	bl	80081a2 <__retarget_lock_acquire_recursive>
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	4621      	mov	r1, r4
 8009b2e:	f7ff ff5f 	bl	80099f0 <__sflush_r>
 8009b32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009b34:	07da      	lsls	r2, r3, #31
 8009b36:	4605      	mov	r5, r0
 8009b38:	d4e4      	bmi.n	8009b04 <_fflush_r+0xc>
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	059b      	lsls	r3, r3, #22
 8009b3e:	d4e1      	bmi.n	8009b04 <_fflush_r+0xc>
 8009b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009b42:	f7fe fb2f 	bl	80081a4 <__retarget_lock_release_recursive>
 8009b46:	e7dd      	b.n	8009b04 <_fflush_r+0xc>

08009b48 <__swbuf_r>:
 8009b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b4a:	460e      	mov	r6, r1
 8009b4c:	4614      	mov	r4, r2
 8009b4e:	4605      	mov	r5, r0
 8009b50:	b118      	cbz	r0, 8009b5a <__swbuf_r+0x12>
 8009b52:	6a03      	ldr	r3, [r0, #32]
 8009b54:	b90b      	cbnz	r3, 8009b5a <__swbuf_r+0x12>
 8009b56:	f7fe fa1b 	bl	8007f90 <__sinit>
 8009b5a:	69a3      	ldr	r3, [r4, #24]
 8009b5c:	60a3      	str	r3, [r4, #8]
 8009b5e:	89a3      	ldrh	r3, [r4, #12]
 8009b60:	071a      	lsls	r2, r3, #28
 8009b62:	d501      	bpl.n	8009b68 <__swbuf_r+0x20>
 8009b64:	6923      	ldr	r3, [r4, #16]
 8009b66:	b943      	cbnz	r3, 8009b7a <__swbuf_r+0x32>
 8009b68:	4621      	mov	r1, r4
 8009b6a:	4628      	mov	r0, r5
 8009b6c:	f000 f82a 	bl	8009bc4 <__swsetup_r>
 8009b70:	b118      	cbz	r0, 8009b7a <__swbuf_r+0x32>
 8009b72:	f04f 37ff 	mov.w	r7, #4294967295
 8009b76:	4638      	mov	r0, r7
 8009b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b7a:	6823      	ldr	r3, [r4, #0]
 8009b7c:	6922      	ldr	r2, [r4, #16]
 8009b7e:	1a98      	subs	r0, r3, r2
 8009b80:	6963      	ldr	r3, [r4, #20]
 8009b82:	b2f6      	uxtb	r6, r6
 8009b84:	4283      	cmp	r3, r0
 8009b86:	4637      	mov	r7, r6
 8009b88:	dc05      	bgt.n	8009b96 <__swbuf_r+0x4e>
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	f7ff ffb3 	bl	8009af8 <_fflush_r>
 8009b92:	2800      	cmp	r0, #0
 8009b94:	d1ed      	bne.n	8009b72 <__swbuf_r+0x2a>
 8009b96:	68a3      	ldr	r3, [r4, #8]
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	60a3      	str	r3, [r4, #8]
 8009b9c:	6823      	ldr	r3, [r4, #0]
 8009b9e:	1c5a      	adds	r2, r3, #1
 8009ba0:	6022      	str	r2, [r4, #0]
 8009ba2:	701e      	strb	r6, [r3, #0]
 8009ba4:	6962      	ldr	r2, [r4, #20]
 8009ba6:	1c43      	adds	r3, r0, #1
 8009ba8:	429a      	cmp	r2, r3
 8009baa:	d004      	beq.n	8009bb6 <__swbuf_r+0x6e>
 8009bac:	89a3      	ldrh	r3, [r4, #12]
 8009bae:	07db      	lsls	r3, r3, #31
 8009bb0:	d5e1      	bpl.n	8009b76 <__swbuf_r+0x2e>
 8009bb2:	2e0a      	cmp	r6, #10
 8009bb4:	d1df      	bne.n	8009b76 <__swbuf_r+0x2e>
 8009bb6:	4621      	mov	r1, r4
 8009bb8:	4628      	mov	r0, r5
 8009bba:	f7ff ff9d 	bl	8009af8 <_fflush_r>
 8009bbe:	2800      	cmp	r0, #0
 8009bc0:	d0d9      	beq.n	8009b76 <__swbuf_r+0x2e>
 8009bc2:	e7d6      	b.n	8009b72 <__swbuf_r+0x2a>

08009bc4 <__swsetup_r>:
 8009bc4:	b538      	push	{r3, r4, r5, lr}
 8009bc6:	4b29      	ldr	r3, [pc, #164]	@ (8009c6c <__swsetup_r+0xa8>)
 8009bc8:	4605      	mov	r5, r0
 8009bca:	6818      	ldr	r0, [r3, #0]
 8009bcc:	460c      	mov	r4, r1
 8009bce:	b118      	cbz	r0, 8009bd8 <__swsetup_r+0x14>
 8009bd0:	6a03      	ldr	r3, [r0, #32]
 8009bd2:	b90b      	cbnz	r3, 8009bd8 <__swsetup_r+0x14>
 8009bd4:	f7fe f9dc 	bl	8007f90 <__sinit>
 8009bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bdc:	0719      	lsls	r1, r3, #28
 8009bde:	d422      	bmi.n	8009c26 <__swsetup_r+0x62>
 8009be0:	06da      	lsls	r2, r3, #27
 8009be2:	d407      	bmi.n	8009bf4 <__swsetup_r+0x30>
 8009be4:	2209      	movs	r2, #9
 8009be6:	602a      	str	r2, [r5, #0]
 8009be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bec:	81a3      	strh	r3, [r4, #12]
 8009bee:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf2:	e033      	b.n	8009c5c <__swsetup_r+0x98>
 8009bf4:	0758      	lsls	r0, r3, #29
 8009bf6:	d512      	bpl.n	8009c1e <__swsetup_r+0x5a>
 8009bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009bfa:	b141      	cbz	r1, 8009c0e <__swsetup_r+0x4a>
 8009bfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009c00:	4299      	cmp	r1, r3
 8009c02:	d002      	beq.n	8009c0a <__swsetup_r+0x46>
 8009c04:	4628      	mov	r0, r5
 8009c06:	f7ff f937 	bl	8008e78 <_free_r>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009c0e:	89a3      	ldrh	r3, [r4, #12]
 8009c10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009c14:	81a3      	strh	r3, [r4, #12]
 8009c16:	2300      	movs	r3, #0
 8009c18:	6063      	str	r3, [r4, #4]
 8009c1a:	6923      	ldr	r3, [r4, #16]
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	89a3      	ldrh	r3, [r4, #12]
 8009c20:	f043 0308 	orr.w	r3, r3, #8
 8009c24:	81a3      	strh	r3, [r4, #12]
 8009c26:	6923      	ldr	r3, [r4, #16]
 8009c28:	b94b      	cbnz	r3, 8009c3e <__swsetup_r+0x7a>
 8009c2a:	89a3      	ldrh	r3, [r4, #12]
 8009c2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009c34:	d003      	beq.n	8009c3e <__swsetup_r+0x7a>
 8009c36:	4621      	mov	r1, r4
 8009c38:	4628      	mov	r0, r5
 8009c3a:	f000 f8b3 	bl	8009da4 <__smakebuf_r>
 8009c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c42:	f013 0201 	ands.w	r2, r3, #1
 8009c46:	d00a      	beq.n	8009c5e <__swsetup_r+0x9a>
 8009c48:	2200      	movs	r2, #0
 8009c4a:	60a2      	str	r2, [r4, #8]
 8009c4c:	6962      	ldr	r2, [r4, #20]
 8009c4e:	4252      	negs	r2, r2
 8009c50:	61a2      	str	r2, [r4, #24]
 8009c52:	6922      	ldr	r2, [r4, #16]
 8009c54:	b942      	cbnz	r2, 8009c68 <__swsetup_r+0xa4>
 8009c56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009c5a:	d1c5      	bne.n	8009be8 <__swsetup_r+0x24>
 8009c5c:	bd38      	pop	{r3, r4, r5, pc}
 8009c5e:	0799      	lsls	r1, r3, #30
 8009c60:	bf58      	it	pl
 8009c62:	6962      	ldrpl	r2, [r4, #20]
 8009c64:	60a2      	str	r2, [r4, #8]
 8009c66:	e7f4      	b.n	8009c52 <__swsetup_r+0x8e>
 8009c68:	2000      	movs	r0, #0
 8009c6a:	e7f7      	b.n	8009c5c <__swsetup_r+0x98>
 8009c6c:	2000001c 	.word	0x2000001c

08009c70 <_sbrk_r>:
 8009c70:	b538      	push	{r3, r4, r5, lr}
 8009c72:	4d06      	ldr	r5, [pc, #24]	@ (8009c8c <_sbrk_r+0x1c>)
 8009c74:	2300      	movs	r3, #0
 8009c76:	4604      	mov	r4, r0
 8009c78:	4608      	mov	r0, r1
 8009c7a:	602b      	str	r3, [r5, #0]
 8009c7c:	f7f7 fdde 	bl	800183c <_sbrk>
 8009c80:	1c43      	adds	r3, r0, #1
 8009c82:	d102      	bne.n	8009c8a <_sbrk_r+0x1a>
 8009c84:	682b      	ldr	r3, [r5, #0]
 8009c86:	b103      	cbz	r3, 8009c8a <_sbrk_r+0x1a>
 8009c88:	6023      	str	r3, [r4, #0]
 8009c8a:	bd38      	pop	{r3, r4, r5, pc}
 8009c8c:	200038ec 	.word	0x200038ec

08009c90 <__assert_func>:
 8009c90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009c92:	4614      	mov	r4, r2
 8009c94:	461a      	mov	r2, r3
 8009c96:	4b09      	ldr	r3, [pc, #36]	@ (8009cbc <__assert_func+0x2c>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4605      	mov	r5, r0
 8009c9c:	68d8      	ldr	r0, [r3, #12]
 8009c9e:	b14c      	cbz	r4, 8009cb4 <__assert_func+0x24>
 8009ca0:	4b07      	ldr	r3, [pc, #28]	@ (8009cc0 <__assert_func+0x30>)
 8009ca2:	9100      	str	r1, [sp, #0]
 8009ca4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009ca8:	4906      	ldr	r1, [pc, #24]	@ (8009cc4 <__assert_func+0x34>)
 8009caa:	462b      	mov	r3, r5
 8009cac:	f000 f842 	bl	8009d34 <fiprintf>
 8009cb0:	f000 f8d6 	bl	8009e60 <abort>
 8009cb4:	4b04      	ldr	r3, [pc, #16]	@ (8009cc8 <__assert_func+0x38>)
 8009cb6:	461c      	mov	r4, r3
 8009cb8:	e7f3      	b.n	8009ca2 <__assert_func+0x12>
 8009cba:	bf00      	nop
 8009cbc:	2000001c 	.word	0x2000001c
 8009cc0:	0800a191 	.word	0x0800a191
 8009cc4:	0800a19e 	.word	0x0800a19e
 8009cc8:	0800a1cc 	.word	0x0800a1cc

08009ccc <_calloc_r>:
 8009ccc:	b570      	push	{r4, r5, r6, lr}
 8009cce:	fba1 5402 	umull	r5, r4, r1, r2
 8009cd2:	b934      	cbnz	r4, 8009ce2 <_calloc_r+0x16>
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	f7ff f943 	bl	8008f60 <_malloc_r>
 8009cda:	4606      	mov	r6, r0
 8009cdc:	b928      	cbnz	r0, 8009cea <_calloc_r+0x1e>
 8009cde:	4630      	mov	r0, r6
 8009ce0:	bd70      	pop	{r4, r5, r6, pc}
 8009ce2:	220c      	movs	r2, #12
 8009ce4:	6002      	str	r2, [r0, #0]
 8009ce6:	2600      	movs	r6, #0
 8009ce8:	e7f9      	b.n	8009cde <_calloc_r+0x12>
 8009cea:	462a      	mov	r2, r5
 8009cec:	4621      	mov	r1, r4
 8009cee:	f7fe f9da 	bl	80080a6 <memset>
 8009cf2:	e7f4      	b.n	8009cde <_calloc_r+0x12>

08009cf4 <__ascii_mbtowc>:
 8009cf4:	b082      	sub	sp, #8
 8009cf6:	b901      	cbnz	r1, 8009cfa <__ascii_mbtowc+0x6>
 8009cf8:	a901      	add	r1, sp, #4
 8009cfa:	b142      	cbz	r2, 8009d0e <__ascii_mbtowc+0x1a>
 8009cfc:	b14b      	cbz	r3, 8009d12 <__ascii_mbtowc+0x1e>
 8009cfe:	7813      	ldrb	r3, [r2, #0]
 8009d00:	600b      	str	r3, [r1, #0]
 8009d02:	7812      	ldrb	r2, [r2, #0]
 8009d04:	1e10      	subs	r0, r2, #0
 8009d06:	bf18      	it	ne
 8009d08:	2001      	movne	r0, #1
 8009d0a:	b002      	add	sp, #8
 8009d0c:	4770      	bx	lr
 8009d0e:	4610      	mov	r0, r2
 8009d10:	e7fb      	b.n	8009d0a <__ascii_mbtowc+0x16>
 8009d12:	f06f 0001 	mvn.w	r0, #1
 8009d16:	e7f8      	b.n	8009d0a <__ascii_mbtowc+0x16>

08009d18 <__ascii_wctomb>:
 8009d18:	4603      	mov	r3, r0
 8009d1a:	4608      	mov	r0, r1
 8009d1c:	b141      	cbz	r1, 8009d30 <__ascii_wctomb+0x18>
 8009d1e:	2aff      	cmp	r2, #255	@ 0xff
 8009d20:	d904      	bls.n	8009d2c <__ascii_wctomb+0x14>
 8009d22:	228a      	movs	r2, #138	@ 0x8a
 8009d24:	601a      	str	r2, [r3, #0]
 8009d26:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2a:	4770      	bx	lr
 8009d2c:	700a      	strb	r2, [r1, #0]
 8009d2e:	2001      	movs	r0, #1
 8009d30:	4770      	bx	lr
	...

08009d34 <fiprintf>:
 8009d34:	b40e      	push	{r1, r2, r3}
 8009d36:	b503      	push	{r0, r1, lr}
 8009d38:	4601      	mov	r1, r0
 8009d3a:	ab03      	add	r3, sp, #12
 8009d3c:	4805      	ldr	r0, [pc, #20]	@ (8009d54 <fiprintf+0x20>)
 8009d3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d42:	6800      	ldr	r0, [r0, #0]
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	f7ff fd3b 	bl	80097c0 <_vfiprintf_r>
 8009d4a:	b002      	add	sp, #8
 8009d4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009d50:	b003      	add	sp, #12
 8009d52:	4770      	bx	lr
 8009d54:	2000001c 	.word	0x2000001c

08009d58 <__swhatbuf_r>:
 8009d58:	b570      	push	{r4, r5, r6, lr}
 8009d5a:	460c      	mov	r4, r1
 8009d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d60:	2900      	cmp	r1, #0
 8009d62:	b096      	sub	sp, #88	@ 0x58
 8009d64:	4615      	mov	r5, r2
 8009d66:	461e      	mov	r6, r3
 8009d68:	da0d      	bge.n	8009d86 <__swhatbuf_r+0x2e>
 8009d6a:	89a3      	ldrh	r3, [r4, #12]
 8009d6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009d70:	f04f 0100 	mov.w	r1, #0
 8009d74:	bf14      	ite	ne
 8009d76:	2340      	movne	r3, #64	@ 0x40
 8009d78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	6031      	str	r1, [r6, #0]
 8009d80:	602b      	str	r3, [r5, #0]
 8009d82:	b016      	add	sp, #88	@ 0x58
 8009d84:	bd70      	pop	{r4, r5, r6, pc}
 8009d86:	466a      	mov	r2, sp
 8009d88:	f000 f848 	bl	8009e1c <_fstat_r>
 8009d8c:	2800      	cmp	r0, #0
 8009d8e:	dbec      	blt.n	8009d6a <__swhatbuf_r+0x12>
 8009d90:	9901      	ldr	r1, [sp, #4]
 8009d92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009d96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009d9a:	4259      	negs	r1, r3
 8009d9c:	4159      	adcs	r1, r3
 8009d9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009da2:	e7eb      	b.n	8009d7c <__swhatbuf_r+0x24>

08009da4 <__smakebuf_r>:
 8009da4:	898b      	ldrh	r3, [r1, #12]
 8009da6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009da8:	079d      	lsls	r5, r3, #30
 8009daa:	4606      	mov	r6, r0
 8009dac:	460c      	mov	r4, r1
 8009dae:	d507      	bpl.n	8009dc0 <__smakebuf_r+0x1c>
 8009db0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009db4:	6023      	str	r3, [r4, #0]
 8009db6:	6123      	str	r3, [r4, #16]
 8009db8:	2301      	movs	r3, #1
 8009dba:	6163      	str	r3, [r4, #20]
 8009dbc:	b003      	add	sp, #12
 8009dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dc0:	ab01      	add	r3, sp, #4
 8009dc2:	466a      	mov	r2, sp
 8009dc4:	f7ff ffc8 	bl	8009d58 <__swhatbuf_r>
 8009dc8:	9f00      	ldr	r7, [sp, #0]
 8009dca:	4605      	mov	r5, r0
 8009dcc:	4639      	mov	r1, r7
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7ff f8c6 	bl	8008f60 <_malloc_r>
 8009dd4:	b948      	cbnz	r0, 8009dea <__smakebuf_r+0x46>
 8009dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dda:	059a      	lsls	r2, r3, #22
 8009ddc:	d4ee      	bmi.n	8009dbc <__smakebuf_r+0x18>
 8009dde:	f023 0303 	bic.w	r3, r3, #3
 8009de2:	f043 0302 	orr.w	r3, r3, #2
 8009de6:	81a3      	strh	r3, [r4, #12]
 8009de8:	e7e2      	b.n	8009db0 <__smakebuf_r+0xc>
 8009dea:	89a3      	ldrh	r3, [r4, #12]
 8009dec:	6020      	str	r0, [r4, #0]
 8009dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009df2:	81a3      	strh	r3, [r4, #12]
 8009df4:	9b01      	ldr	r3, [sp, #4]
 8009df6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009dfa:	b15b      	cbz	r3, 8009e14 <__smakebuf_r+0x70>
 8009dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e00:	4630      	mov	r0, r6
 8009e02:	f000 f81d 	bl	8009e40 <_isatty_r>
 8009e06:	b128      	cbz	r0, 8009e14 <__smakebuf_r+0x70>
 8009e08:	89a3      	ldrh	r3, [r4, #12]
 8009e0a:	f023 0303 	bic.w	r3, r3, #3
 8009e0e:	f043 0301 	orr.w	r3, r3, #1
 8009e12:	81a3      	strh	r3, [r4, #12]
 8009e14:	89a3      	ldrh	r3, [r4, #12]
 8009e16:	431d      	orrs	r5, r3
 8009e18:	81a5      	strh	r5, [r4, #12]
 8009e1a:	e7cf      	b.n	8009dbc <__smakebuf_r+0x18>

08009e1c <_fstat_r>:
 8009e1c:	b538      	push	{r3, r4, r5, lr}
 8009e1e:	4d07      	ldr	r5, [pc, #28]	@ (8009e3c <_fstat_r+0x20>)
 8009e20:	2300      	movs	r3, #0
 8009e22:	4604      	mov	r4, r0
 8009e24:	4608      	mov	r0, r1
 8009e26:	4611      	mov	r1, r2
 8009e28:	602b      	str	r3, [r5, #0]
 8009e2a:	f7f7 fcdf 	bl	80017ec <_fstat>
 8009e2e:	1c43      	adds	r3, r0, #1
 8009e30:	d102      	bne.n	8009e38 <_fstat_r+0x1c>
 8009e32:	682b      	ldr	r3, [r5, #0]
 8009e34:	b103      	cbz	r3, 8009e38 <_fstat_r+0x1c>
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	bd38      	pop	{r3, r4, r5, pc}
 8009e3a:	bf00      	nop
 8009e3c:	200038ec 	.word	0x200038ec

08009e40 <_isatty_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	4d06      	ldr	r5, [pc, #24]	@ (8009e5c <_isatty_r+0x1c>)
 8009e44:	2300      	movs	r3, #0
 8009e46:	4604      	mov	r4, r0
 8009e48:	4608      	mov	r0, r1
 8009e4a:	602b      	str	r3, [r5, #0]
 8009e4c:	f7f7 fcde 	bl	800180c <_isatty>
 8009e50:	1c43      	adds	r3, r0, #1
 8009e52:	d102      	bne.n	8009e5a <_isatty_r+0x1a>
 8009e54:	682b      	ldr	r3, [r5, #0]
 8009e56:	b103      	cbz	r3, 8009e5a <_isatty_r+0x1a>
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	bd38      	pop	{r3, r4, r5, pc}
 8009e5c:	200038ec 	.word	0x200038ec

08009e60 <abort>:
 8009e60:	b508      	push	{r3, lr}
 8009e62:	2006      	movs	r0, #6
 8009e64:	f000 f82c 	bl	8009ec0 <raise>
 8009e68:	2001      	movs	r0, #1
 8009e6a:	f7f7 fc8b 	bl	8001784 <_exit>

08009e6e <_raise_r>:
 8009e6e:	291f      	cmp	r1, #31
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	4605      	mov	r5, r0
 8009e74:	460c      	mov	r4, r1
 8009e76:	d904      	bls.n	8009e82 <_raise_r+0x14>
 8009e78:	2316      	movs	r3, #22
 8009e7a:	6003      	str	r3, [r0, #0]
 8009e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009e80:	bd38      	pop	{r3, r4, r5, pc}
 8009e82:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009e84:	b112      	cbz	r2, 8009e8c <_raise_r+0x1e>
 8009e86:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e8a:	b94b      	cbnz	r3, 8009ea0 <_raise_r+0x32>
 8009e8c:	4628      	mov	r0, r5
 8009e8e:	f000 f831 	bl	8009ef4 <_getpid_r>
 8009e92:	4622      	mov	r2, r4
 8009e94:	4601      	mov	r1, r0
 8009e96:	4628      	mov	r0, r5
 8009e98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e9c:	f000 b818 	b.w	8009ed0 <_kill_r>
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d00a      	beq.n	8009eba <_raise_r+0x4c>
 8009ea4:	1c59      	adds	r1, r3, #1
 8009ea6:	d103      	bne.n	8009eb0 <_raise_r+0x42>
 8009ea8:	2316      	movs	r3, #22
 8009eaa:	6003      	str	r3, [r0, #0]
 8009eac:	2001      	movs	r0, #1
 8009eae:	e7e7      	b.n	8009e80 <_raise_r+0x12>
 8009eb0:	2100      	movs	r1, #0
 8009eb2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009eb6:	4620      	mov	r0, r4
 8009eb8:	4798      	blx	r3
 8009eba:	2000      	movs	r0, #0
 8009ebc:	e7e0      	b.n	8009e80 <_raise_r+0x12>
	...

08009ec0 <raise>:
 8009ec0:	4b02      	ldr	r3, [pc, #8]	@ (8009ecc <raise+0xc>)
 8009ec2:	4601      	mov	r1, r0
 8009ec4:	6818      	ldr	r0, [r3, #0]
 8009ec6:	f7ff bfd2 	b.w	8009e6e <_raise_r>
 8009eca:	bf00      	nop
 8009ecc:	2000001c 	.word	0x2000001c

08009ed0 <_kill_r>:
 8009ed0:	b538      	push	{r3, r4, r5, lr}
 8009ed2:	4d07      	ldr	r5, [pc, #28]	@ (8009ef0 <_kill_r+0x20>)
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	4604      	mov	r4, r0
 8009ed8:	4608      	mov	r0, r1
 8009eda:	4611      	mov	r1, r2
 8009edc:	602b      	str	r3, [r5, #0]
 8009ede:	f7f7 fc41 	bl	8001764 <_kill>
 8009ee2:	1c43      	adds	r3, r0, #1
 8009ee4:	d102      	bne.n	8009eec <_kill_r+0x1c>
 8009ee6:	682b      	ldr	r3, [r5, #0]
 8009ee8:	b103      	cbz	r3, 8009eec <_kill_r+0x1c>
 8009eea:	6023      	str	r3, [r4, #0]
 8009eec:	bd38      	pop	{r3, r4, r5, pc}
 8009eee:	bf00      	nop
 8009ef0:	200038ec 	.word	0x200038ec

08009ef4 <_getpid_r>:
 8009ef4:	f7f7 bc2e 	b.w	8001754 <_getpid>

08009ef8 <_init>:
 8009ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009efa:	bf00      	nop
 8009efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009efe:	bc08      	pop	{r3}
 8009f00:	469e      	mov	lr, r3
 8009f02:	4770      	bx	lr

08009f04 <_fini>:
 8009f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f06:	bf00      	nop
 8009f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f0a:	bc08      	pop	{r3}
 8009f0c:	469e      	mov	lr, r3
 8009f0e:	4770      	bx	lr
