<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Runtime PCIe</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part34.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part36.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark34">&zwnj;</a>Runtime PCIe</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">The ACX_NAP_AXI_MASTER used by the register control block is accessible from any of the programming methods into the device. Therefore the register control block can be accessed and controlled via any of the devices PCIe ports. For details of PCIe drivers please contact Achronix support.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part34.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part36.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
