`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  4 2021 16:47:33 CST (May  4 2021 08:47:33 UTC)

module DC_Filter_Equal_1U_20_4(in1, out1);
  input [10:0] in1;
  output out1;
  wire [10:0] in1;
  wire out1;
  wire n_0, n_1, n_2;
  NOR4X1 g37(.A (in1[2]), .B (in1[0]), .C (in1[1]), .D (n_2), .Y
       (out1));
  NAND2X1 g38(.A (n_1), .B (n_0), .Y (n_2));
  NOR4X1 g39(.A (in1[10]), .B (in1[9]), .C (in1[8]), .D (in1[7]), .Y
       (n_1));
  NOR4X1 g40(.A (in1[6]), .B (in1[5]), .C (in1[4]), .D (in1[3]), .Y
       (n_0));
endmodule


