Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Wed Jun 12 17:06:02 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 1.17 sec.

Routing started.
Building routing graph takes 0.47 sec.
Processing design graph takes 0.08 sec.
Total nets for routing : 71.
Global routing takes 0.02 sec.
Detailed routing takes 0.00 sec.
Hold Violation Fix in router takes 0.06 sec.
Finish routing takes 0.00 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 0.77 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT       | DIRECTION     | LOC     | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKen      | input         | J15     | BANKR1     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| CLKout     | output        | F14     | BANKR1     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| Q0         | output        | H16     | BANKR1     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| Q1         | output        | J16     | BANKR1     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| Q2         | output        | K18     | BANKR1     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| Q3         | output        | N15     | BANKR1     | 1.2       | LVCMOS12       | 2         | NONE           | SLOW     | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| R1         | input         | H13     | BANKR1     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| exCLK      | input         | H18     | BANKR1     | 1.2       | LVCMOS12       | NA        | NONE           | NA       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                  
| Use of APM               | 0        | 30            | 0                  
| Use of BKCL              | 1        | 6             | 17                 
| Use of CLMA              | 13       | 3274          | 1                  
|   FF                     | 27       | 19644         | 1                  
|   LUT                    | 36       | 13096         | 1                  
|   LUT-FF pairs           | 2        | 13096         | 1                  
| Use of CLMS              | 1        | 1110          | 1                  
|   FF                     | 4        | 6660          | 1                  
|   LUT                    | 2        | 4440          | 1                  
|   LUT-FF pairs           | 2        | 4440          | 1                  
|   Distributed RAM        | 0        | 4440          | 0                  
| Use of CRYSTAL           | 0        | 6             | 0                  
| Use of DLL               | 0        | 6             | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 48            | 0                  
| Use of FLSIF             | 0        | 1             | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 2745          | 0                  
| Use of HMEMC             | 0        | 2             | 0                  
| Use of IO                | 8        | 240           | 4                  
|   IOBD                   | 6        | 120           | 5                  
|   IOBR                   | 0        | 6             | 0                  
|   IOBS                   | 2        | 114           | 2                  
| Use of IOCKDIV           | 0        | 12            | 0                  
| Use of IOCKDLY           | 0        | 24            | 0                  
| Use of IOCKGATE          | 0        | 12            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                  
| Use of IOL               | 8        | 240           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 6             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 6             | 0                  
| Use of SCANCHAIN         | 0        | 4             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 20            | 5                  
|  USCM dataused           | 0        | 20            | 0                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst           | Driver Pin     | Site Of Driver Inst     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_74_104           | ntclkbufg_0         | 14              | 0                   | exCLK_ibuf/opit_1     | INCK           | IOL_151_198             
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CRYSTAL     | DLL     | DQSL     | FLSIF     | FUSECODE     | HMEMC     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test3                | 35      | 31     | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 8      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + U1                 | 1       | 2      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U2                 | 1       | 3      | 0                   | 0       | 0       | 0       | 0           | 0       | 0        | 0         | 0            | 0         | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/device_map/test3_map.adf              
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/device_map/test3.pcf                  
| Output     | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/test3_pnr.adf             
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/clock_utilization.txt     
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/test3_plc.adf             
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/test3.prr                 
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/test3_prr.prt             
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/test3_pnr.netlist         
|            | D:/pdsproject/project/project1/AorB/test2/test2_1/test3/place_route/prr.db                    
+-------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 862 MB
Total CPU time to pnr completion : 0h:0m:10s
Process Total CPU time to pnr completion : 0h:0m:10s
Total real time to pnr completion : 0h:0m:11s
