VPR FPGA Placement and Routing.
Version: 8.1.0-dev+9e53e9a0a
Revision: v8.0.0-7093-g9e53e9a0a
Compiled: 2023-03-22T18:43:34
Compiler: GNU 11.3.0 on Linux-5.19.0-35-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml diffeq_paj_convert.blif --route_chan_width 300 --constant_net_method route


Architecture file: /home/fizza/work/uart_receiver/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/diffeq_paj_convert/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml
Circuit name: diffeq_paj_convert

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'frac_lut6' input port 'in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'frac_lut6' output port 'lut6_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'frac_lut6' output port 'lut5_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'frac_lut6' output port 'lut4_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.01 seconds (max_rss 18.2 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: diffeq_paj_convert.net
Circuit placement file: diffeq_paj_convert.place
Circuit routing file: diffeq_paj_convert.route
Circuit SDC file: diffeq_paj_convert.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 300
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 300
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 0.06 seconds (max_rss 21.6 MiB, delta_rss +3.4 MiB)
Circuit file: diffeq_paj_convert.blif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 24.5 MiB, delta_rss +2.8 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 201
Swept block(s)      : 1
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.6 MiB, delta_rss +0.1 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 926
    .input :     162
    .latch :     193
    .output:      96
    0-LUT  :       2
    6-LUT  :     468
    mult_36:       5
  Nets  : 985
    Avg Fanout:     2.9
    Max Fanout:   193.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3840
  Timing Graph Edges: 16774
  Timing Graph Levels: 40
# Build Timing Graph took 0.01 seconds (max_rss 26.4 MiB, delta_rss +1.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 193 pins (5.0%), 193 blocks (20.8%)
# Load Timing Constraints

SDC file 'diffeq_paj_convert.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.4 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'diffeq_paj_convert.blif'.

After removing unused inputs...
	total blocks: 926, total nets: 985, total inputs: 162, total outputs: 96
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 memory:1,1 mult_36:1,1
Packing with high fanout thresholds: io:128 clb:32 memory:128 mult_36:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Failed route at end, repack cluster trying detailed routing at each stage.
    29/733       3%                            6    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
    58/733       7%                            8    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
    87/733      11%                            9    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   116/733      15%                           10    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   145/733      19%                           11    20 x 20    
   174/733      23%                           13    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   203/733      27%                           14    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   232/733      31%                           16    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   261/733      35%                           17    20 x 20    
   290/733      39%                           19    20 x 20    
   319/733      43%                           21    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   348/733      47%                           22    20 x 20    
   377/733      51%                           24    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   406/733      55%                           25    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   435/733      59%                           26    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   464/733      63%                           27    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   493/733      67%                           28    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   522/733      71%                           29    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   551/733      75%                           29    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   580/733      79%                           30    20 x 20    
   609/733      83%                           32    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   638/733      87%                           33    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   667/733      90%                           34    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   696/733      94%                           35    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   725/733      98%                           36    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   754/733     102%                           37    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   783/733     106%                           38    20 x 20    
Failed route at end, repack cluster trying detailed routing at each stage.
   812/733     110%                           43    20 x 20    
   841/733     114%                           72    20 x 20    
   870/733     118%                          101    20 x 20    
   899/733     122%                          130    20 x 20    
   928/733     126%                          159    20 x 20    
   957/733     130%                          188    20 x 20    
   986/733     134%                          217    20 x 20    
  1015/733     138%                          246    20 x 20    
  1044/733     142%                          275    20 x 20    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 339
  LEs used for logic and registers    : 151
  LEs used for logic only             : 188
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000100008 sec
Full Max Req/Worst Slack updates 1 in 1.4389e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000175268 sec
FPGA sized to 20 x 20 (auto)
Device Utilization: 0.25 (target 1.00)
	Block Utilization: 0.45 Type: io
	Block Utilization: 0.15 Type: clb
	Block Utilization: 0.83 Type: mult_36

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         36                                23.4722                         10.5   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 285 out of 985 nets, 700 nets not absorbed.

Netlist conversion complete.

# Packing took 4.72 seconds (max_rss 29.8 MiB, delta_rss +3.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'diffeq_paj_convert.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.130023 seconds).
# Load packing took 0.13 seconds (max_rss 67.3 MiB, delta_rss +37.5 MiB)
Warning 7: Netlist contains 0 global net to non-global architecture pin connections
Warning 8: Logic block #40 ($false) has only 1 output pin '$false.O[0]'. It may be a constant generator.

Pb types usage...
  io                   : 258
   inpad               : 162
   outpad              : 96
  clb                  : 36
   fle                 : 339
    ble5               : 317
     lut5              : 317
      lut              : 317
     ff                : 114
    ble6               : 153
     lut6              : 153
      lut              : 153
     ff                : 79
  mult_36              : 5
   mult_36x36_slice    : 5
    mult_36x36         : 5

# Create Device
## Build Device Grid
FPGA sized to 20 x 20: 400 grid tiles (auto)

Resource usage...
	Netlist
		258	blocks of type: io
	Architecture
		576	blocks of type: io
	Netlist
		36	blocks of type: clb
	Architecture
		234	blocks of type: clb
	Netlist
		5	blocks of type: mult_36
	Architecture
		6	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		27	blocks of type: memory

Device Utilization: 0.25 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.45 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.15 Logical Block: clb
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory
	Physical Tile mult_36:
	Block Utilization: 0.83 Logical Block: mult_36

FPGA size limited by block type(s): mult_36

## Build Device Grid took 0.00 seconds (max_rss 67.3 MiB, delta_rss +0.0 MiB)
Warning 9: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 300
Y-direction routing channel width is 300
## Build tileable routing resource graph took 1.71 seconds (max_rss 83.3 MiB, delta_rss +16.0 MiB)
  RR Graph Nodes: 93412
  RR Graph Edges: 1095016
# Create Device took 1.78 seconds (max_rss 83.3 MiB, delta_rss +16.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 3.89 seconds (max_rss 83.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 83.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 3.89 seconds (max_rss 83.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.20 seconds (max_rss 83.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.20 seconds (max_rss 83.6 MiB, delta_rss +0.1 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 83.6 MiB, delta_rss +0.0 MiB)

There are 1267 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11568

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 38.5612 td_cost: 1.72442e-07
Initial placement estimated Critical Path Delay (CPD): 20.8846 ns
Initial placement estimated setup Total Negative Slack (sTNS): -1637.07 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -20.8846 ns

Initial placement estimated setup slack histogram:
[ -2.1e-08: -1.9e-08)  10 (  3.5%) |****
[ -1.9e-08: -1.7e-08)  11 (  3.8%) |****
[ -1.7e-08: -1.5e-08)   7 (  2.4%) |**
[ -1.5e-08: -1.3e-08)   4 (  1.4%) |*
[ -1.3e-08: -1.1e-08)  10 (  3.5%) |****
[ -1.1e-08: -8.6e-09)   8 (  2.8%) |***
[ -8.6e-09: -6.5e-09)  11 (  3.8%) |****
[ -6.5e-09: -4.5e-09) 132 ( 45.7%) |***********************************************
[ -4.5e-09: -2.4e-09)   0 (  0.0%) |
[ -2.4e-09: -3.7e-10)  96 ( 33.2%) |**********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 999
Warning 10: Starting t: 130 of 299 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 8.3e-04   0.931      28.87 1.3112e-07  20.303  -1.59e+03  -20.303   0.675  0.0452   19.0     1.00       999  0.200
   2    0.0 7.9e-04   0.976      26.33 1.2136e-07  19.099  -1.52e+03  -19.099   0.701  0.0097   19.0     1.00      1998  0.950
   3    0.0 7.5e-04   0.991      25.43 1.188e-07   19.020  -1.51e+03  -19.020   0.668  0.0055   19.0     1.00      2997  0.950
   4    0.0 7.1e-04   1.000      25.17 1.1873e-07  18.985  -1.51e+03  -18.985   0.634  0.0018   19.0     1.00      3996  0.950
   5    0.0 6.7e-04   0.996      24.95 1.1852e-07  19.097  -1.52e+03  -19.097   0.618  0.0036   19.0     1.00      4995  0.950
   6    0.0 6.4e-04   1.000      24.82 1.1785e-07  19.097  -1.52e+03  -19.097   0.598  0.0031   19.0     1.00      5994  0.950
   7    0.0 6.1e-04   0.994      24.55 1.169e-07   18.888  -1.52e+03  -18.888   0.589  0.0034   19.0     1.00      6993  0.950
   8    0.0 5.8e-04   1.001      24.52 1.1668e-07  18.912  -1.52e+03  -18.912   0.621  0.0020   19.0     1.00      7992  0.950
   9    0.0 5.5e-04   0.990      24.38 1.154e-07   18.888  -1.52e+03  -18.888   0.558  0.0045   19.0     1.00      8991  0.950
  10    0.0 5.2e-04   1.003      24.26 1.1565e-07  18.886  -1.51e+03  -18.886   0.544  0.0022   19.0     1.00      9990  0.950
  11    0.0 5.0e-04   0.999      24.19 1.1568e-07  18.946  -1.51e+03  -18.946   0.540  0.0014   19.0     1.00     10989  0.950
  12    0.0 4.7e-04   1.000      24.06 1.1505e-07  18.946   -1.5e+03  -18.946   0.542  0.0033   19.0     1.00     11988  0.950
  13    0.0 4.5e-04   0.997      24.03 1.1583e-07  18.962  -1.51e+03  -18.962   0.539  0.0022   19.0     1.00     12987  0.950
  14    0.0 4.2e-04   0.994      23.77 1.1498e-07  18.962  -1.51e+03  -18.962   0.483  0.0019   19.0     1.00     13986  0.950
  15    0.0 4.0e-04   1.005      24.00 1.1431e-07  18.968  -1.52e+03  -18.968   0.504  0.0025   19.0     1.00     14985  0.950
  16    0.0 3.8e-04   1.000      23.98 1.1481e-07  18.968   -1.5e+03  -18.968   0.484  0.0020   19.0     1.00     15984  0.950
  17    0.0 3.6e-04   1.002      24.06 1.1546e-07  18.968  -1.51e+03  -18.968   0.505  0.0022   19.0     1.00     16983  0.950
  18    0.0 3.5e-04   0.997      24.14 1.1541e-07  18.968  -1.51e+03  -18.968   0.502  0.0016   19.0     1.00     17982  0.950
  19    0.0 3.3e-04   0.995      24.07 1.1488e-07  18.968  -1.52e+03  -18.968   0.476  0.0031   19.0     1.00     18981  0.950
  20    0.0 3.1e-04   0.997      23.90 1.1406e-07  18.968   -1.5e+03  -18.968   0.452  0.0019   19.0     1.00     19980  0.950
  21    0.0 3.0e-04   1.000      23.86 1.1424e-07  18.968   -1.5e+03  -18.968   0.426  0.0016   19.0     1.00     20979  0.950
  22    0.0 2.8e-04   0.995      23.64 1.0888e-07  18.968   -1.5e+03  -18.968   0.414  0.0034   18.7     1.10     21978  0.950
  23    0.0 2.7e-04   0.999      23.48 1.0122e-07  18.968   -1.5e+03  -18.968   0.420  0.0015   18.3     1.29     22977  0.950
  24    0.0 2.5e-04   0.998      23.38 9.6424e-08  18.968  -1.51e+03  -18.968   0.410  0.0019   17.9     1.43     23976  0.950
  25    0.0 2.4e-04   0.999      23.20 9.1146e-08  18.968  -1.51e+03  -18.968   0.375  0.0017   17.4     1.63     24975  0.950
  26    0.0 2.3e-04   1.001      23.07 8.2984e-08  18.968  -1.51e+03  -18.968   0.376  0.0013   16.3     2.07     25974  0.950
  27    0.0 2.2e-04   0.998      23.05 7.7295e-08  18.968  -1.51e+03  -18.968   0.362  0.0010   15.2     2.47     26973  0.950
  28    0.0 2.1e-04   1.000      23.11 7.2404e-08  18.968  -1.51e+03  -18.968   0.394  0.0015   14.0     2.93     27972  0.950
  29    0.0 2.0e-04   1.000      22.98 7.0229e-08  18.968  -1.51e+03  -18.968   0.369  0.0011   13.4     3.18     28971  0.950
  30    0.0 1.9e-04   0.999      22.92 6.7583e-08  18.968  -1.51e+03  -18.968   0.373  0.0009   12.5     3.55     29970  0.950
  31    0.0 1.8e-04   0.999      22.85 6.5481e-08  18.968   -1.5e+03  -18.968   0.356  0.0013   11.6     3.87     30969  0.950
  32    0.0 1.7e-04   0.997      22.73 6.3507e-08  18.968   -1.5e+03  -18.968   0.344  0.0019   10.6     4.25     31968  0.950
  33    0.0 1.6e-04   0.997      22.50 6.1503e-08  18.968   -1.5e+03  -18.968   0.338  0.0023    9.6     4.64     32967  0.950
  34    0.0 1.5e-04   1.003      22.48 5.9695e-08  18.968   -1.5e+03  -18.968   0.303  0.0013    8.7     5.02     33966  0.950
  35    0.0 1.4e-04   0.999      22.48 5.7801e-08  18.968  -1.51e+03  -18.968   0.336  0.0009    7.5     5.48     34965  0.950
  36    0.0 1.4e-04   0.999      22.49 5.6635e-08  18.959  -1.51e+03  -18.959   0.280  0.0008    6.7     5.79     35964  0.950
  37    0.0 1.3e-04   1.001      22.53 5.5409e-08  18.915  -1.52e+03  -18.915   0.316  0.0012    5.6     6.20     36963  0.950
  38    0.0 1.2e-04   0.997      22.44 5.4678e-08  18.915  -1.52e+03  -18.915   0.301  0.0012    4.9     6.47     37962  0.950
  39    0.0 1.2e-04   0.998      22.38 5.385e-08   18.915  -1.52e+03  -18.915   0.285  0.0013    4.2     6.74     38961  0.950
  40    0.0 1.1e-04   0.999      22.31 5.3106e-08  18.909  -1.51e+03  -18.909   0.268  0.0010    3.6     6.99     39960  0.950
  41    0.0 1.1e-04   0.997      22.23 5.2484e-08  18.909  -1.51e+03  -18.909   0.285  0.0010    3.0     7.23     40959  0.950
  42    0.0 1.0e-04   0.995      22.05 5.199e-08   18.909  -1.51e+03  -18.909   0.403  0.0032    2.5     7.41     41958  0.950
  43    0.0 9.6e-05   0.998      21.95 5.1743e-08  18.908  -1.51e+03  -18.908   0.393  0.0006    2.4     7.45     42957  0.950
  44    0.0 9.1e-05   0.998      21.89 5.1634e-08  18.908  -1.51e+03  -18.908   0.385  0.0012    2.3     7.49     43956  0.950
  45    0.0 8.7e-05   0.998      21.81 5.1442e-08  18.908  -1.51e+03  -18.908   0.386  0.0009    2.2     7.54     44955  0.950
  46    0.0 8.2e-05   0.998      21.72 5.1297e-08  18.908   -1.5e+03  -18.908   0.383  0.0009    2.1     7.59     45954  0.950
  47    0.0 7.8e-05   0.999      21.63 5.1184e-08  18.908   -1.5e+03  -18.908   0.303  0.0005    1.9     7.63     46953  0.950
  48    0.0 7.4e-05   1.000      21.59 5.0992e-08  18.908   -1.5e+03  -18.908   0.321  0.0007    1.7     7.73     47952  0.950
  49    0.0 7.1e-05   1.000      21.55 5.0852e-08  18.908   -1.5e+03  -18.908   0.292  0.0003    1.5     7.81     48951  0.950
  50    0.0 6.7e-05   1.000      21.51 5.07e-08    18.908  -1.51e+03  -18.908   0.318  0.0002    1.3     7.90     49950  0.950
  51    0.0 6.4e-05   1.000      21.50 5.0616e-08  18.908  -1.52e+03  -18.908   0.291  0.0002    1.1     7.96     50949  0.950
  52    0.0 6.0e-05   1.000      21.48 5.0562e-08  18.908  -1.51e+03  -18.908   0.303  0.0002    1.0     8.00     51948  0.950
  53    0.0 5.7e-05   1.000      21.49 5.0549e-08  18.908  -1.52e+03  -18.908   0.322  0.0004    1.0     8.00     52947  0.950
  54    0.0 5.5e-05   0.999      21.46 5.0535e-08  18.908  -1.51e+03  -18.908   0.318  0.0003    1.0     8.00     53946  0.950
  55    0.0 5.2e-05   0.999      21.44 5.0525e-08  18.908  -1.51e+03  -18.908   0.303  0.0005    1.0     8.00     54945  0.950
  56    0.0 4.9e-05   1.000      21.43 5.0481e-08  18.908  -1.51e+03  -18.908   0.316  0.0002    1.0     8.00     55944  0.950
  57    0.0 4.7e-05   1.000      21.42 5.0456e-08  18.908  -1.51e+03  -18.908   0.311  0.0003    1.0     8.00     56943  0.950
  58    0.0 4.4e-05   1.000      21.41 5.0457e-08  18.908  -1.51e+03  -18.908   0.307  0.0003    1.0     8.00     57942  0.950
  59    0.0 4.2e-05   1.000      21.40 5.0423e-08  18.908  -1.51e+03  -18.908   0.278  0.0002    1.0     8.00     58941  0.950
  60    0.0 4.0e-05   1.000      21.39 5.0424e-08  18.908  -1.51e+03  -18.908   0.281  0.0002    1.0     8.00     59940  0.950
  61    0.0 3.8e-05   0.999      21.39 5.0434e-08  18.908  -1.51e+03  -18.908   0.303  0.0004    1.0     8.00     60939  0.950
  62    0.0 3.6e-05   1.000      21.37 5.0426e-08  18.908  -1.51e+03  -18.908   0.256  0.0001    1.0     8.00     61938  0.950
  63    0.0 3.4e-05   0.999      21.36 5.0436e-08  18.908  -1.51e+03  -18.908   0.257  0.0003    1.0     8.00     62937  0.950
  64    0.0 3.3e-05   0.999      21.33 5.0422e-08  18.908  -1.51e+03  -18.908   0.252  0.0003    1.0     8.00     63936  0.950
  65    0.0 3.1e-05   1.000      21.33 5.0421e-08  18.908  -1.51e+03  -18.908   0.263  0.0002    1.0     8.00     64935  0.950
  66    0.0 2.9e-05   1.000      21.33 5.0412e-08  18.908  -1.51e+03  -18.908   0.267  0.0002    1.0     8.00     65934  0.950
  67    0.0 2.8e-05   1.000      21.31 5.0432e-08  18.908  -1.51e+03  -18.908   0.275  0.0001    1.0     8.00     66933  0.950
  68    0.0 2.7e-05   0.999      21.29 5.0416e-08  18.908  -1.51e+03  -18.908   0.276  0.0002    1.0     8.00     67932  0.950
  69    0.0 2.5e-05   1.000      21.29 5.0436e-08  18.908  -1.51e+03  -18.908   0.238  0.0001    1.0     8.00     68931  0.950
  70    0.0 2.4e-05   1.000      21.28 5.0434e-08  18.908  -1.51e+03  -18.908   0.262  0.0001    1.0     8.00     69930  0.950
  71    0.0 2.3e-05   1.000      21.27 5.0435e-08  18.908  -1.51e+03  -18.908   0.228  0.0001    1.0     8.00     70929  0.950
  72    0.0 2.2e-05   1.000      21.26 5.0435e-08  18.908  -1.51e+03  -18.908   0.229  0.0000    1.0     8.00     71928  0.950
  73    0.0 2.1e-05   1.000      21.26 5.0424e-08  18.908  -1.51e+03  -18.908   0.292  0.0001    1.0     8.00     72927  0.950
  74    0.0 2.0e-05   1.000      21.26 5.0435e-08  18.908  -1.51e+03  -18.908   0.252  0.0000    1.0     8.00     73926  0.950
  75    0.0 1.9e-05   1.000      21.25 5.0418e-08  18.908  -1.51e+03  -18.908   0.261  0.0002    1.0     8.00     74925  0.950
  76    0.0 1.8e-05   1.000      21.25 5.0435e-08  18.908  -1.51e+03  -18.908   0.247  0.0000    1.0     8.00     75924  0.950
  77    0.0 1.7e-05   1.000      21.25 5.0411e-08  18.908  -1.51e+03  -18.908   0.262  0.0001    1.0     8.00     76923  0.950
  78    0.0 1.6e-05   1.000      21.25 5.0426e-08  18.908  -1.51e+03  -18.908   0.229  0.0001    1.0     8.00     77922  0.950
  79    0.0 1.5e-05   1.000      21.25 5.0433e-08  18.908  -1.51e+03  -18.908   0.258  0.0000    1.0     8.00     78921  0.950
  80    0.0 1.4e-05   1.000      21.25 5.0435e-08  18.908  -1.51e+03  -18.908   0.240  0.0000    1.0     8.00     79920  0.950
  81    0.0 1.4e-05   1.000      21.25 5.0437e-08  18.908  -1.51e+03  -18.908   0.218  0.0001    1.0     8.00     80919  0.950
  82    0.0 1.3e-05   1.000      21.25 5.0414e-08  18.908  -1.51e+03  -18.908   0.259  0.0002    1.0     8.00     81918  0.950
  83    0.0 1.2e-05   1.000      21.25 5.0433e-08  18.908  -1.51e+03  -18.908   0.252  0.0001    1.0     8.00     82917  0.950
  84    0.0 1.2e-05   1.000      21.25 5.0441e-08  18.908  -1.51e+03  -18.908   0.239  0.0001    1.0     8.00     83916  0.950
  85    0.0 1.1e-05   1.000      21.24 5.0435e-08  18.908  -1.51e+03  -18.908   0.256  0.0001    1.0     8.00     84915  0.950
  86    0.0 1.1e-05   1.000      21.24 5.0438e-08  18.908  -1.51e+03  -18.908   0.222  0.0001    1.0     8.00     85914  0.950
  87    0.0 1.0e-05   1.000      21.24 5.0434e-08  18.908  -1.51e+03  -18.908   0.240  0.0002    1.0     8.00     86913  0.950
  88    0.0 9.5e-06   1.000      21.23 5.0424e-08  18.908  -1.51e+03  -18.908   0.226  0.0001    1.0     8.00     87912  0.950
  89    0.0 9.1e-06   1.000      21.23 5.0447e-08  18.908  -1.51e+03  -18.908   0.239  0.0000    1.0     8.00     88911  0.950
  90    0.0 8.6e-06   1.000      21.23 5.0446e-08  18.908  -1.51e+03  -18.908   0.238  0.0000    1.0     8.00     89910  0.950
  91    0.0 8.2e-06   1.000      21.23 5.0446e-08  18.908  -1.51e+03  -18.908   0.226  0.0000    1.0     8.00     90909  0.950
  92    0.0 7.8e-06   1.000      21.23 5.044e-08   18.908  -1.51e+03  -18.908   0.247  0.0001    1.0     8.00     91908  0.950
  93    0.0 7.4e-06   1.000      21.23 5.0447e-08  18.908  -1.51e+03  -18.908   0.259  0.0001    1.0     8.00     92907  0.950
  94    0.0 0.0e+00   1.000      21.22 5.0444e-08  18.908  -1.51e+03  -18.908   0.086  0.0001    1.0     8.00     93906  0.950
## Placement Quench took 0.01 seconds (max_rss 83.6 MiB)
post-quench CPD = 18.908 (ns) 

BB estimate of min-dist (placement) wire length: 6367

Completed placement consistency check successfully.

Swaps called: 94205

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 18.908 ns, Fmax: 52.8877 MHz
Placement estimated setup Worst Negative Slack (sWNS): -18.908 ns
Placement estimated setup Total Negative Slack (sTNS): -1514.14 ns

Placement estimated setup slack histogram:
[ -1.9e-08: -1.7e-08)  11 (  3.8%) |****
[ -1.7e-08: -1.5e-08)  10 (  3.5%) |****
[ -1.5e-08: -1.3e-08)   8 (  2.8%) |***
[ -1.3e-08: -1.2e-08)   3 (  1.0%) |*
[ -1.2e-08: -9.7e-09)   9 (  3.1%) |***
[ -9.7e-09: -7.8e-09)   9 (  3.1%) |***
[ -7.8e-09:   -6e-09)  12 (  4.2%) |****
[   -6e-09: -4.1e-09) 131 ( 45.3%) |***********************************************
[ -4.1e-09: -2.3e-09)   0 (  0.0%) |
[ -2.3e-09: -4.3e-10)  96 ( 33.2%) |**********************************

Placement estimated geomean non-virtual intra-domain period: 18.908 ns (52.8877 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 18.908 ns (52.8877 MHz)

Placement cost: 0.999837, bb_cost: 21.2247, td_cost: 5.04468e-08, 

Placement resource usage:
  io      implemented as io     : 258
  clb     implemented as clb    : 36
  mult_36 implemented as mult_36: 5

Placement number of temperatures: 94
Placement total # of swap attempts: 94205
	Swaps accepted: 33246 (35.3 %)
	Swaps rejected: 54645 (58.0 %)
	Swaps aborted :  6314 ( 6.7 %)


Percentage of different move types:
	Uniform move: 31.65 % (acc=35.52 %, rej=64.48 %, aborted=0.00 %)
	Median move: 22.44 % (acc=35.05 %, rej=54.46 %, aborted=10.50 %)
	W. Centroid move: 20.59 % (acc=36.88 %, rej=54.58 %, aborted=8.54 %)
	Centroid move: 24.85 % (acc=34.52 %, rej=55.23 %, aborted=10.26 %)
	W. Median move: 0.14 % (acc=6.98 %, rej=63.57 %, aborted=29.46 %)
	Crit. Uniform move: 0.17 % (acc=0.00 %, rej=100.00 %, aborted=0.00 %)
	Feasible Region move: 0.16 % (acc=1.97 %, rej=98.03 %, aborted=0.00 %)

Placement Quench timing analysis took 0.00335979 seconds (0.00296457 STA, 0.000395219 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.338419 seconds (0.299995 STA, 0.0384235 slack) (96 full updates: 96 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.79 seconds (max_rss 83.6 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 481 ( 37.0%) |***********************************************
[      0.1:      0.2)  45 (  3.5%) |****
[      0.2:      0.3) 214 ( 16.4%) |*********************
[      0.3:      0.4)  53 (  4.1%) |*****
[      0.4:      0.5)  41 (  3.2%) |****
[      0.5:      0.6)  65 (  5.0%) |******
[      0.6:      0.7)  41 (  3.2%) |****
[      0.7:      0.8) 106 (  8.1%) |**********
[      0.8:      0.9)  47 (  3.6%) |*****
[      0.9:        1) 208 ( 16.0%) |********************
## Initializing router criticalities took 0.03 seconds (max_rss 83.6 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  735004     699    1267     578 ( 0.619%)   10993 ( 5.8%)   19.896     -1600.    -19.896      0.000      0.000      N/A
Incr Slack updates 96 in 0.0149723 sec
Full Max Req/Worst Slack updates 12 in 0.000178751 sec
Incr Max Req/Worst Slack updates 84 in 0.00239358 sec
Incr Criticality updates 79 in 0.0155617 sec
Full Criticality updates 17 in 0.00382104 sec
   2    0.1     0.5   12  570876     479     986     249 ( 0.267%)   11008 ( 5.9%)   19.896     -1600.    -19.896      0.000      0.000      N/A
   3    0.1     0.6    4  404386     267     577     188 ( 0.201%)   11124 ( 5.9%)   19.897     -1612.    -19.897      0.000      0.000      N/A
   4    0.1     0.8    2  338305     216     497     141 ( 0.151%)   11158 ( 5.9%)   19.899     -1613.    -19.899      0.000      0.000      N/A
   5    0.1     1.1    5  297892     167     374      85 ( 0.091%)   11248 ( 6.0%)   19.899     -1615.    -19.899      0.000      0.000      N/A
   6    0.1     1.4    4  212999     121     268      63 ( 0.067%)   11282 ( 6.0%)   19.899     -1618.    -19.899      0.000      0.000      N/A
   7    0.0     1.9    1  110418      82     174      39 ( 0.042%)   11324 ( 6.0%)   19.899     -1618.    -19.899      0.000      0.000      N/A
   8    0.0     2.4    2  113033      61     115      22 ( 0.024%)   11347 ( 6.0%)   19.899     -1619.    -19.899      0.000      0.000      N/A
   9    0.0     3.1    0   59180      37      77      22 ( 0.024%)   11361 ( 6.0%)   19.899     -1619.    -19.899      0.000      0.000      N/A
  10    0.0     4.1    0   63909      27      61      10 ( 0.011%)   11377 ( 6.0%)   19.899     -1619.    -19.899      0.000      0.000       17
  11    0.0     5.3    2   43506      18      33       8 ( 0.009%)   11393 ( 6.1%)   19.899     -1619.    -19.899      0.000      0.000       16
  12    0.0     6.9    0   26765      15      22       5 ( 0.005%)   11394 ( 6.1%)   19.899     -1619.    -19.899      0.000      0.000       16
  13    0.0     9.0    1    4543       8      14       5 ( 0.005%)   11404 ( 6.1%)   19.899     -1619.    -19.899      0.000      0.000       16
  14    0.0    11.6    0   10954       9      11       3 ( 0.003%)   11402 ( 6.1%)   19.900     -1619.    -19.900      0.000      0.000       17
  15    0.0    15.1    0    6977       6      34       1 ( 0.001%)   11400 ( 6.1%)   19.900     -1619.    -19.900      0.000      0.000       17
  16    0.0    19.7    0     140       2       4       1 ( 0.001%)   11400 ( 6.1%)   19.900     -1619.    -19.900      0.000      0.000       16
  17    0.0    25.6    0      99       1       2       1 ( 0.001%)   11401 ( 6.1%)   19.900     -1619.    -19.900      0.000      0.000       16
  18    0.0    33.3    0     150       1       2       0 ( 0.000%)   11401 ( 6.1%)   19.900     -1619.    -19.900      0.000      0.000       16
Restoring best routing
Critical path: 19.9001 ns
Successfully routed after 18 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 479 ( 36.8%) |***********************************************
[      0.1:      0.2)  41 (  3.2%) |****
[      0.2:      0.3) 194 ( 14.9%) |*******************
[      0.3:      0.4)  75 (  5.8%) |*******
[      0.4:      0.5)  37 (  2.8%) |****
[      0.5:      0.6)  92 (  7.1%) |*********
[      0.6:      0.7)  19 (  1.5%) |**
[      0.7:      0.8) 108 (  8.3%) |***********
[      0.8:      0.9)  44 (  3.4%) |****
[      0.9:        1) 212 ( 16.3%) |*********************
Router Stats: total_nets_routed: 2216 total_connections_routed: 4518 total_heap_pushes: 2999136 total_heap_pops: 580343
# Routing took 1.06 seconds (max_rss 83.7 MiB, delta_rss +0.1 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.02 seconds (max_rss 83.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1867360522
Circuit successfully routed with a channel width factor of 300.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 83.7 MiB, delta_rss +0.0 MiB)
Found 1058 mismatches between routing and packing results.
Fixed 790 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.03 seconds (max_rss 83.7 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        258                               0.372093                     0.627907   
       clb         36                                23.4722                         10.5   
   mult_36          5                                     72                           32   
    memory          0                                      0                            0   
Absorbed logical nets 285 out of 985 nets, 700 nets not absorbed.


Average number of bends per net: 2.43920  Maximum # of bends: 54

Number of global nets: 1
Number of routed nets (nonglobal): 699
Wire length results (in units of 1 clb segments)...
	Total wirelength: 11401, average net length: 16.3104
	Maximum net length: 281

Wire length results in terms of physical segments...
	Total wiring segments used: 3144, average wire segments per net: 4.49785
	Maximum segments used by a net: 85
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   4 (  0.6%) |
[      0.3:      0.4)   8 (  1.1%) |*
[      0.2:      0.3)  28 (  3.9%) |**
[      0.1:      0.2)  56 (  7.8%) |****
[        0:      0.1) 626 ( 86.7%) |***********************************************
Maximum routing channel utilization:      0.49 at (6,6)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      82  30.600      300
                         1       4   0.200      300
                         2      10   1.800      300
                         3      10   1.800      300
                         4      30  10.950      300
                         5      27   7.950      300
                         6     146  60.300      300
                         7      24   4.900      300
                         8      71  22.200      300
                         9      27   5.700      300
                        10      25   8.300      300
                        11      28   3.950      300
                        12      98  36.800      300
                        13       2   0.150      300
                        14      11   3.100      300
                        15       4   0.500      300
                        16       5   1.050      300
                        17       0   0.000      300
                        18      45  18.100      300
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      31  11.200      300
                         1       1   0.300      300
                         2      12   4.600      300
                         3      15   5.150      300
                         4      51  14.900      300
                         5     121  63.000      300
                         6      67  39.150      300
                         7      77  38.550      300
                         8      75  35.050      300
                         9      73  32.900      300
                        10      15   6.900      300
                        11      70  26.800      300
                        12      51  19.500      300
                        13      96  28.400      300
                        14      52  19.700      300
                        15      15   3.200      300
                        16       1   0.200      300
                        17       1   0.200      300
                        18       8   2.000      300

Total tracks in x-direction: 5700, in y-direction: 5700

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 2.97832e+07
	Total used logic block area: 3.92018e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 6.40229e+06, per logic tile: 16005.7

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  36668
                                                      Y      4  30248

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0357

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4      0.0606

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L4    0       0.104

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.5e-10) 175 ( 60.6%) |***********************************************
[  3.5e-10:  4.1e-10)   5 (  1.7%) |*
[  4.1e-10:  4.7e-10)  20 (  6.9%) |*****
[  4.7e-10:  5.2e-10)  55 ( 19.0%) |***************
[  5.2e-10:  5.8e-10)  21 (  7.3%) |******
[  5.8e-10:  6.4e-10)   4 (  1.4%) |*
[  6.4e-10:  6.9e-10)   3 (  1.0%) |*
[  6.9e-10:  7.5e-10)   3 (  1.0%) |*
[  7.5e-10:  8.1e-10)   0 (  0.0%) |
[  8.1e-10:  8.7e-10)   3 (  1.0%) |*

Final critical path delay (least slack): 19.9001 ns, Fmax: 50.2511 MHz
Final setup Worst Negative Slack (sWNS): -19.9001 ns
Final setup Total Negative Slack (sTNS): -1619.28 ns

Final setup slack histogram:
[   -2e-08: -1.8e-08)  11 (  3.8%) |****
[ -1.8e-08: -1.6e-08)  10 (  3.5%) |****
[ -1.6e-08: -1.4e-08)   8 (  2.8%) |***
[ -1.4e-08: -1.2e-08)   3 (  1.0%) |*
[ -1.2e-08:   -1e-08)   9 (  3.1%) |***
[   -1e-08: -8.2e-09)   8 (  2.8%) |***
[ -8.2e-09: -6.3e-09)  18 (  6.2%) |*******
[ -6.3e-09: -4.3e-09) 126 ( 43.6%) |***********************************************
[ -4.3e-09: -2.4e-09)   0 (  0.0%) |
[ -2.4e-09: -4.4e-10)  96 ( 33.2%) |************************************

Final geomean non-virtual intra-domain period: 19.9001 ns (50.2511 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 19.9001 ns (50.2511 MHz)

Incr Slack updates 1 in 0.000210329 sec
Full Max Req/Worst Slack updates 1 in 2.6999e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000326814 sec
Flow timing analysis took 0.552693 seconds (0.497245 STA, 0.0554478 slack) (117 full updates: 97 setup, 0 hold, 20 combined).
VPR suceeded
The entire flow of VPR took 12.94 seconds (max_rss 83.7 MiB)

Command line to execute: exit

Confirm selected options when call command 'exit':

Finish execution with 0 errors

The entire OpenFPGA flow took 12.5119 seconds

Thank you for using OpenFPGA!
Incr Slack updates 19 in 0.00420889 sec
Full Max Req/Worst Slack updates 1 in 2.8793e-05 sec
Incr Max Req/Worst Slack updates 18 in 0.000548371 sec
Incr Criticality updates 14 in 0.00306496 sec
Full Criticality updates 5 in 0.00154037 sec
