package utils is
	constant N_BITS : integer := 8;
	ENTITY somador_completo IS
		PORT(
			a, b 		: IN  STD_LOGIC;
			carry_in	: IN  STD_LOGIC;
			carry_out	: OUT STD_LOGIC;
			saida		: OUT STD_LOGIC
		);
	END somador_completo;

	ENTITY registrador IS
	GENERIC( width : INTEGER := 8);
		PORT(
			data 	: IN  STD_LOGIC_VECTOR(width - 1 DOWNTO 0);
			clock	: IN  STD_LOGIC;
			clear	: IN  STD_LOGIC;
			enable	: IN  STD_LOGIC;
			q		: OUT STD_LOGIC_VECTOR(width - 1 DOWNTO 0)	
		);
	END registrador;

	ENTITY somador IS
		GENERIC( width : INTEGER := 8);
		PORT(
			a, b		: IN  STD_LOGIC_VECTOR(width - 1 DOWNTO 0);
			carry_in	: IN  STD_LOGIC;
			Ov, Cout	: OUT STD_LOGIC;
			saida 		: OUT STD_LOGIC_VECTOR(width - 1 DOWNTO 0)
		);
	END somador;

	ENTITY ula1 IS
		GENERIC( width : INTEGER := 8);
		PORT(
			a, b		: IN STD_LOGIC_VECTOR(width - 1 DOWNTO 0);
			op			: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
			Ov, Cout	: OUT STD_LOGIC;
			saida 		: OUT STD_LOGIC_VECTOR(width - 1 DOWNTO 0)
		);
	END ula1;

	ENTITY mux_2_1 IS
		GENERIC( width : INTEGER := 8);
		PORT(
			in_0, in_1	: IN  STD_LOGIC_VECTOR(width - 1 DOWNTO 0);
			sel 		: IN  STD_LOGIC;
			saida		: OUT STD_LOGIC_VECTOR(width - 1 DOWNTO 0)
		);
	END mux_2_1;
end package;