Return-Path: <devicetree+bounces-311412-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id 0GHeBcgnLmrOqAQAu9opvQ
	(envelope-from <devicetree+bounces-311412-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Sun, 14 Jun 2026 06:02:16 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sto.lore.kernel.org (sto.lore.kernel.org [172.232.135.74])
	by mail.lfdr.de (Postfix) with ESMTPS id 9B8D9680520
	for <lists+devicetree@lfdr.de>; Sun, 14 Jun 2026 06:02:15 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=gmail.com header.s=20251104 header.b=AAQjFfPT;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-311412-lists+devicetree=lfdr.de@vger.kernel.org" designates 172.232.135.74 as permitted sender) smtp.mailfrom="devicetree+bounces-311412-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=none) header.from=gmail.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sto.lore.kernel.org (Postfix) with ESMTP id AB28A300BBA4
	for <lists+devicetree@lfdr.de>; Sun, 14 Jun 2026 04:01:38 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 37C9B2D780E;
	Sun, 14 Jun 2026 04:01:38 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mail-pg1-f173.google.com (mail-pg1-f173.google.com [209.85.215.173])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 02A0122D7A9
	for <devicetree@vger.kernel.org>; Sun, 14 Jun 2026 04:01:33 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1781409698; cv=none; b=jN4esP1sb6af6IFsJtL9+PnYnd+29qOC7XCbDgnClE+wxUPoRyhzCP4cpOR8gOBwpfXrQ8rFEsmLrJ7Syp+YbSJpa7Lu8RLLoPgVHY0HAH0XJwu7y0fcslS2cnZ5El5aGigSsFccd+HkddO3dS7STtIYGTzAJAUvXRVaaLTWp6w=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1781409698; c=relaxed/simple;
	bh=ZjI9mJwvyxQtzw6Y1wRGDKaU63UzenuDmlktYTFoX/I=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=RcNQ1u4YPu3z9vUMADFLcGsPUKU6yK/igJmxhhoAvwPLSyd40MiN7CG1RfnMYijTj5kovAhpFYJdkIvZDnHv+/1q+uEp9QbVt//avMWxo12B5sVd7ELM16cAacgfQNsYIUyB3Hj4GbSnT99Z7lqaxcx5ek8OqQWWy7U+bcYLghM=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=AAQjFfPT; arc=none smtp.client-ip=209.85.215.173
Received: by mail-pg1-f173.google.com with SMTP id 41be03b00d2f7-c85a2ca7bf7so856273a12.3
        for <devicetree@vger.kernel.org>; Sat, 13 Jun 2026 21:01:33 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20251104; t=1781409693; x=1782014493; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=+VgOuDP40wbJyOmG7myBolxMKqlcJJk8WuoRzUj0y28=;
        b=AAQjFfPTV9RENoCbQEhbQCl1JGH6C1lqwU2pMHvDC9s55uojMCAyh4xq9Hl6qkjVnq
         fcdL4WUo8Snl4XnccjcOSRwCC+cBcqYK/2sHTJGzU5rKl+FK/iKun5ZvbpDscifkZY2U
         dp55f/+GdG8p4C0h52YMQrXyot3vf4oXHxtxM0FYz7qvWmmkDSPvc0Suv7qCrmsvkUTY
         LlGXl1MGB2aj8AFDXfTedNlIU/XOXIfykxLukDHCKzU03KEIcv+zh/bVpq/VX1mrUwtJ
         2M7yzCPH6ENe/m0OeXU/nqQnP4cGE/OWFluoMN4IjE4TW2NFBiw2ydo3d140dXRbgdpR
         1Tnw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1781409693; x=1782014493;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=+VgOuDP40wbJyOmG7myBolxMKqlcJJk8WuoRzUj0y28=;
        b=q0Wqfk9rSp1zgxxijyqix4s/P6VocQ/MKD+jt2d/VPbDq6b9PnM7CKGyAHErnOJ+P6
         DVTKb9FvIbR+vHPfU+bATqiW1mX3HiP84iXrWx5m9FFTJDIo/3Q3lYa2g8HMve65CuV6
         lQXayYDkA6C+tr1LdrP+o0QzZHCmZ/qYcxSw0jpqG82yV4aNdH2dEC4O0PVIw7TYDmSM
         omPRRs8y15t3HIBIB2xeFGdO3YPIqAQKIbHOTAz4aBOwJ3tsmopy0fL8mHPel5bupVkJ
         Fgyls04BFT1ry/Vs3RqpRYR4XUuOHaVT8cl5B2OESf6KRu5pp7HXD3YGLv90GQm2WGHm
         19Ug==
X-Forwarded-Encrypted: i=1; AFNElJ961R8z35B4cDi+zCB/3OO2M6XJ+bHoB7ptSgwr42STKCncPiVVDfzkcw6WRuBys6ZBp1T0nr34DrA4@vger.kernel.org
X-Gm-Message-State: AOJu0Yzvl2f6qBEHS707MNel9n78CpQ1eaW7WDg46tGRSknqeTON7jkM
	6voReKssDGMWDczExYpAHQ/eOQPuwX9IGc350H8lPMYC+9g95NxATS1g
X-Gm-Gg: Acq92OFXTz79Y1qCp6Zey46tczyplujE1Vt7ve1wKUVtvlv5F2KH+jrFdPJ70FbKxkK
	WLIFwcH28A/ZHhS0ntKz6rUfScg1p+zme64N34JUZJl3h2UPNFCJ87+J3l6ZGqDcd2vzJ5/+5kv
	1h21KA9dMHMZ9yE9WZGZBlXN0KQwPerMRFrMkee/zN9Or6D+WBaEuAWNbOy5woYw5n+E166dhFk
	Z4IlOCxf/0EtwR7Kx7lwpkObHtAWCnDgdOyQRRpllmO/rimqbYPQpzVZAW7cKeXiztvqzU5zy8y
	CEghEGbczEOnY4WmA9aogKty6HQVT6HoJ7LHjNwBGWRKtpSYIutHphGqqiKbraJYxn/I7S0kkl6
	Wv5AuNw6vR33FV2hPs1Ehi3NqepY1LkAcCyFrse3tyinjftpFd+ZLpBGLZxQ6rj/r416m0coQHe
	UhJ6xrfWOR1E5hGn+p8jk=
X-Received: by 2002:a05:6a21:3510:b0:3b4:7eb0:47a1 with SMTP id adf61e73a8af0-3b783bcb0f4mr11022393637.19.1781409693004;
        Sat, 13 Jun 2026 21:01:33 -0700 (PDT)
Received: from mincom1 ([115.4.79.42])
        by smtp.gmail.com with ESMTPSA id 41be03b00d2f7-c8661a67603sm5676983a12.0.2026.06.13.21.01.28
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sat, 13 Jun 2026 21:01:32 -0700 (PDT)
From: Jihong Min <hurryman2212@gmail.com>
To: netdev@vger.kernel.org,
	Lorenzo Bianconi <lorenzo@kernel.org>
Cc: "David S . Miller" <davem@davemloft.net>,
	Eric Dumazet <edumazet@google.com>,
	Jakub Kicinski <kuba@kernel.org>,
	Paolo Abeni <pabeni@redhat.com>,
	Andrew Lunn <andrew+netdev@lunn.ch>,
	Simon Horman <horms@kernel.org>,
	Herbert Xu <herbert@gondor.apana.org.au>,
	Steffen Klassert <steffen.klassert@secunet.com>,
	Rob Herring <robh@kernel.org>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	devicetree@vger.kernel.org,
	Matthias Brugger <matthias.bgg@gmail.com>,
	AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>,
	linux-arm-kernel@lists.infradead.org,
	linux-mediatek@lists.infradead.org,
	Christian Marangi <ansuelsmth@gmail.com>,
	Felix Fietkau <nbd@nbd.name>,
	linux-kernel@vger.kernel.org,
	Jihong Min <hurryman2212@gmail.com>
Subject: [RFC PATCH net-next 7/7] net: airoha: add SOE XFRM packet offload support
Date: Sun, 14 Jun 2026 13:00:32 +0900
Message-ID: <20260614040032.1567994-8-hurryman2212@gmail.com>
X-Mailer: git-send-email 2.53.0
In-Reply-To: <20260614040032.1567994-1-hurryman2212@gmail.com>
References: <20260614040032.1567994-1-hurryman2212@gmail.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Rspamd-Action: no action
X-Spamd-Result: default: False [0.84 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	MID_CONTAINS_FROM(1.00)[];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_MISSING_CHARSET(0.50)[];
	R_SPF_ALLOW(-0.20)[+ip4:172.232.135.74:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20251104];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-311412-lists,devicetree=lfdr.de];
	FORGED_SENDER(0.00)[hurryman2212@gmail.com,devicetree@vger.kernel.org];
	FREEMAIL_CC(0.00)[davemloft.net,google.com,kernel.org,redhat.com,lunn.ch,gondor.apana.org.au,secunet.com,vger.kernel.org,gmail.com,collabora.com,lists.infradead.org,nbd.name];
	FREEMAIL_FROM(0.00)[gmail.com];
	RCPT_COUNT_TWELVE(0.00)[22];
	RCVD_TLS_LAST(0.00)[];
	FORGED_RECIPIENTS(0.00)[m:netdev@vger.kernel.org,m:lorenzo@kernel.org,m:davem@davemloft.net,m:edumazet@google.com,m:kuba@kernel.org,m:pabeni@redhat.com,m:andrew+netdev@lunn.ch,m:horms@kernel.org,m:herbert@gondor.apana.org.au,m:steffen.klassert@secunet.com,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:devicetree@vger.kernel.org,m:matthias.bgg@gmail.com,m:angelogioacchino.delregno@collabora.com,m:linux-arm-kernel@lists.infradead.org,m:linux-mediatek@lists.infradead.org,m:ansuelsmth@gmail.com,m:nbd@nbd.name,m:linux-kernel@vger.kernel.org,m:hurryman2212@gmail.com,m:andrew@lunn.ch,m:krzk@kernel.org,m:conor@kernel.org,m:matthiasbgg@gmail.com,s:lists@lfdr.de];
	FORWARDED(0.00)[lists@lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[hurryman2212@gmail.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	RCVD_COUNT_FIVE(0.00)[5];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.232.128.0/19, country:SG];
	ALIAS_RESOLVED(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,netdev,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[vger.kernel.org:from_smtp,sto.lore.kernel.org:rdns,sto.lore.kernel.org:helo]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: 9B8D9680520

Add the EN7581 Secure Offload Engine provider. The provider programs ESP
SAs, exposes NETIF_F_HW_ESP through xfrmdev_ops, submits encrypt and
decrypt packets through the QDMA SOE path, and handles SOE completion
delivery.

Mirror the XFRM ops to DSA user devices whose CPU conduit is an Airoha
netdev so packet offload remains available through switch ports.

Signed-off-by: Jihong Min <hurryman2212@gmail.com>
---
 drivers/net/ethernet/airoha/Kconfig      |   13 +
 drivers/net/ethernet/airoha/Makefile     |    1 +
 drivers/net/ethernet/airoha/airoha_soe.c | 1896 ++++++++++++++++++++++
 3 files changed, 1910 insertions(+)
 create mode 100644 drivers/net/ethernet/airoha/airoha_soe.c

diff --git a/drivers/net/ethernet/airoha/Kconfig b/drivers/net/ethernet/airoha/Kconfig
index ad3ce501e7a5..a20e9dd0bfde 100644
--- a/drivers/net/ethernet/airoha/Kconfig
+++ b/drivers/net/ethernet/airoha/Kconfig
@@ -31,4 +31,17 @@ config NET_AIROHA_FLOW_STATS
 	help
 	  Enable Aiorha flowtable statistic counters.
 
+config NET_AIROHA_SOE
+	bool "Airoha SOE ESP offload support"
+	depends on NET_AIROHA
+	depends on INET
+	select XFRM
+	select XFRM_OFFLOAD
+	help
+	  Enable support for the Airoha Secure Offload Engine used by
+	  the Ethernet driver for ESP packet offload. This option only
+	  adds the provider and netdev plumbing; ESP offload is still
+	  advertised at runtime only when the SOE block and required
+	  packet offload path are available.
+
 endif #NET_VENDOR_AIROHA
diff --git a/drivers/net/ethernet/airoha/Makefile b/drivers/net/ethernet/airoha/Makefile
index 94468053e34b..b68b8f614b0e 100644
--- a/drivers/net/ethernet/airoha/Makefile
+++ b/drivers/net/ethernet/airoha/Makefile
@@ -6,4 +6,5 @@
 obj-$(CONFIG_NET_AIROHA) += airoha-eth.o
 airoha-eth-y := airoha_eth.o airoha_ppe.o
 airoha-eth-$(CONFIG_DEBUG_FS) += airoha_ppe_debugfs.o
+airoha-eth-$(CONFIG_NET_AIROHA_SOE) += airoha_soe.o
 obj-$(CONFIG_NET_AIROHA_NPU) += airoha_npu.o
diff --git a/drivers/net/ethernet/airoha/airoha_soe.c b/drivers/net/ethernet/airoha/airoha_soe.c
new file mode 100644
index 000000000000..3a240ed44d7f
--- /dev/null
+++ b/drivers/net/ethernet/airoha/airoha_soe.c
@@ -0,0 +1,1896 @@
+// SPDX-License-Identifier: GPL-2.0-only
+/* Airoha Secure Offload Engine (SOE) provider for the Ethernet driver.
+ *
+ * This file owns the EN7581 SOE packet-offload glue used by airoha_eth:
+ * xfrm state programming, hop-descriptor TX metadata, SOE RX completion
+ * decoding, and DSA proxy netdev binding. The SOE block is reached through
+ * the FE/QDMA packet fabric and is initialized by the Ethernet driver rather
+ * than by a separate platform driver.
+ */
+
+#include <linux/atomic.h>
+#include <linux/bitfield.h>
+#include <linux/completion.h>
+#include <linux/device.h>
+#include <linux/err.h>
+#include <linux/if_ether.h>
+#include <linux/if_packet.h>
+#include <linux/iopoll.h>
+#include <linux/io.h>
+#include <linux/ipv6.h>
+#include <linux/list.h>
+#include <linux/mutex.h>
+#include <linux/moduleparam.h>
+#include <linux/netdevice.h>
+#include <linux/of.h>
+#include <linux/of_address.h>
+#include <linux/rcupdate.h>
+#include <linux/refcount.h>
+#include <linux/skbuff.h>
+#include <linux/slab.h>
+#include <linux/spinlock.h>
+#include <linux/string.h>
+#include <linux/udp.h>
+#include <linux/unaligned.h>
+
+#include <net/dst.h>
+#include <net/esp.h>
+#include <net/gso.h>
+#include <net/ip.h>
+#include <net/net_namespace.h>
+#include <net/xfrm.h>
+
+#include "airoha_eth.h"
+#include "airoha_regs.h"
+#include "airoha_soe.h"
+
+#define AIROHA_SOE_NUM_SA 32
+#define AIROHA_SOE_QDMA_HOP_DESC_LEN 32
+#define AIROHA_SOE_KEY_WORDS 8
+#define AIROHA_SOE_ADDR_WORDS 4
+#define AIROHA_SOE_SA_TIMEOUT_US 1000
+#define AIROHA_SOE_SA_FREE_TIMEOUT HZ
+#define AIROHA_SOE_HOP_DESC0_ENCRYPT 0xffffff81ULL
+#define AIROHA_SOE_HOP_DESC0_DECRYPT 0xffffff82ULL
+#define AIROHA_SOE_HOP_DESC1 0x1ff00000000ULL
+#define AIROHA_SOE_QDMA_TX_RING 2
+#define AIROHA_SOE_TXMSG2_DEFAULT 0xff00ffff
+
+/* This is the packet/IPsec SOE window at 0x1fbfa000. EN7581 E2 exposes
+ * this register block for packet processing, not standalone crypto offload.
+ */
+#define AIROHA_SOE_GLB_CFG 0x000
+#define AIROHA_SOE_GLB_CFG_ENC_EN BIT(0)
+#define AIROHA_SOE_GLB_CFG_DEC_EN BIT(1)
+#define AIROHA_SOE_CONT_ICV_CTRL 0x004
+#define AIROHA_SOE_INT_EN 0x020
+#define AIROHA_SOE_INT_STS 0x024
+#define AIROHA_SOE_INT_ALL GENMASK(15, 0)
+#define AIROHA_SOE_CNT_CLR 0x04c
+#define AIROHA_SOE_CNT_CLR_ALL BIT(0)
+#define AIROHA_SOE_SA_CTRL 0x100
+#define AIROHA_SOE_SA_DONE 0x104
+#define AIROHA_SOE_SA_CMD 0x110
+#define AIROHA_SOE_BCNT_THSHD_32_SOFT 0x114
+#define AIROHA_SOE_BCNT_THSHD_64_SOFT 0x118
+#define AIROHA_SOE_SA_SPI 0x11c
+#define AIROHA_SOE_SA_UDP_PORT 0x120
+#define AIROHA_SOE_SA_ENC_KEY(n) (0x124 + (n) * 4)
+#define AIROHA_SOE_SA_HMAC_KEY(n) (0x144 + (n) * 4)
+#define AIROHA_SOE_SA_SRC_ADDR(n) (0x164 + (n) * 4)
+#define AIROHA_SOE_SA_DST_ADDR(n) (0x174 + (n) * 4)
+#define AIROHA_SOE_ICV_OK_LO_CNT 0x184
+#define AIROHA_SOE_ICV_OK_HI_CNT 0x188
+#define AIROHA_SOE_ICV_FAIL_LO_CNT 0x18c
+#define AIROHA_SOE_ICV_FAIL_HI_CNT 0x190
+#define AIROHA_SOE_CON_ICV_FAIL_CNT 0x194
+#define AIROHA_SOE_SEQ_NUM_LO 0x198
+#define AIROHA_SOE_SEQ_NUM_HI 0x19c
+#define AIROHA_SOE_BCNT_LO 0x1a0
+#define AIROHA_SOE_BCNT_HI 0x1a4
+#define AIROHA_SOE_FLOW_LAB_DSCP 0x1a8
+#define AIROHA_SOE_BCNT_80 0x1ac
+#define AIROHA_SOE_BCNT_THSHD_80 0x1b0
+#define AIROHA_SOE_BCNT_THSHD_32_HARD 0x1b4
+#define AIROHA_SOE_BCNT_THSHD_64_HARD 0x1b8
+#define AIROHA_SOE_SEQ_THSHD_32_SOFT 0x1bc
+#define AIROHA_SOE_SEQ_THSHD_64_SOFT 0x1c0
+#define AIROHA_SOE_SEQ_THSHD_32_HARD 0x1c4
+#define AIROHA_SOE_SEQ_THSHD_64_HARD 0x1c8
+#define AIROHA_SOE_SA_CTRL_WR BIT(0)
+#define AIROHA_SOE_SA_CTRL_IDX GENMASK(15, 8)
+#define AIROHA_SOE_SA_DONE_W1C BIT(0)
+
+#define AIROHA_SOE_SA_CMD_ENC BIT(0)
+#define AIROHA_SOE_SA_CMD_CIPHER GENMASK(3, 1)
+#define AIROHA_SOE_SA_CMD_HASH GENMASK(6, 4)
+#define AIROHA_SOE_SA_CMD_AES_KEY_LEN GENMASK(8, 7)
+#define AIROHA_SOE_SA_CMD_ESN_EN BIT(9)
+#define AIROHA_SOE_SA_CMD_OUT_IPV6 BIT(10)
+#define AIROHA_SOE_SA_CMD_ESP_MODE BIT(11) /* 0=tunnel, 1=transport */
+#define AIROHA_SOE_SA_CMD_NAT_EN BIT(12)
+#define AIROHA_SOE_SA_CMD_ANTI_RPLY_EN BIT(13)
+#define AIROHA_SOE_SA_CMD_ANTI_RPLY_WDW GENMASK(15, 14)
+#define AIROHA_SOE_SA_CMD_SN_ERR_DROP BIT(16)
+#define AIROHA_SOE_SA_CMD_PAD_ERR_DROP BIT(17)
+#define AIROHA_SOE_SA_CMD_ICV_ERR_DROP BIT(18)
+#define AIROHA_SOE_SA_CMD_GCM_ICV_LEN GENMASK(25, 24)
+#define AIROHA_SOE_SA_CMD_DEC_UDP_PARSER_EN BIT(29)
+#define AIROHA_SOE_SA_CMD_VLD BIT(31)
+
+#define AIROHA_SOE_CIPHER_AES_CBC 1
+#define AIROHA_SOE_CIPHER_AES_GCM 2
+#define AIROHA_SOE_HASH_HMAC_SHA1_96 1
+#define AIROHA_SOE_HASH_HMAC_SHA256_128 2
+#define AIROHA_SOE_AES_KEY_128 0
+#define AIROHA_SOE_AES_KEY_192 1
+#define AIROHA_SOE_AES_KEY_256 2
+#define AIROHA_SOE_QDMA_QUEUE_ENCRYPT 8
+#define AIROHA_SOE_QDMA_QUEUE_DECRYPT 9
+#define AIROHA_SOE_NATT_PORT 4500
+#define AIROHA_SOE_HOP_FLAG_ENCRYPTED 3
+#define AIROHA_SOE_HOP_FLAG_DECRYPTED 4
+#define AIROHA_SOE_HOP_FLAG_ERROR_BASE 5
+#define AIROHA_SOE_HOP_INFO_ENCRYPT 2
+#define AIROHA_SOE_HOP_INFO_DECRYPT 3
+
+static unsigned int airoha_soe_rx_trace_packets;
+module_param_named(soe_rx_trace_packets, airoha_soe_rx_trace_packets, uint,
+		   0600);
+MODULE_PARM_DESC(soe_rx_trace_packets,
+		 "Number of SOE RX completion IPv4 headers to log");
+
+enum airoha_soe_ctx_dir {
+	AIROHA_SOE_CTX_OUT,
+	AIROHA_SOE_CTX_IN,
+};
+
+struct airoha_soe_ctx {
+	struct list_head list;
+	enum airoha_soe_ctx_dir dir;
+	union {
+		struct dst_entry *dst;
+		struct {
+			struct xfrm_state *x;
+			struct airoha_gdm_dev *gdm_dev;
+			struct net_device *dev;
+			__be32 saddr;
+			__be16 sport;
+			u16 foe_hash;
+			u32 foe_reason;
+			u8 sa_index;
+			bool foe_valid;
+			u32 mark;
+		} rx;
+	};
+};
+
+struct airoha_soe_sa {
+	struct airoha_soe *soe;
+	unsigned int index;
+	u32 cmd;
+	u32 spi;
+
+	spinlock_t lock; /* Protects in-flight context queues and dead. */
+	struct list_head tx_queue;
+	struct list_head rx_queue;
+	struct completion idle;
+	unsigned int inflight;
+	bool dead;
+};
+
+struct airoha_soe_xfrm_state {
+	struct airoha_gdm_dev *dev;
+	struct airoha_soe *soe;
+	struct airoha_soe_sa *sa;
+	bool counted;
+};
+
+struct airoha_soe_sa_cfg {
+	u32 cmd;
+	u32 spi;
+	u32 udp_port;
+	u32 enc_key[AIROHA_SOE_KEY_WORDS];
+	u32 hmac_key[AIROHA_SOE_KEY_WORDS];
+	u32 src_addr[AIROHA_SOE_ADDR_WORDS];
+	u32 dst_addr[AIROHA_SOE_ADDR_WORDS];
+	u64 soft_byte_limit;
+	u64 hard_byte_limit;
+	u64 soft_packet_limit;
+	u64 hard_packet_limit;
+};
+
+struct airoha_soe_rx_info {
+	int packet_len;
+	bool encap;
+	__be16 sport;
+	__be16 dport;
+	__be32 spi;
+};
+
+struct airoha_soe {
+	struct device *dev;
+	void __iomem *base;
+
+	/* Serialize SA table programming and software slot ownership. */
+	struct mutex sa_lock;
+	unsigned long sa_map;
+	struct airoha_soe_sa __rcu *sa[AIROHA_SOE_NUM_SA];
+	atomic_t pending_rx;
+
+	spinlock_t state_lock; /* Protects dead against concurrent users. */
+	refcount_t refcnt;
+	struct completion released;
+	bool dead;
+};
+
+static const struct xfrmdev_ops airoha_soe_xfrmdev_ops;
+static const struct xfrmdev_ops airoha_soe_dsa_xfrmdev_ops;
+
+static struct airoha_soe *airoha_soe_get_ref(struct airoha_soe *soe)
+{
+	unsigned long flags;
+	bool alive;
+
+	if (!soe)
+		return NULL;
+
+	spin_lock_irqsave(&soe->state_lock, flags);
+	alive = !soe->dead && refcount_inc_not_zero(&soe->refcnt);
+	spin_unlock_irqrestore(&soe->state_lock, flags);
+
+	return alive ? soe : NULL;
+}
+
+static void airoha_soe_put_ref(struct airoha_soe *soe)
+{
+	if (soe && refcount_dec_and_test(&soe->refcnt))
+		complete(&soe->released);
+}
+
+bool airoha_soe_available(struct airoha_soe *soe)
+{
+	unsigned long flags;
+	bool available;
+
+	if (!soe)
+		return false;
+
+	spin_lock_irqsave(&soe->state_lock, flags);
+	available = !soe->dead;
+	spin_unlock_irqrestore(&soe->state_lock, flags);
+
+	return available;
+}
+
+u32 airoha_soe_features(struct airoha_soe *soe)
+{
+	return airoha_soe_available(soe) ? AIROHA_SOE_FEATURE_ESP : 0;
+}
+
+static u64 airoha_soe_limit(u64 limit)
+{
+	return limit == XFRM_INF ? U64_MAX : limit;
+}
+
+static int airoha_soe_wait_sa_done(struct airoha_soe *soe)
+{
+	u32 done;
+	int err;
+
+	err = readl_poll_timeout(soe->base + AIROHA_SOE_SA_DONE, done,
+				 done & AIROHA_SOE_SA_DONE_W1C, 1,
+				 AIROHA_SOE_SA_TIMEOUT_US);
+	writel(0, soe->base + AIROHA_SOE_SA_CTRL);
+	writel(AIROHA_SOE_SA_DONE_W1C, soe->base + AIROHA_SOE_SA_DONE);
+
+	return err;
+}
+
+static int airoha_soe_commit_sa(struct airoha_soe *soe, unsigned int index)
+{
+	u32 ctrl;
+
+	/* SA registers are a single staging window committed by index. */
+	writel(AIROHA_SOE_SA_DONE_W1C, soe->base + AIROHA_SOE_SA_DONE);
+	ctrl = FIELD_PREP(AIROHA_SOE_SA_CTRL_IDX, index) |
+	       AIROHA_SOE_SA_CTRL_WR;
+	writel(ctrl, soe->base + AIROHA_SOE_SA_CTRL);
+
+	return airoha_soe_wait_sa_done(soe);
+}
+
+static void airoha_soe_write_key(void __iomem *base, u32 reg, const u32 *key)
+{
+	unsigned int i;
+
+	for (i = 0; i < AIROHA_SOE_KEY_WORDS; i++)
+		writel(key[i], base + reg + i * sizeof(u32));
+}
+
+static void airoha_soe_write_addr(void __iomem *base, u32 reg, const u32 *addr)
+{
+	unsigned int i;
+
+	for (i = 0; i < AIROHA_SOE_ADDR_WORDS; i++)
+		writel(addr[i], base + reg + i * sizeof(u32));
+}
+
+static int airoha_soe_program_sa_locked(struct airoha_soe *soe,
+					unsigned int index,
+					const struct airoha_soe_sa_cfg *cfg)
+{
+	void __iomem *base = soe->base;
+
+	writel(cfg->cmd | AIROHA_SOE_SA_CMD_VLD, base + AIROHA_SOE_SA_CMD);
+	writel(lower_32_bits(cfg->soft_byte_limit),
+	       base + AIROHA_SOE_BCNT_THSHD_32_SOFT);
+	writel(upper_32_bits(cfg->soft_byte_limit),
+	       base + AIROHA_SOE_BCNT_THSHD_64_SOFT);
+	writel(cfg->spi, base + AIROHA_SOE_SA_SPI);
+	writel(cfg->udp_port, base + AIROHA_SOE_SA_UDP_PORT);
+	airoha_soe_write_key(base, AIROHA_SOE_SA_ENC_KEY(0), cfg->enc_key);
+	airoha_soe_write_key(base, AIROHA_SOE_SA_HMAC_KEY(0), cfg->hmac_key);
+	airoha_soe_write_addr(base, AIROHA_SOE_SA_SRC_ADDR(0), cfg->src_addr);
+	airoha_soe_write_addr(base, AIROHA_SOE_SA_DST_ADDR(0), cfg->dst_addr);
+
+	writel(0, base + AIROHA_SOE_ICV_OK_LO_CNT);
+	writel(0, base + AIROHA_SOE_ICV_OK_HI_CNT);
+	writel(0, base + AIROHA_SOE_ICV_FAIL_LO_CNT);
+	writel(0, base + AIROHA_SOE_ICV_FAIL_HI_CNT);
+	writel(0, base + AIROHA_SOE_CON_ICV_FAIL_CNT);
+	writel(0, base + AIROHA_SOE_SEQ_NUM_LO);
+	writel(0, base + AIROHA_SOE_SEQ_NUM_HI);
+	writel(0, base + AIROHA_SOE_BCNT_LO);
+	writel(0, base + AIROHA_SOE_BCNT_HI);
+	writel(0, base + AIROHA_SOE_FLOW_LAB_DSCP);
+	writel(0, base + AIROHA_SOE_BCNT_80);
+	writel(0xffffffff, base + AIROHA_SOE_BCNT_THSHD_80);
+	writel(lower_32_bits(cfg->hard_byte_limit),
+	       base + AIROHA_SOE_BCNT_THSHD_32_HARD);
+	writel(upper_32_bits(cfg->hard_byte_limit),
+	       base + AIROHA_SOE_BCNT_THSHD_64_HARD);
+	writel(lower_32_bits(cfg->soft_packet_limit),
+	       base + AIROHA_SOE_SEQ_THSHD_32_SOFT);
+	writel(upper_32_bits(cfg->soft_packet_limit),
+	       base + AIROHA_SOE_SEQ_THSHD_64_SOFT);
+	writel(lower_32_bits(cfg->hard_packet_limit),
+	       base + AIROHA_SOE_SEQ_THSHD_32_HARD);
+	writel(upper_32_bits(cfg->hard_packet_limit),
+	       base + AIROHA_SOE_SEQ_THSHD_64_HARD);
+
+	return airoha_soe_commit_sa(soe, index);
+}
+
+static int airoha_soe_clear_sa_locked(struct airoha_soe *soe,
+				      unsigned int index)
+{
+	struct airoha_soe_sa_cfg cfg = {};
+
+	return airoha_soe_program_sa_locked(soe, index, &cfg);
+}
+
+static void airoha_soe_copy_words(u32 *dst, const u8 *src, unsigned int bits)
+{
+	unsigned int words = bits / (BITS_PER_BYTE * sizeof(u32));
+	unsigned int i;
+
+	for (i = 0; i < words && i < AIROHA_SOE_KEY_WORDS; i++)
+		dst[i] = get_unaligned_be32(src + i * sizeof(u32));
+}
+
+static int airoha_soe_aes_key_len(unsigned int bits,
+				  struct netlink_ext_ack *extack, u32 *val)
+{
+	switch (bits) {
+	case 128:
+		*val = AIROHA_SOE_AES_KEY_128;
+		return 0;
+	case 192:
+		*val = AIROHA_SOE_AES_KEY_192;
+		return 0;
+	case 256:
+		*val = AIROHA_SOE_AES_KEY_256;
+		return 0;
+	default:
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports AES-128/192/256 keys only");
+		return -EOPNOTSUPP;
+	}
+}
+
+static int airoha_soe_build_algo(struct xfrm_state *x,
+				 struct airoha_soe_sa_cfg *cfg,
+				 struct netlink_ext_ack *extack)
+{
+	u32 key_len;
+	u32 field;
+	int err;
+
+	if (x->aead) {
+		if (strcmp(x->aead->alg_name, "rfc4106(gcm(aes))")) {
+			NL_SET_ERR_MSG_MOD(extack,
+					   "SOE supports rfc4106(gcm(aes)) AEAD only");
+			return -EOPNOTSUPP;
+		}
+
+		if (x->aead->alg_key_len < 32) {
+			NL_SET_ERR_MSG_MOD(extack, "invalid AEAD key length");
+			return -EINVAL;
+		}
+
+		key_len = x->aead->alg_key_len - 32;
+		err = airoha_soe_aes_key_len(key_len, extack, &field);
+		if (err)
+			return err;
+
+		cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_CIPHER,
+				       AIROHA_SOE_CIPHER_AES_GCM);
+		cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_AES_KEY_LEN, field);
+		switch (x->aead->alg_icv_len) {
+		case 64:
+			field = 0;
+			break;
+		case 96:
+			field = 1;
+			break;
+		case 128:
+			field = 2;
+			break;
+		default:
+			NL_SET_ERR_MSG_MOD(extack,
+					   "SOE supports 64/96/128-bit GCM ICV only");
+			return -EOPNOTSUPP;
+		}
+		cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_GCM_ICV_LEN, field);
+		airoha_soe_copy_words(cfg->enc_key, x->aead->alg_key, key_len);
+		cfg->hmac_key[0] =
+			get_unaligned_be32(x->aead->alg_key + key_len / 8);
+		return 0;
+	}
+
+	if (!x->ealg || strcmp(x->ealg->alg_name, "cbc(aes)")) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports cbc(aes) encryption only");
+		return -EOPNOTSUPP;
+	}
+
+	err = airoha_soe_aes_key_len(x->ealg->alg_key_len, extack, &field);
+	if (err)
+		return err;
+
+	cfg->cmd |=
+		FIELD_PREP(AIROHA_SOE_SA_CMD_CIPHER, AIROHA_SOE_CIPHER_AES_CBC);
+	cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_AES_KEY_LEN, field);
+	airoha_soe_copy_words(cfg->enc_key, x->ealg->alg_key,
+			      x->ealg->alg_key_len);
+
+	if (!x->aalg) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE CBC mode requires HMAC authentication");
+		return -EOPNOTSUPP;
+	}
+
+	if (!strcmp(x->aalg->alg_name, "hmac(sha1)")) {
+		if (x->aalg->alg_key_len != 160 ||
+		    x->aalg->alg_trunc_len != 96) {
+			NL_SET_ERR_MSG_MOD(extack,
+					   "SOE supports HMAC-SHA1-96 only");
+			return -EOPNOTSUPP;
+		}
+		field = AIROHA_SOE_HASH_HMAC_SHA1_96;
+	} else if (!strcmp(x->aalg->alg_name, "hmac(sha256)")) {
+		if (x->aalg->alg_key_len != 256 ||
+		    x->aalg->alg_trunc_len != 128) {
+			NL_SET_ERR_MSG_MOD(extack,
+					   "SOE supports HMAC-SHA256-128 only");
+			return -EOPNOTSUPP;
+		}
+		field = AIROHA_SOE_HASH_HMAC_SHA256_128;
+	} else {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports HMAC-SHA1/SHA256 only");
+		return -EOPNOTSUPP;
+	}
+
+	cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_HASH, field);
+	airoha_soe_copy_words(cfg->hmac_key, x->aalg->alg_key,
+			      x->aalg->alg_key_len);
+
+	return 0;
+}
+
+static int airoha_soe_build_replay(struct xfrm_state *x,
+				   struct airoha_soe_sa_cfg *cfg,
+				   struct netlink_ext_ack *extack)
+{
+	u32 window;
+
+	if ((x->props.flags & XFRM_STATE_ESN) ||
+	    x->repl_mode == XFRM_REPLAY_MODE_ESN) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE ESN is not supported yet");
+		return -EOPNOTSUPP;
+	}
+
+	window = x->replay_esn ? x->replay_esn->replay_window :
+				 x->props.replay_window;
+	if (!window)
+		return 0;
+
+	cfg->cmd |= AIROHA_SOE_SA_CMD_ANTI_RPLY_EN;
+	cfg->cmd |= FIELD_PREP(AIROHA_SOE_SA_CMD_ANTI_RPLY_WDW,
+			       min_t(u32, (window - 1) / 64, 3));
+
+	return 0;
+}
+
+static int airoha_soe_build_sa(struct xfrm_state *x,
+			       struct airoha_soe_sa_cfg *cfg,
+			       struct netlink_ext_ack *extack)
+{
+	int err;
+
+	if (x->xso.type != XFRM_DEV_OFFLOAD_PACKET) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports XFRM packet offload only");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->xso.dir != XFRM_DEV_OFFLOAD_OUT &&
+	    x->xso.dir != XFRM_DEV_OFFLOAD_IN) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE supports in/out SAs only");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->id.proto != IPPROTO_ESP) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE supports ESP only");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->props.family != AF_INET || x->outer_mode.family != AF_INET) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE bring-up supports IPv4 outer tunnel only");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->props.mode != XFRM_MODE_TUNNEL) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE supports tunnel mode only");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->encap && x->encap->encap_type != UDP_ENCAP_ESPINUDP) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports native ESP or UDP_ENCAP_ESPINUDP");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->tfcpad) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE does not support TFC padding");
+		return -EOPNOTSUPP;
+	}
+
+	cfg->cmd = AIROHA_SOE_SA_CMD_SN_ERR_DROP |
+		   AIROHA_SOE_SA_CMD_PAD_ERR_DROP |
+		   AIROHA_SOE_SA_CMD_ICV_ERR_DROP;
+	if (x->xso.dir == XFRM_DEV_OFFLOAD_OUT) {
+		cfg->cmd |= AIROHA_SOE_SA_CMD_ENC;
+		if (x->encap)
+			cfg->cmd |= AIROHA_SOE_SA_CMD_NAT_EN;
+		cfg->src_addr[0] = be32_to_cpu(x->props.saddr.a4);
+		cfg->dst_addr[0] = be32_to_cpu(x->id.daddr.a4);
+	} else if (x->encap) {
+		/* RX submit passes the full UDP/4500 packet to SOE. Ask the
+		 * decrypt parser to consume the UDP header before ESP decap.
+		 */
+		cfg->cmd |= AIROHA_SOE_SA_CMD_DEC_UDP_PARSER_EN;
+	}
+
+	err = airoha_soe_build_algo(x, cfg, extack);
+	if (err)
+		return err;
+
+	err = airoha_soe_build_replay(x, cfg, extack);
+	if (err)
+		return err;
+
+	cfg->spi = be32_to_cpu(x->id.spi);
+	if (x->encap) {
+		/* The NAT-T port word stores dport above sport. */
+		cfg->udp_port = (u32)ntohs(x->encap->encap_dport) << 16 |
+				ntohs(x->encap->encap_sport);
+	}
+	cfg->soft_byte_limit = airoha_soe_limit(x->lft.soft_byte_limit);
+	cfg->hard_byte_limit = airoha_soe_limit(x->lft.hard_byte_limit);
+	cfg->soft_packet_limit = airoha_soe_limit(x->lft.soft_packet_limit);
+	cfg->hard_packet_limit = airoha_soe_limit(x->lft.hard_packet_limit);
+
+	return 0;
+}
+
+static int airoha_soe_alloc_sa(struct airoha_soe *soe, struct xfrm_state *x,
+			       struct netlink_ext_ack *extack,
+			       struct airoha_soe_sa **sa)
+{
+	struct airoha_soe_sa_cfg cfg = {};
+	struct airoha_soe_sa *new_sa;
+	unsigned int i;
+	int err;
+
+	if (!soe || !sa || !airoha_soe_available(soe)) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE provider is unavailable");
+		return -ENODEV;
+	}
+
+	err = airoha_soe_build_sa(x, &cfg, extack);
+	if (err)
+		return err;
+
+	new_sa = kzalloc_obj(*new_sa, GFP_KERNEL);
+	if (!new_sa)
+		return -ENOMEM;
+
+	mutex_lock(&soe->sa_lock);
+	for (i = 0; i < AIROHA_SOE_NUM_SA; i++) {
+		if (!(soe->sa_map & BIT(i)))
+			break;
+	}
+	if (i == AIROHA_SOE_NUM_SA) {
+		mutex_unlock(&soe->sa_lock);
+		kfree(new_sa);
+		return -ENOSPC;
+	}
+
+	err = airoha_soe_program_sa_locked(soe, i, &cfg);
+	if (err) {
+		mutex_unlock(&soe->sa_lock);
+		kfree(new_sa);
+		return err;
+	}
+
+	new_sa->soe = soe;
+	new_sa->index = i;
+	new_sa->cmd = cfg.cmd;
+	new_sa->spi = cfg.spi;
+	spin_lock_init(&new_sa->lock);
+	INIT_LIST_HEAD(&new_sa->tx_queue);
+	INIT_LIST_HEAD(&new_sa->rx_queue);
+	init_completion(&new_sa->idle);
+	rcu_assign_pointer(soe->sa[i], new_sa);
+	soe->sa_map |= BIT(i);
+	mutex_unlock(&soe->sa_lock);
+
+	*sa = new_sa;
+	return 0;
+}
+
+static void airoha_soe_mark_sa_dead(struct airoha_soe_sa *sa)
+{
+	if (!sa)
+		return;
+
+	spin_lock_bh(&sa->lock);
+	sa->dead = true;
+	if (!sa->inflight)
+		complete(&sa->idle);
+	spin_unlock_bh(&sa->lock);
+}
+
+static void airoha_soe_free_ctx(struct airoha_soe_ctx *ctx)
+{
+	if (!ctx)
+		return;
+
+	if (ctx->dir == AIROHA_SOE_CTX_OUT)
+		dst_release(ctx->dst);
+	else
+		xfrm_state_put(ctx->rx.x);
+	kfree(ctx);
+}
+
+static void airoha_soe_purge_ctx_list(struct list_head *head)
+{
+	struct airoha_soe_ctx *ctx, *tmp;
+
+	list_for_each_entry_safe(ctx, tmp, head, list) {
+		list_del(&ctx->list);
+		airoha_soe_free_ctx(ctx);
+	}
+}
+
+static void airoha_soe_forget_rx_ctx_list(struct airoha_soe_sa *sa)
+{
+	if (!list_empty(&sa->rx_queue))
+		atomic_sub((int)list_count_nodes(&sa->rx_queue),
+			   &sa->soe->pending_rx);
+}
+
+static void airoha_soe_abort_sa(struct airoha_soe_sa *sa)
+{
+	LIST_HEAD(rx_queue);
+	LIST_HEAD(tx_queue);
+
+	if (!sa)
+		return;
+
+	spin_lock_bh(&sa->lock);
+	sa->dead = true;
+	airoha_soe_forget_rx_ctx_list(sa);
+	list_splice_init(&sa->tx_queue, &tx_queue);
+	list_splice_init(&sa->rx_queue, &rx_queue);
+	sa->inflight = 0;
+	complete(&sa->idle);
+	spin_unlock_bh(&sa->lock);
+
+	airoha_soe_purge_ctx_list(&tx_queue);
+	airoha_soe_purge_ctx_list(&rx_queue);
+}
+
+static void airoha_soe_free_sa(struct airoha_soe_sa *sa)
+{
+	LIST_HEAD(rx_queue);
+	LIST_HEAD(tx_queue);
+	struct airoha_soe *soe;
+
+	if (!sa)
+		return;
+
+	soe = sa->soe;
+	airoha_soe_mark_sa_dead(sa);
+	if (!wait_for_completion_timeout(&sa->idle, AIROHA_SOE_SA_FREE_TIMEOUT))
+		dev_warn(soe->dev,
+			 "timed out waiting for SOE SA%u in-flight packets\n",
+			 sa->index);
+
+	mutex_lock(&soe->sa_lock);
+	if (sa->index < AIROHA_SOE_NUM_SA &&
+	    rcu_access_pointer(soe->sa[sa->index]) == sa) {
+		airoha_soe_clear_sa_locked(soe, sa->index);
+		RCU_INIT_POINTER(soe->sa[sa->index], NULL);
+		soe->sa_map &= ~BIT(sa->index);
+	}
+	mutex_unlock(&soe->sa_lock);
+	synchronize_rcu();
+
+	spin_lock_bh(&sa->lock);
+	airoha_soe_forget_rx_ctx_list(sa);
+	list_splice_init(&sa->tx_queue, &tx_queue);
+	list_splice_init(&sa->rx_queue, &rx_queue);
+	spin_unlock_bh(&sa->lock);
+	airoha_soe_purge_ctx_list(&tx_queue);
+	airoha_soe_purge_ctx_list(&rx_queue);
+
+	kfree(sa);
+}
+
+static struct airoha_soe_ctx *airoha_soe_pop_ctx(struct airoha_soe_sa *sa,
+						 enum airoha_soe_ctx_dir dir)
+{
+	struct list_head *head;
+	struct airoha_soe_ctx *ctx = NULL;
+
+	head = dir == AIROHA_SOE_CTX_OUT ? &sa->tx_queue : &sa->rx_queue;
+
+	spin_lock_bh(&sa->lock);
+	if (!list_empty(head)) {
+		ctx = list_first_entry(head, struct airoha_soe_ctx, list);
+		list_del(&ctx->list);
+		if (dir == AIROHA_SOE_CTX_IN)
+			atomic_dec(&sa->soe->pending_rx);
+	}
+
+	if (ctx && !WARN_ON_ONCE(!sa->inflight)) {
+		sa->inflight--;
+		if (sa->dead && !sa->inflight)
+			complete(&sa->idle);
+	}
+	spin_unlock_bh(&sa->lock);
+
+	return ctx;
+}
+
+static int airoha_soe_prepare_ip_headers(struct sk_buff *skb)
+{
+	unsigned int hdr_len;
+
+	if (!pskb_may_pull(skb, 1))
+		return -EINVAL;
+
+	switch (skb->data[0] & 0xf0) {
+	case 0x40:
+		hdr_len = sizeof(struct iphdr);
+		skb->protocol = htons(ETH_P_IP);
+		break;
+	case 0x60:
+		hdr_len = sizeof(struct ipv6hdr);
+		skb->protocol = htons(ETH_P_IPV6);
+		break;
+	default:
+		return -EINVAL;
+	}
+
+	if (!pskb_may_pull(skb, hdr_len))
+		return -EINVAL;
+
+	skb_reset_network_header(skb);
+	skb_set_transport_header(skb, hdr_len);
+
+	return 0;
+}
+
+static void airoha_soe_trace_rx_complete(struct sk_buff *skb,
+					 const struct airoha_soe_ctx *ctx,
+					 const struct xfrm_state *x)
+{
+	unsigned int trace = READ_ONCE(airoha_soe_rx_trace_packets);
+	const struct iphdr *iph;
+
+	if (!trace || skb->protocol != htons(ETH_P_IP))
+		return;
+
+	iph = ip_hdr(skb);
+	pr_info("airoha_eth: SOE RX complete dev=%s saddr=%pI4 daddr=%pI4 proto=%u len=%u mark=0x%x spi=0x%08x natt=%u foe=%u hash=0x%04x sa=%u\n",
+		ctx->rx.dev->name, &iph->saddr, &iph->daddr, iph->protocol,
+		ntohs(iph->tot_len), skb->mark, ntohl(x->id.spi),
+		x->encap ? 1 : 0, ctx->rx.foe_valid, ctx->rx.foe_hash,
+		ctx->rx.sa_index);
+	WRITE_ONCE(airoha_soe_rx_trace_packets, trace - 1);
+}
+
+static int airoha_soe_push_l2_header(struct sk_buff *skb)
+{
+	static const u8 ipv4_l2_header[ETH_HLEN] = {
+		0x00, 0x0c, 0xe7, 0x20, 0x21, 0x12, 0x00,
+		0x0c, 0xe7, 0x20, 0x22, 0x62, 0x08, 0x00,
+	};
+	static const u8 ipv6_l2_header[ETH_HLEN] = {
+		0x00, 0x0c, 0xe7, 0x20, 0x21, 0x12, 0x00,
+		0x0c, 0xe7, 0x20, 0x22, 0x62, 0x86, 0xdd,
+	};
+	const u8 *l2_header;
+	int err;
+
+	err = airoha_soe_prepare_ip_headers(skb);
+	if (err)
+		return err;
+
+	if (skb->protocol == htons(ETH_P_IP))
+		l2_header = ipv4_l2_header;
+	else
+		l2_header = ipv6_l2_header;
+
+	/* TDMA/SOE port 7 expects an Ethernet-looking frame before the SOE hop. */
+	memcpy(skb_push(skb, ETH_HLEN), l2_header, ETH_HLEN);
+
+	return 0;
+}
+
+static void airoha_soe_push_hop_desc(struct sk_buff *skb, unsigned int sa_index,
+				     bool encrypt, int foe_idx)
+{
+	u32 hop_direction = encrypt ? AIROHA_SOE_HOP_INFO_ENCRYPT :
+				      AIROHA_SOE_HOP_INFO_DECRYPT;
+	u64 desc3 = ((u64)(u16)((hop_direction << 4) | 0x80) << 48) |
+		    ((u64)(sa_index & 0x3f) << 40) | 0x05dc0000ULL;
+	u64 desc2 = 0;
+	__le64 desc[4] = {};
+
+	if (foe_idx >= 0)
+		desc2 = (u64)(foe_idx & 0xffff) << 32;
+
+	desc[0] = cpu_to_le64(encrypt ? AIROHA_SOE_HOP_DESC0_ENCRYPT :
+					AIROHA_SOE_HOP_DESC0_DECRYPT);
+	desc[1] = cpu_to_le64(AIROHA_SOE_HOP_DESC1);
+	desc[2] = cpu_to_le64(desc2);
+	desc[3] = cpu_to_le64(desc3);
+	((u8 *)desc)[28] = sa_index;
+
+	/* The FE/QDMA hop descriptor is consumed by PSE port 7 before SOE. */
+	memcpy(skb_push(skb, AIROHA_SOE_QDMA_HOP_DESC_LEN), desc, sizeof(desc));
+}
+
+static int airoha_soe_submit_skb(struct airoha_soe_sa *sa,
+				 struct airoha_gdm_dev *dev,
+				 struct sk_buff *skb,
+				 struct airoha_soe_ctx *ctx)
+{
+	struct net_device *netdev = netdev_from_priv(dev);
+	u32 queue = ctx->dir == AIROHA_SOE_CTX_OUT ?
+			    AIROHA_SOE_QDMA_QUEUE_ENCRYPT :
+			    AIROHA_SOE_QDMA_QUEUE_DECRYPT;
+	bool encrypt = ctx->dir == AIROHA_SOE_CTX_OUT;
+	unsigned int headroom = AIROHA_SOE_QDMA_HOP_DESC_LEN + ETH_HLEN;
+	struct list_head *head;
+	u32 msg0, msg1;
+	int foe_idx = -1;
+	int err;
+
+	if (skb->ip_summed == CHECKSUM_PARTIAL) {
+		err = skb_checksum_help(skb);
+		if (err)
+			return err;
+	}
+
+	err = skb_cow_head(skb, headroom);
+	if (err)
+		return err;
+
+	err = airoha_soe_push_l2_header(skb);
+	if (err)
+		return err;
+
+	msg0 = FIELD_PREP(QDMA_ETH_TXMSG_SOE_SA_MASK, sa->index & 0x3f);
+	msg1 = FIELD_PREP(QDMA_ETH_TXMSG_METER_MASK, 0x7f) |
+	       FIELD_PREP(QDMA_ETH_TXMSG_FPORT_MASK, 7) |
+	       FIELD_PREP(QDMA_ETH_TXMSG_NBOQ_MASK, queue) |
+	       QDMA_ETH_TXMSG_HOP_MASK |
+	       FIELD_PREP(QDMA_ETH_TXMSG_ACNT_G1_MASK, 0x1f) |
+	       FIELD_PREP(QDMA_ETH_TXMSG_ACNT_G0_MASK, 0x3f);
+
+	if (ctx->dir == AIROHA_SOE_CTX_IN && ctx->rx.foe_valid &&
+	    ctx->rx.foe_hash != AIROHA_RXD4_FOE_ENTRY)
+		foe_idx = ctx->rx.foe_hash;
+
+	airoha_soe_push_hop_desc(skb, sa->index, encrypt, foe_idx);
+
+	skb->dev = netdev;
+	skb_set_queue_mapping(skb, AIROHA_SOE_QDMA_TX_RING);
+
+	if (!dev->soe_xmit_skb)
+		return -ENODEV;
+
+	head = ctx->dir == AIROHA_SOE_CTX_OUT ? &sa->tx_queue : &sa->rx_queue;
+	spin_lock_bh(&sa->lock);
+	if (sa->dead) {
+		spin_unlock_bh(&sa->lock);
+		return -ENOENT;
+	}
+
+	/* Completion descriptors carry only SA/hop flags, so keep skb context here. */
+	list_add_tail(&ctx->list, head);
+	sa->inflight++;
+	if (ctx->dir == AIROHA_SOE_CTX_IN)
+		atomic_inc(&sa->soe->pending_rx);
+	reinit_completion(&sa->idle);
+
+	err = dev->soe_xmit_skb(dev, skb, msg0, msg1,
+				AIROHA_SOE_TXMSG2_DEFAULT);
+	if (err) {
+		list_del(&ctx->list);
+		if (ctx->dir == AIROHA_SOE_CTX_IN)
+			atomic_dec(&sa->soe->pending_rx);
+		sa->inflight--;
+		if (sa->dead && !sa->inflight)
+			complete(&sa->idle);
+	}
+	spin_unlock_bh(&sa->lock);
+
+	return err;
+}
+
+int airoha_soe_xmit(struct airoha_soe_sa *sa, struct airoha_gdm_dev *dev,
+		    struct sk_buff *skb, struct xfrm_state *x)
+{
+	struct airoha_soe_ctx *ctx;
+	struct dst_entry *path;
+	struct dst_entry *dst;
+	int err;
+
+	if (!sa || !dev || !skb || !x || x->xso.dir != XFRM_DEV_OFFLOAD_OUT)
+		return -EINVAL;
+
+	if (skb_is_gso(skb))
+		return -EOPNOTSUPP;
+
+	dst = skb_dst(skb);
+	if (!dst)
+		return -EHOSTUNREACH;
+
+	path = xfrm_dst_path(dst);
+	if (!path)
+		return -EHOSTUNREACH;
+
+	ctx = kzalloc_obj(*ctx, GFP_ATOMIC);
+	if (!ctx)
+		return -ENOMEM;
+
+	ctx->dir = AIROHA_SOE_CTX_OUT;
+	dst_hold(path);
+	ctx->dst = path;
+
+	err = airoha_soe_submit_skb(sa, dev, skb, ctx);
+	if (err) {
+		airoha_soe_free_ctx(ctx);
+		return err;
+	}
+
+	return 0;
+}
+
+static bool airoha_soe_rx_parse_ipv4(struct sk_buff *skb,
+				     struct airoha_soe_rx_info *info)
+{
+	struct ip_esp_hdr *esph;
+	struct udphdr *uh;
+	struct iphdr *iph;
+	int iphlen;
+	int udp_len;
+	int packet_len;
+
+	if (skb->protocol != htons(ETH_P_IP)) {
+		if (!pskb_may_pull(skb, 1) || (skb->data[0] >> 4) != 4)
+			return false;
+
+		skb->protocol = htons(ETH_P_IP);
+	}
+
+	if (!pskb_may_pull(skb, sizeof(*iph)))
+		return false;
+
+	iph = ip_hdr(skb);
+	if (iph->version != 4 || ip_is_fragment(iph))
+		return false;
+
+	iphlen = iph->ihl * 4;
+	packet_len = ntohs(iph->tot_len);
+	if (iphlen < sizeof(*iph) || packet_len > skb->len)
+		return false;
+
+	if (iph->protocol == IPPROTO_ESP) {
+		if (packet_len <= iphlen + sizeof(*esph) ||
+		    !pskb_may_pull(skb, iphlen + sizeof(*esph)))
+			return false;
+
+		esph = (struct ip_esp_hdr *)(skb->data + iphlen);
+		if (!esph->spi)
+			return false;
+
+		info->packet_len = packet_len;
+		info->encap = false;
+		info->sport = 0;
+		info->dport = 0;
+		info->spi = esph->spi;
+
+		return true;
+	}
+
+	if (iph->protocol != IPPROTO_UDP ||
+	    !pskb_may_pull(skb, iphlen + sizeof(*uh) + sizeof(*esph)))
+		return false;
+
+	uh = (struct udphdr *)(skb->data + iphlen);
+	udp_len = ntohs(uh->len);
+	if (uh->dest != htons(AIROHA_SOE_NATT_PORT) ||
+	    udp_len <= sizeof(*uh) + sizeof(*esph) ||
+	    iphlen + udp_len != packet_len || packet_len > skb->len)
+		return false;
+
+	esph = (struct ip_esp_hdr *)(skb->data + iphlen + sizeof(*uh));
+	if (!esph->spi)
+		return false;
+
+	info->packet_len = packet_len;
+	info->encap = true;
+	info->sport = uh->source;
+	info->dport = uh->dest;
+	info->spi = esph->spi;
+
+	return true;
+}
+
+/* Plain ESP/NAT-T first arrives as normal RX, then is bounced to SOE decrypt. */
+bool airoha_soe_rx_plain_skb(struct airoha_gdm_dev *dev, struct sk_buff *skb,
+			     struct net_device *rx_dev, u16 foe_hash,
+			     u32 foe_reason, bool foe_valid)
+{
+	struct airoha_soe_xfrm_state *state;
+	struct airoha_soe_rx_info info = {};
+	struct airoha_soe_ctx *ctx;
+	xfrm_address_t daddr = {};
+	struct xfrm_state *x;
+	int err;
+
+	if (!dev || !skb || !rx_dev)
+		return false;
+
+	if (!dev->eth->soe || !(rx_dev->features & NETIF_F_HW_ESP))
+		return false;
+
+	if (!atomic_read(&dev->soe_xfrm_state_count))
+		return false;
+
+	/* The packet is still in the driver RX path after eth_type_trans(). */
+	skb_reset_network_header(skb);
+	if (!airoha_soe_rx_parse_ipv4(skb, &info))
+		return false;
+
+	if (skb->len != info.packet_len && pskb_trim(skb, info.packet_len))
+		return false;
+
+	daddr.a4 = ip_hdr(skb)->daddr;
+	x = xfrm_input_state_lookup(dev_net(rx_dev), skb->mark, &daddr,
+				    info.spi, IPPROTO_ESP, AF_INET);
+	if (!x)
+		return false;
+
+	if (x->xso.dir != XFRM_DEV_OFFLOAD_IN)
+		goto put_state;
+	if (x->xso.type != XFRM_DEV_OFFLOAD_PACKET)
+		goto put_state;
+	if (x->xso.dev != rx_dev)
+		goto put_state;
+	if ((info.encap &&
+	     (!x->encap || x->encap->encap_type != UDP_ENCAP_ESPINUDP)) ||
+	    (!info.encap && x->encap))
+		goto put_state;
+
+	if (info.encap && info.dport != x->encap->encap_dport)
+		goto put_state;
+
+	state = (struct airoha_soe_xfrm_state *)x->xso.offload_handle;
+	if (!state || state->dev != dev || !state->sa)
+		goto put_state;
+
+	ctx = kzalloc_obj(*ctx, GFP_ATOMIC);
+	if (!ctx)
+		goto put_state;
+
+	ctx->dir = AIROHA_SOE_CTX_IN;
+	ctx->rx.x = x;
+	ctx->rx.gdm_dev = dev;
+	ctx->rx.dev = rx_dev;
+	ctx->rx.saddr = ip_hdr(skb)->saddr;
+	ctx->rx.sport = info.sport;
+	ctx->rx.foe_hash = foe_hash;
+	ctx->rx.foe_reason = foe_reason;
+	ctx->rx.sa_index = state->sa->index;
+	ctx->rx.foe_valid = foe_valid;
+	ctx->rx.mark = skb->mark;
+
+		err = airoha_soe_submit_skb(state->sa, dev, skb, ctx);
+	if (err) {
+		airoha_soe_free_ctx(ctx);
+		goto drop_state;
+	}
+
+	return true;
+
+drop_state:
+	kfree_skb(skb);
+	return true;
+put_state:
+	xfrm_state_put(x);
+	return false;
+}
+
+static bool airoha_soe_complete_out(struct sk_buff *skb,
+				    struct airoha_soe_ctx *ctx)
+{
+	struct dst_entry *dst = ctx->dst;
+	struct net *net;
+	int err;
+
+	ctx->dst = NULL;
+	if (!pskb_may_pull(skb, ETH_HLEN + 1))
+		goto drop;
+	skb_pull(skb, ETH_HLEN);
+
+	err = airoha_soe_prepare_ip_headers(skb);
+	if (err)
+		goto drop;
+
+	/* Re-enter dst_output() with the original dst after hardware ESP encode. */
+	skb->protocol = htons(ETH_P_IP);
+	skb_dst_drop(skb);
+	skb_dst_set(skb, dst);
+	skb->ignore_df = 1;
+	net = dev_net(dst->dev);
+	kfree(ctx);
+	dst_output(net, NULL, skb);
+
+	return true;
+
+drop:
+	dst_release(dst);
+	kfree(ctx);
+	kfree_skb(skb);
+	return true;
+}
+
+static bool airoha_soe_complete_in(struct sk_buff *skb,
+				   struct airoha_soe_ctx *ctx)
+{
+	struct xfrm_state *x = ctx->rx.x;
+	struct net_device *rx_dev = ctx->rx.dev;
+	struct xfrm_offload *xo;
+	struct sec_path *sp;
+	int err;
+
+	if (!pskb_may_pull(skb, ETH_HLEN + 1))
+		goto drop;
+	skb_pull(skb, ETH_HLEN);
+
+	err = airoha_soe_prepare_ip_headers(skb);
+	if (err)
+		goto drop;
+
+	skb->dev = rx_dev;
+	skb->mark = ctx->rx.mark;
+	skb->ip_summed = CHECKSUM_NONE;
+	skb_reset_mac_header(skb);
+	skb_reset_mac_len(skb);
+	skb->pkt_type = PACKET_HOST;
+	skb->encapsulation = 0;
+	skb_dst_drop(skb);
+
+	if (x->encap && x->encap->encap_type == UDP_ENCAP_ESPINUDP &&
+	    (ctx->rx.saddr != x->props.saddr.a4 ||
+	     ctx->rx.sport != x->encap->encap_sport)) {
+		xfrm_address_t ipaddr = {
+			.a4 = ctx->rx.saddr,
+		};
+
+		km_new_mapping(x, &ipaddr, ctx->rx.sport);
+	}
+
+	/* Tell xfrm_input() equivalent consumers that hardware already decrypted. */
+	sp = secpath_set(skb);
+	if (!sp)
+		goto drop;
+
+	if (sp->len == XFRM_MAX_DEPTH) {
+		secpath_reset(skb);
+		goto drop;
+	}
+
+	sp->xvec[sp->len++] = x;
+	sp->olen++;
+	ctx->rx.x = NULL;
+	xo = xfrm_offload(skb);
+	if (!xo) {
+		secpath_reset(skb);
+		goto drop;
+	}
+
+	xo->flags = CRYPTO_DONE;
+	xo->status = CRYPTO_SUCCESS;
+
+	airoha_soe_trace_rx_complete(skb, ctx, x);
+
+	/* SOE decrypt completion reaches the CPU before the routed plaintext
+	 * packet has selected its final egress port. Preserve the original FOE
+	 * hash and SA hop until the Ethernet xmit path can bind that decrypt
+	 * entry with the completed L2/PSE descriptor.
+	 */
+	if (ctx->rx.foe_valid)
+		airoha_ppe_soe_mark_skb(&ctx->rx.gdm_dev->eth->ppe->dev, skb,
+					ctx->rx.foe_hash, ctx->rx.sa_index,
+					AIROHA_SOE_HOP_INFO_DECRYPT);
+
+	kfree(ctx);
+	netif_rx(skb);
+
+	return true;
+
+drop:
+	airoha_soe_free_ctx(ctx);
+	kfree_skb(skb);
+	return true;
+}
+
+bool airoha_soe_rx_skb(struct airoha_soe *soe, struct sk_buff *skb,
+		       unsigned int sa_index, u32 hop_flags)
+{
+	struct airoha_soe_ctx *ctx;
+	struct airoha_soe_sa *sa;
+
+	if (!soe || !skb || sa_index >= AIROHA_SOE_NUM_SA)
+		return false;
+
+	rcu_read_lock();
+	sa = rcu_dereference(soe->sa[sa_index]);
+	if (!sa) {
+		rcu_read_unlock();
+		return false;
+	}
+
+	if (hop_flags >= AIROHA_SOE_HOP_FLAG_ERROR_BASE) {
+		ctx = airoha_soe_pop_ctx(sa, AIROHA_SOE_CTX_OUT);
+		if (!ctx)
+			ctx = airoha_soe_pop_ctx(sa, AIROHA_SOE_CTX_IN);
+		rcu_read_unlock();
+		airoha_soe_free_ctx(ctx);
+		kfree_skb(skb);
+		return true;
+	}
+
+	if (hop_flags == AIROHA_SOE_HOP_FLAG_ENCRYPTED) {
+		ctx = airoha_soe_pop_ctx(sa, AIROHA_SOE_CTX_OUT);
+		rcu_read_unlock();
+		if (!ctx) {
+			kfree_skb(skb);
+			return true;
+		}
+		return airoha_soe_complete_out(skb, ctx);
+	}
+
+	if (hop_flags == AIROHA_SOE_HOP_FLAG_DECRYPTED) {
+		ctx = airoha_soe_pop_ctx(sa, AIROHA_SOE_CTX_IN);
+		rcu_read_unlock();
+		if (!ctx) {
+			kfree_skb(skb);
+			return true;
+		}
+		return airoha_soe_complete_in(skb, ctx);
+	}
+
+	rcu_read_unlock();
+	return false;
+}
+
+bool airoha_soe_has_pending_rx(struct airoha_soe *soe)
+{
+	if (!soe)
+		return false;
+
+	return !!atomic_read(&soe->pending_rx);
+}
+
+int airoha_soe_xfrm_ppe_info(const struct dst_entry *dst, u8 *sa_index, u8 *hop)
+{
+	struct airoha_soe_xfrm_state *state;
+	struct net_device *netdev;
+	struct xfrm_state *x;
+
+	if (!dst || !sa_index || !hop)
+		return -EINVAL;
+
+	x = dst_xfrm(dst);
+	if (!x || x->xso.type != XFRM_DEV_OFFLOAD_PACKET)
+		return -EOPNOTSUPP;
+
+	state = (struct airoha_soe_xfrm_state *)x->xso.offload_handle;
+	if (!state || !state->sa)
+		return -ENODEV;
+
+	if (!state->dev)
+		return -ENODEV;
+
+	netdev = netdev_from_priv(state->dev);
+	if (netdev != x->xso.dev || !(netdev->features & NETIF_F_HW_ESP))
+		return -ENODEV;
+
+	switch (x->xso.dir) {
+	case XFRM_DEV_OFFLOAD_OUT:
+		*hop = AIROHA_SOE_HOP_INFO_ENCRYPT;
+		break;
+	case XFRM_DEV_OFFLOAD_IN:
+		*hop = AIROHA_SOE_HOP_INFO_DECRYPT;
+		break;
+	default:
+		return -EOPNOTSUPP;
+	}
+
+	*sa_index = state->sa->index;
+
+	return 0;
+}
+
+static int airoha_soe_xfrm_state_add(struct net_device *dev,
+				     struct xfrm_state *x,
+				     struct netlink_ext_ack *extack)
+{
+	struct airoha_soe_xfrm_state *state;
+	struct airoha_gdm_dev *gdm_dev;
+	struct airoha_soe *soe;
+	gfp_t gfp;
+	int err;
+
+	if (dev->xfrmdev_ops != &airoha_soe_xfrmdev_ops ||
+	    !(dev->features & NETIF_F_HW_ESP))
+		return -EOPNOTSUPP;
+
+	gdm_dev = netdev_priv(dev);
+	soe = airoha_soe_get_ref(gdm_dev->eth->soe);
+	if (!soe)
+		return -ENODEV;
+
+	gfp = (x->xso.flags & XFRM_DEV_OFFLOAD_FLAG_ACQ) ? GFP_ATOMIC :
+							   GFP_KERNEL;
+	state = kzalloc_obj(*state, gfp);
+	if (!state) {
+		airoha_soe_put_ref(soe);
+		return -ENOMEM;
+	}
+
+	state->dev = gdm_dev;
+	state->soe = soe;
+
+	if (x->xso.flags & XFRM_DEV_OFFLOAD_FLAG_ACQ)
+		goto out;
+
+	err = airoha_soe_alloc_sa(soe, x, extack, &state->sa);
+	if (err)
+		goto err_free;
+
+	atomic_inc(&gdm_dev->soe_xfrm_state_count);
+	state->counted = true;
+out:
+	x->xso.offload_handle = (unsigned long)state;
+	return 0;
+
+err_free:
+	kfree(state);
+	airoha_soe_put_ref(soe);
+	return err;
+}
+
+static void airoha_soe_xfrm_state_delete(struct net_device *dev,
+					 struct xfrm_state *x)
+{
+	struct airoha_soe_xfrm_state *state;
+
+	state = (struct airoha_soe_xfrm_state *)x->xso.offload_handle;
+	if (state && state->sa) {
+		airoha_ppe_soe_flush_sa(state->dev->eth->ppe, state->sa->index);
+		airoha_soe_abort_sa(state->sa);
+	}
+}
+
+static void airoha_soe_xfrm_state_free(struct net_device *dev,
+				       struct xfrm_state *x)
+{
+	struct airoha_soe_xfrm_state *state;
+
+	state = (struct airoha_soe_xfrm_state *)xchg(&x->xso.offload_handle, 0);
+	if (!state)
+		return;
+
+	if (state->sa) {
+		airoha_ppe_soe_flush_sa(state->dev->eth->ppe,
+					state->sa->index);
+		airoha_soe_free_sa(state->sa);
+	}
+	if (state->counted)
+		atomic_dec(&state->dev->soe_xfrm_state_count);
+	airoha_soe_put_ref(state->soe);
+	kfree(state);
+}
+
+static bool airoha_soe_xfrm_offload_ok(struct sk_buff *skb,
+				       struct xfrm_state *x)
+{
+	struct airoha_soe_xfrm_state *state;
+	struct net_device *dev = x->xso.dev;
+
+	if (!dev || !(dev->features & NETIF_F_HW_ESP))
+		return false;
+
+	if (x->xso.type != XFRM_DEV_OFFLOAD_PACKET ||
+	    x->xso.dir != XFRM_DEV_OFFLOAD_OUT)
+		return false;
+
+	state = (struct airoha_soe_xfrm_state *)x->xso.offload_handle;
+
+	return state && state->sa;
+}
+
+static int airoha_soe_xfrm_packet_xmit_gso(struct sk_buff *skb,
+					   struct xfrm_state *x,
+					   struct airoha_soe_xfrm_state *state)
+{
+	struct sk_buff *segs, *nskb;
+	int err;
+
+	segs = skb_gso_segment(skb, 0);
+	if (IS_ERR(segs)) {
+		XFRM_INC_STATS(xs_net(x), LINUX_MIB_XFRMOUTERROR);
+		kfree_skb(skb);
+		return PTR_ERR(segs);
+	}
+
+	consume_skb(skb);
+
+	skb_list_walk_safe(segs, skb, nskb) {
+		skb_mark_not_on_list(skb);
+		err = airoha_soe_xmit(state->sa, state->dev, skb, x);
+		if (err) {
+			XFRM_INC_STATS(xs_net(x), LINUX_MIB_XFRMOUTERROR);
+			kfree_skb(skb);
+			kfree_skb_list(nskb);
+			return err;
+		}
+	}
+
+	return 0;
+}
+
+static int airoha_soe_xfrm_packet_xmit(struct sk_buff *skb,
+				       struct xfrm_state *x)
+{
+	struct airoha_soe_xfrm_state *state;
+	struct net_device *netdev;
+	int err = -EHOSTUNREACH;
+
+	state = (struct airoha_soe_xfrm_state *)x->xso.offload_handle;
+	if (!state || !state->sa || !state->dev)
+		goto drop;
+
+	netdev = netdev_from_priv(state->dev);
+	if (netdev->xfrmdev_ops != &airoha_soe_xfrmdev_ops ||
+	    !(netdev->features & NETIF_F_HW_ESP))
+		goto drop;
+
+	if (skb_is_gso(skb))
+		return airoha_soe_xfrm_packet_xmit_gso(skb, x, state);
+
+	err = airoha_soe_xmit(state->sa, state->dev, skb, x);
+	if (err)
+		goto drop;
+
+	return 0;
+
+drop:
+	XFRM_INC_STATS(xs_net(x), LINUX_MIB_XFRMOUTERROR);
+	kfree_skb(skb);
+	return err;
+}
+
+static int airoha_soe_xfrm_policy_add(struct xfrm_policy *x,
+				      struct netlink_ext_ack *extack)
+{
+	if (x->xdo.type != XFRM_DEV_OFFLOAD_PACKET) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE supports XFRM packet policies only");
+		return -EOPNOTSUPP;
+	}
+
+	if (xfrm_policy_id2dir(x->index) >= XFRM_POLICY_MAX) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE does not offload socket policies");
+		return -EOPNOTSUPP;
+	}
+
+	if (x->xfrm_nr != 1 ||
+	    x->xfrm_vec[0].id.proto != IPPROTO_ESP) {
+		NL_SET_ERR_MSG_MOD(extack,
+				   "SOE offloads ESP policies only");
+		return -EOPNOTSUPP;
+	}
+
+	if (!x->xdo.dev || !(x->xdo.dev->features & NETIF_F_HW_ESP)) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE ESP offload is disabled");
+		return -EOPNOTSUPP;
+	}
+
+	switch (x->xdo.dir) {
+	case XFRM_DEV_OFFLOAD_IN:
+	case XFRM_DEV_OFFLOAD_OUT:
+		return 0;
+	default:
+		NL_SET_ERR_MSG_MOD(extack, "SOE supports in/out policies only");
+		return -EOPNOTSUPP;
+	}
+}
+
+static struct net_device *airoha_soe_dsa_conduit_get(struct net_device *dev)
+{
+	struct net_device *conduit;
+	struct dsa_port *dp;
+
+	if (!dsa_user_dev_check(dev))
+		return NULL;
+
+	/* DSA users expose XFRM, but SOE is attached to their CPU conduit. */
+	dp = dsa_port_from_netdev(dev);
+	if (IS_ERR(dp) || !dp->cpu_dp)
+		return NULL;
+
+	conduit = dsa_port_to_conduit(dp);
+	if (!conduit || conduit->xfrmdev_ops != &airoha_soe_xfrmdev_ops)
+		return NULL;
+
+	dev_hold(conduit);
+
+	return conduit;
+}
+
+static int airoha_soe_dsa_xfrm_state_add(struct net_device *dev,
+					 struct xfrm_state *x,
+					 struct netlink_ext_ack *extack)
+{
+	struct net_device *conduit;
+	int err;
+
+	conduit = airoha_soe_dsa_conduit_get(dev);
+	if (!conduit) {
+		NL_SET_ERR_MSG_MOD(extack, "SOE DSA conduit is unavailable");
+		return -EOPNOTSUPP;
+	}
+
+	err = airoha_soe_xfrm_state_add(conduit, x, extack);
+	dev_put(conduit);
+
+	return err;
+}
+
+static void airoha_soe_dsa_xfrm_state_delete(struct net_device *dev,
+					     struct xfrm_state *x)
+{
+	airoha_soe_xfrm_state_delete(dev, x);
+}
+
+static void airoha_soe_dsa_xfrm_state_free(struct net_device *dev,
+					   struct xfrm_state *x)
+{
+	airoha_soe_xfrm_state_free(dev, x);
+}
+
+static bool airoha_soe_dsa_xfrm_offload_ok(struct sk_buff *skb,
+					   struct xfrm_state *x)
+{
+	return airoha_soe_xfrm_offload_ok(skb, x);
+}
+
+static int airoha_soe_dsa_xfrm_policy_add(struct xfrm_policy *x,
+					  struct netlink_ext_ack *extack)
+{
+	return airoha_soe_xfrm_policy_add(x, extack);
+}
+
+static int airoha_soe_dsa_xfrm_packet_xmit(struct sk_buff *skb,
+					   struct xfrm_state *x)
+{
+	return airoha_soe_xfrm_packet_xmit(skb, x);
+}
+
+static const struct xfrmdev_ops airoha_soe_xfrmdev_ops = {
+	.xdo_dev_state_add = airoha_soe_xfrm_state_add,
+	.xdo_dev_state_delete = airoha_soe_xfrm_state_delete,
+	.xdo_dev_state_free = airoha_soe_xfrm_state_free,
+	.xdo_dev_offload_ok = airoha_soe_xfrm_offload_ok,
+	.xdo_dev_policy_add = airoha_soe_xfrm_policy_add,
+	.xdo_dev_packet_xmit = airoha_soe_xfrm_packet_xmit,
+};
+
+static const struct xfrmdev_ops airoha_soe_dsa_xfrmdev_ops = {
+	.xdo_dev_state_add = airoha_soe_dsa_xfrm_state_add,
+	.xdo_dev_state_delete = airoha_soe_dsa_xfrm_state_delete,
+	.xdo_dev_state_free = airoha_soe_dsa_xfrm_state_free,
+	.xdo_dev_offload_ok = airoha_soe_dsa_xfrm_offload_ok,
+	.xdo_dev_policy_add = airoha_soe_dsa_xfrm_policy_add,
+	.xdo_dev_packet_xmit = airoha_soe_dsa_xfrm_packet_xmit,
+};
+
+static void airoha_soe_dsa_proxy_enable(struct net_device *dev)
+{
+	struct net_device *conduit;
+
+	conduit = airoha_soe_dsa_conduit_get(dev);
+	if (!conduit)
+		return;
+
+	if (dev->xfrmdev_ops && dev->xfrmdev_ops != &airoha_soe_dsa_xfrmdev_ops)
+		goto out;
+
+	/* Mirror ESP capability onto DSA users while programming SAs on the conduit. */
+	dev->xfrmdev_ops = &airoha_soe_dsa_xfrmdev_ops;
+	dev->hw_features |= NETIF_F_HW_ESP;
+	dev->hw_enc_features |= NETIF_F_HW_ESP;
+	dev->wanted_features |= NETIF_F_HW_ESP;
+
+	conduit->wanted_features |= NETIF_F_HW_ESP;
+	netdev_update_features(conduit);
+	netdev_update_features(dev);
+out:
+	dev_put(conduit);
+}
+
+static void airoha_soe_dsa_proxy_clear(struct net_device *dev)
+{
+	if (dev->xfrmdev_ops != &airoha_soe_dsa_xfrmdev_ops)
+		return;
+
+	dev->wanted_features &= ~NETIF_F_HW_ESP;
+	dev->hw_features &= ~NETIF_F_HW_ESP;
+	dev->hw_enc_features &= ~NETIF_F_HW_ESP;
+	netdev_update_features(dev);
+	dev->xfrmdev_ops = NULL;
+}
+
+static void airoha_soe_dsa_proxy_scan(bool enable)
+{
+	struct net_device *dev;
+
+	for_each_netdev(&init_net, dev) {
+		if (enable)
+			airoha_soe_dsa_proxy_enable(dev);
+		else
+			airoha_soe_dsa_proxy_clear(dev);
+	}
+}
+
+static int airoha_soe_netdev_event(struct notifier_block *nb,
+				   unsigned long event, void *ptr)
+{
+	switch (event) {
+	case NETDEV_REGISTER:
+	case NETDEV_CHANGENAME:
+		airoha_soe_dsa_proxy_scan(true);
+		break;
+	}
+
+	return NOTIFY_DONE;
+}
+
+static struct notifier_block airoha_soe_netdev_notifier = {
+	.notifier_call = airoha_soe_netdev_event,
+};
+
+void airoha_soe_build_netdev(struct net_device *netdev,
+			     airoha_soe_xmit_skb_t xmit_skb)
+{
+	struct airoha_gdm_dev *dev = netdev_priv(netdev);
+
+	atomic_set(&dev->soe_xfrm_state_count, 0);
+	dev->soe_xmit_skb = xmit_skb;
+
+	if (!xmit_skb ||
+	    !(airoha_soe_features(dev->eth->soe) & AIROHA_SOE_FEATURE_ESP))
+		return;
+
+	netdev->xfrmdev_ops = &airoha_soe_xfrmdev_ops;
+	netdev->hw_features |= NETIF_F_HW_ESP;
+	netdev->hw_enc_features |= NETIF_F_HW_ESP;
+}
+
+void airoha_soe_teardown_netdev(struct net_device *netdev)
+{
+	struct airoha_gdm_dev *dev = netdev_priv(netdev);
+
+	if (netdev->xfrmdev_ops == &airoha_soe_xfrmdev_ops)
+		netdev->xfrmdev_ops = NULL;
+	dev->soe_xmit_skb = NULL;
+}
+
+int airoha_soe_set_features(struct net_device *netdev,
+			    netdev_features_t features)
+{
+	netdev_features_t changed = (netdev->features ^ features) &
+				    NETIF_F_HW_ESP;
+	struct airoha_gdm_dev *dev = netdev_priv(netdev);
+
+	if (!changed)
+		return 0;
+
+	if ((features & NETIF_F_HW_ESP) &&
+	    !(airoha_soe_features(dev->eth->soe) & AIROHA_SOE_FEATURE_ESP))
+		return -EOPNOTSUPP;
+
+	if (atomic_read(&dev->soe_xfrm_state_count)) {
+		netdev_err(netdev,
+			   "cannot change ESP features with active SAs\n");
+		return -EBUSY;
+	}
+
+	return 0;
+}
+
+static struct device_node *airoha_soe_find_node(struct airoha_eth *eth)
+{
+	struct device_node *parent, *np;
+
+	if (!eth->dev->of_node)
+		return NULL;
+
+	parent = of_get_parent(eth->dev->of_node);
+	if (!parent)
+		return NULL;
+
+	/* SOE is a sibling DT node; Ethernet owns the provider lifetime. */
+	for_each_child_of_node(parent, np) {
+		if (!of_device_is_available(np) ||
+		    !of_device_is_compatible(np, "airoha,en7581-soe"))
+			continue;
+
+		of_node_put(parent);
+		return np;
+	}
+
+	of_node_put(parent);
+
+	return NULL;
+}
+
+int airoha_soe_init(struct airoha_eth *eth)
+{
+	struct device *dev = eth->dev;
+	struct device_node *np;
+	struct resource res;
+	struct airoha_soe *soe;
+	void __iomem *base;
+	int err;
+
+	np = airoha_soe_find_node(eth);
+	if (!np)
+		return 0;
+
+	err = of_address_to_resource(np, 0, &res);
+	if (err)
+		goto put_node;
+
+	base = devm_ioremap_resource(dev, &res);
+	if (IS_ERR(base)) {
+		err = PTR_ERR(base);
+		goto put_node;
+	}
+
+	soe = devm_kzalloc(dev, sizeof(*soe), GFP_KERNEL);
+	if (!soe) {
+		err = -ENOMEM;
+		goto put_node;
+	}
+
+	soe->dev = dev;
+	soe->base = base;
+	mutex_init(&soe->sa_lock);
+	spin_lock_init(&soe->state_lock);
+	refcount_set(&soe->refcnt, 1);
+	init_completion(&soe->released);
+
+	/* Enable the packet engines; reset leaves SOE present but idle. */
+	writel(AIROHA_SOE_INT_ALL, base + AIROHA_SOE_INT_STS);
+	writel(AIROHA_SOE_CNT_CLR_ALL, base + AIROHA_SOE_CNT_CLR);
+	writel(AIROHA_SOE_INT_ALL, base + AIROHA_SOE_INT_EN);
+	writel(AIROHA_SOE_GLB_CFG_ENC_EN | AIROHA_SOE_GLB_CFG_DEC_EN,
+	       base + AIROHA_SOE_GLB_CFG);
+
+	err = register_netdevice_notifier(&airoha_soe_netdev_notifier);
+	if (err)
+		goto disable_soe;
+
+	eth->soe = soe;
+
+	rtnl_lock();
+	airoha_soe_dsa_proxy_scan(true);
+	rtnl_unlock();
+
+	of_node_put(np);
+
+	return 0;
+
+disable_soe:
+	writel(0, base + AIROHA_SOE_GLB_CFG);
+	writel(0, base + AIROHA_SOE_INT_EN);
+	writel(0xffffffff, base + AIROHA_SOE_INT_STS);
+put_node:
+	of_node_put(np);
+
+	return err;
+}
+
+void airoha_soe_deinit(struct airoha_eth *eth)
+{
+	struct airoha_soe *soe = eth->soe;
+	unsigned long flags;
+
+	if (!soe)
+		return;
+
+	eth->soe = NULL;
+
+	spin_lock_irqsave(&soe->state_lock, flags);
+	soe->dead = true;
+	spin_unlock_irqrestore(&soe->state_lock, flags);
+
+	rtnl_lock();
+	airoha_soe_dsa_proxy_scan(false);
+	rtnl_unlock();
+	unregister_netdevice_notifier(&airoha_soe_netdev_notifier);
+
+	airoha_soe_put_ref(soe);
+	wait_for_completion(&soe->released);
+
+	writel(0, soe->base + AIROHA_SOE_GLB_CFG);
+	writel(0, soe->base + AIROHA_SOE_INT_EN);
+	writel(0xffffffff, soe->base + AIROHA_SOE_INT_STS);
+}
-- 
2.53.0

