#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 10 18:36:43 2020
# Process ID: 30548
# Current directory: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/synth_1/top.vds
# Journal file: /home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30558 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:31]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1257.012 ; gain = 77.203 ; free physical = 432 ; free virtual = 45460
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/top.v:1]
	Parameter char bound to: 8'b10100011 
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:17]
	Parameter CLKS_PER_BIT bound to: 870 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
	Parameter s_CLEANUP bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (1#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.v:17]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/debouncer.v:1]
WARNING: [Synth 8-350] instance 'debouncer_enable' of module 'debouncer' requires 5 connections, but only 4 given [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/top.v:27]
WARNING: [Synth 8-3848] Net ar in module/entity top does not have driver. [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/top.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.137 ; gain = 105.328 ; free physical = 387 ; free virtual = 45416
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.137 ; gain = 105.328 ; free physical = 385 ; free virtual = 45414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1285.137 ; gain = 105.328 ; free physical = 385 ; free virtual = 45414
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/pynq-z2_v1.0.xdc]
Finished Parsing XDC File [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/pynq-z2_v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/pynq-z2_v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.121 ; gain = 0.000 ; free physical = 217 ; free virtual = 45245
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 296 ; free virtual = 45323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 296 ; free virtual = 45323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 298 ; free virtual = 45325
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "o_Tx_Serial" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_SM_Main" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:01:04 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 288 ; free virtual = 45316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 8     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[7]' (FDE) to 'uart_tx/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[6]' (FDE) to 'uart_tx/r_Tx_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[5]' (FDE) to 'uart_tx/r_Tx_Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[4]' (FDE) to 'uart_tx/r_Tx_Data_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[3]' (FDE) to 'uart_tx/r_Tx_Data_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/r_Tx_Data_reg[2] )
INFO: [Synth 8-3886] merging instance 'uart_tx/r_Tx_Data_reg[1]' (FDE) to 'uart_tx/r_Tx_Data_reg[0]'
WARNING: [Synth 8-3332] Sequential element (uart_tx/r_Tx_Data_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:05 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 278 ; free virtual = 45307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:24 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 224 ; free virtual = 45156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 246 ; free virtual = 45153
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 245 ; free virtual = 45152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 224 ; free virtual = 45131
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     6|
|5     |LUT3   |     6|
|6     |LUT4   |    12|
|7     |LUT5   |     9|
|8     |LUT6   |    10|
|9     |FDRE   |    40|
|10    |IBUF   |     2|
|11    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |    98|
|2     |  debouncer_enable |debouncer |    34|
|3     |  uart_tx          |uart_tx   |    56|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.121 ; gain = 455.312 ; free physical = 223 ; free virtual = 45130
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1635.121 ; gain = 105.328 ; free physical = 278 ; free virtual = 45185
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:26 . Memory (MB): peak = 1635.129 ; gain = 455.312 ; free physical = 278 ; free virtual = 45185
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 1635.129 ; gain = 455.492 ; free physical = 278 ; free virtual = 45115
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Desktop/REPO/github/cpantel/accelerator_with_hardware_malware/uart_tx/uart_tx.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1659.133 ; gain = 0.000 ; free physical = 259 ; free virtual = 45095
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 18:38:24 2020...
