<?xml version="1.0" encoding="UTF-8"?>
<Module name="y8960cartridge_tangprimer25k" Register="6" Alu="123" Lut="50" T_Register="9764(6)" T_Alu="890(123)" T_Lut="6603(50)" T_MULTALU27X18="4(0)" T_MULTADDALU12X12="4(0)" T_Bsram="8(0)">
 <SubModule name="u_msx_slot" Register="68" Lut="25" T_Register="68(68)" T_Lut="25(25)"/>
 <SubModule name="u_msx_timer" Register="32" Lut="120" T_Register="224(32)" T_Lut="669(120)">
  <SubModule name="u_msx_timer_core0" Register="48" Lut="145" T_Register="48(48)" T_Lut="145(145)"/>
  <SubModule name="u_msx_timer_core1" Register="48" Lut="146" T_Register="48(48)" T_Lut="146(146)"/>
  <SubModule name="u_msx_timer_core2" Register="48" Lut="134" T_Register="48(48)" T_Lut="134(134)"/>
  <SubModule name="u_msx_timer_core3" Register="48" Lut="124" T_Register="48(48)" T_Lut="124(124)"/>
 </SubModule>
 <SubModule name="u_dual_opl2" Register="33" Lut="2" T_Register="4082(33)" T_Alu="314(0)" T_Lut="1909(2)" T_MULTALU27X18="2(0)" T_Bsram="4(0)">
  <SubModule name="u_opl2_0" T_Register="2026(0)" T_Alu="157(0)" T_Lut="956(0)" T_MULTALU27X18="1(0)" T_Bsram="2(0)">
   <SubModule name="u_base" Lut="2" T_Register="2026(0)" T_Alu="157(0)" T_Lut="956(2)" T_MULTALU27X18="1(0)" T_Bsram="2(0)">
    <SubModule name="u_mmr" Register="64" Lut="43" T_Register="914(64)" T_Alu="3(0)" T_Lut="267(43)">
     <SubModule name="u_div" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
     <SubModule name="u_reg" Register="3" Alu="3" Lut="7" T_Register="847(3)" T_Alu="3(3)" T_Lut="222(7)">
      <SubModule name="u_slot_cnt" Register="24" Lut="11" T_Register="24(24)" T_Lut="11(11)"/>
      <SubModule name="u_csr" Lut="34" T_Register="612(0)" T_Lut="34(34)">
       <SubModule name="u_regch" Register="612" T_Register="612(612)"/>
      </SubModule>
      <SubModule name="u_reg_ch" Register="208" Lut="170" T_Register="208(208)" T_Lut="170(170)"/>
     </SubModule>
    </SubModule>
    <SubModule name="u_timers" T_Register="24(0)" T_Lut="47(0)">
     <SubModule name="timer_A" Register="12" Lut="23" T_Register="12(12)" T_Lut="23(23)"/>
     <SubModule name="timer_B" Register="12" Lut="24" T_Register="12(12)" T_Lut="24(24)"/>
    </SubModule>
    <SubModule name="u_lfo" Register="30" Lut="29" T_Register="30(30)" T_Lut="29(29)"/>
    <SubModule name="u_pg" Register="26" Lut="2" T_Register="411(26)" T_Alu="30(0)" T_Lut="104(2)" T_MULTALU27X18="1(0)">
     <SubModule name="u_noise" Register="23" Lut="8" T_Register="23(23)" T_Lut="8(8)"/>
     <SubModule name="u_comb" T_Alu="30(0)" T_Lut="94(0)" T_MULTALU27X18="1(0)">
      <SubModule name="u_pm" Lut="11" T_Lut="11(11)"/>
      <SubModule name="u_inc" Alu="12" Lut="39" T_Alu="12(12)" T_Lut="39(39)"/>
      <SubModule name="u_sum" Alu="18" Lut="24" MULTALU27X18="1" T_Alu="18(18)" T_Lut="24(24)" T_MULTALU27X18="1(1)"/>
      <SubModule name="u_rhy" Lut="20" T_Lut="20(20)"/>
     </SubModule>
     <SubModule name="u_phsh" Register="342" T_Register="342(342)"/>
     <SubModule name="u_pad" Register="20" T_Register="20(20)"/>
    </SubModule>
    <SubModule name="u_eg" Register="55" Lut="1" T_Register="327(55)" T_Alu="74(0)" T_Lut="218(1)">
     <SubModule name="u_egcnt" Register="14" Alu="13" Lut="1" T_Register="14(14)" T_Alu="13(13)" T_Lut="1(1)"/>
     <SubModule name="u_comb" T_Alu="61(0)" T_Lut="216(0)">
      <SubModule name="u_ctrl" Alu="4" Lut="24" T_Alu="4(4)" T_Lut="24(24)"/>
      <SubModule name="u_step" Alu="5" Lut="82" T_Alu="5(5)" T_Lut="82(82)"/>
      <SubModule name="u_pure" Alu="20" Lut="76" T_Alu="20(20)" T_Lut="76(76)"/>
      <SubModule name="u_final" Alu="32" Lut="34" T_Alu="32(32)" T_Lut="34(34)"/>
     </SubModule>
     <SubModule name="u_cntsh" Register="18" T_Register="18(18)"/>
     <SubModule name="u_fnumsh" Register="12" T_Register="12(12)"/>
     <SubModule name="u_blocksh" Register="6" T_Register="6(6)"/>
     <SubModule name="u_egsh" Register="150" T_Register="150(150)"/>
     <SubModule name="u_egstate" Register="54" T_Register="54(54)"/>
     <SubModule name="u_konsh" Register="18" T_Register="18(18)"/>
    </SubModule>
    <SubModule name="u_op" Register="20" Alu="33" Lut="240" T_Register="287(20)" T_Alu="33(33)" T_Lut="240(240)" T_Bsram="2(0)">
     <SubModule name="u_delay" Register="27" T_Register="27(27)"/>
     <SubModule name="u_condly" Register="6" T_Register="6(6)"/>
     <SubModule name="u_csr0" Register="78" T_Register="78(78)"/>
     <SubModule name="u_csr1" Register="78" T_Register="78(78)"/>
     <SubModule name="u_csr2" Register="78" T_Register="78(78)"/>
     <SubModule name="u_logsin" Bsram="1" T_Bsram="1(1)"/>
     <SubModule name="u_exprom" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="u_acc" T_Register="33(0)" T_Alu="17(0)" T_Lut="49(0)">
     <SubModule name="u_acc" Register="33" Alu="17" Lut="49" T_Register="33(33)" T_Alu="17(17)" T_Lut="49(49)"/>
    </SubModule>
   </SubModule>
  </SubModule>
  <SubModule name="u_opl2_1" T_Register="2023(0)" T_Alu="157(0)" T_Lut="951(0)" T_MULTALU27X18="1(0)" T_Bsram="2(0)">
   <SubModule name="u_base" Lut="2" T_Register="2023(0)" T_Alu="157(0)" T_Lut="951(2)" T_MULTALU27X18="1(0)" T_Bsram="2(0)">
    <SubModule name="u_mmr" Register="64" Lut="40" T_Register="911(64)" T_Alu="3(0)" T_Lut="261(40)">
     <SubModule name="u_div" Lut="1" T_Lut="1(1)"/>
     <SubModule name="u_reg" Register="3" Alu="3" Lut="7" T_Register="847(3)" T_Alu="3(3)" T_Lut="220(7)">
      <SubModule name="u_slot_cnt" Register="24" Lut="11" T_Register="24(24)" T_Lut="11(11)"/>
      <SubModule name="u_csr" Lut="34" T_Register="612(0)" T_Lut="35(34)">
       <SubModule name="u_regch" Register="612" Lut="1" T_Register="612(612)" T_Lut="1(1)"/>
      </SubModule>
      <SubModule name="u_reg_ch" Register="208" Lut="167" T_Register="208(208)" T_Lut="167(167)"/>
     </SubModule>
    </SubModule>
    <SubModule name="u_timers" T_Register="24(0)" T_Lut="47(0)">
     <SubModule name="timer_A" Register="12" Lut="23" T_Register="12(12)" T_Lut="23(23)"/>
     <SubModule name="timer_B" Register="12" Lut="24" T_Register="12(12)" T_Lut="24(24)"/>
    </SubModule>
    <SubModule name="u_lfo" Register="30" Lut="29" T_Register="30(30)" T_Lut="29(29)"/>
    <SubModule name="u_pg" Register="26" Lut="2" T_Register="411(26)" T_Alu="30(0)" T_Lut="104(2)" T_MULTALU27X18="1(0)">
     <SubModule name="u_noise" Register="23" Lut="8" T_Register="23(23)" T_Lut="8(8)"/>
     <SubModule name="u_comb" T_Alu="30(0)" T_Lut="94(0)" T_MULTALU27X18="1(0)">
      <SubModule name="u_pm" Lut="11" T_Lut="11(11)"/>
      <SubModule name="u_inc" Alu="12" Lut="39" T_Alu="12(12)" T_Lut="39(39)"/>
      <SubModule name="u_sum" Alu="18" Lut="24" MULTALU27X18="1" T_Alu="18(18)" T_Lut="24(24)" T_MULTALU27X18="1(1)"/>
      <SubModule name="u_rhy" Lut="20" T_Lut="20(20)"/>
     </SubModule>
     <SubModule name="u_phsh" Register="342" T_Register="342(342)"/>
     <SubModule name="u_pad" Register="20" T_Register="20(20)"/>
    </SubModule>
    <SubModule name="u_eg" Register="55" Lut="1" T_Register="327(55)" T_Alu="74(0)" T_Lut="219(1)">
     <SubModule name="u_egcnt" Register="14" Alu="13" Lut="1" T_Register="14(14)" T_Alu="13(13)" T_Lut="1(1)"/>
     <SubModule name="u_comb" T_Alu="61(0)" T_Lut="217(0)">
      <SubModule name="u_ctrl" Alu="4" Lut="24" T_Alu="4(4)" T_Lut="24(24)"/>
      <SubModule name="u_step" Alu="5" Lut="82" T_Alu="5(5)" T_Lut="82(82)"/>
      <SubModule name="u_pure" Alu="20" Lut="77" T_Alu="20(20)" T_Lut="77(77)"/>
      <SubModule name="u_final" Alu="32" Lut="34" T_Alu="32(32)" T_Lut="34(34)"/>
     </SubModule>
     <SubModule name="u_cntsh" Register="18" T_Register="18(18)"/>
     <SubModule name="u_fnumsh" Register="12" T_Register="12(12)"/>
     <SubModule name="u_blocksh" Register="6" T_Register="6(6)"/>
     <SubModule name="u_egsh" Register="150" T_Register="150(150)"/>
     <SubModule name="u_egstate" Register="54" T_Register="54(54)"/>
     <SubModule name="u_konsh" Register="18" T_Register="18(18)"/>
    </SubModule>
    <SubModule name="u_op" Register="20" Alu="33" Lut="240" T_Register="287(20)" T_Alu="33(33)" T_Lut="240(240)" T_Bsram="2(0)">
     <SubModule name="u_delay" Register="27" T_Register="27(27)"/>
     <SubModule name="u_condly" Register="6" T_Register="6(6)"/>
     <SubModule name="u_csr0" Register="78" T_Register="78(78)"/>
     <SubModule name="u_csr1" Register="78" T_Register="78(78)"/>
     <SubModule name="u_csr2" Register="78" T_Register="78(78)"/>
     <SubModule name="u_logsin" Bsram="1" T_Bsram="1(1)"/>
     <SubModule name="u_exprom" Bsram="1" T_Bsram="1(1)"/>
    </SubModule>
    <SubModule name="u_acc" T_Register="33(0)" T_Alu="17(0)" T_Lut="49(0)">
     <SubModule name="u_acc" Register="33" Alu="17" Lut="49" T_Register="33(33)" T_Alu="17(17)" T_Lut="49(49)"/>
    </SubModule>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_dual_opll" Lut="7" T_Register="3138(0)" T_Alu="276(0)" T_Lut="1842(7)" T_MULTALU27X18="2(0)" T_MULTADDALU12X12="4(0)" T_Bsram="4(0)">
  <SubModule name="u_ikaopll0" T_Register="1575(0)" T_Alu="138(0)" T_Lut="921(0)" T_MULTALU27X18="1(0)" T_MULTADDALU12X12="2(0)" T_Bsram="2(0)">
   <SubModule name="u_TIMINGGEN" Register="14" Lut="22" T_Register="14(14)" T_Lut="22(22)"/>
   <SubModule name="u_REG" Register="149" Alu="8" Lut="76" T_Register="371(149)" T_Alu="8(8)" T_Lut="170(76)" T_Bsram="2(0)">
    <SubModule name="u_sync_addrreg" Register="3" Lut="4" T_Register="3(3)" T_Lut="4(4)"/>
    <SubModule name="u_sync_datareg" Register="3" Lut="3" T_Register="3(3)" T_Lut="3(3)"/>
    <SubModule name="u_fnum_lsbs" Lut="26" T_Register="72(0)" T_Lut="26(26)">
     <SubModule name="u_d9reg" Register="72" T_Register="72(72)"/>
    </SubModule>
    <SubModule name="u_fnum_msb" Lut="4" T_Register="9(0)" T_Lut="4(4)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_block" Lut="9" T_Register="27(0)" T_Lut="9(9)">
     <SubModule name="u_d9reg" Register="27" T_Register="27(27)"/>
    </SubModule>
    <SubModule name="u_kon" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_susen" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_vol" Lut="13" T_Register="36(0)" T_Lut="13(13)">
     <SubModule name="u_d9reg" Register="36" T_Register="36(36)"/>
    </SubModule>
    <SubModule name="u_inst" Lut="12" T_Register="36(0)" T_Lut="12(12)">
     <SubModule name="u_d9reg" Register="36" T_Register="36(36)"/>
    </SubModule>
    <SubModule name="u_bank" Lut="8" T_Register="18(0)" T_Lut="8(8)">
     <SubModule name="u_d9reg" Register="18" T_Register="18(18)"/>
    </SubModule>
    <SubModule name="u_instrom" Lut="13" Bsram="2" T_Lut="13(13)" T_Bsram="2(2)"/>
   </SubModule>
   <SubModule name="u_LFO" Register="30" Alu="5" Lut="29" T_Register="30(30)" T_Alu="5(5)" T_Lut="29(29)"/>
   <SubModule name="u_PG" Register="143" Alu="32" Lut="93" MULTALU27X18="1" T_Register="428(143)" T_Alu="32(32)" T_Lut="93(93)" T_MULTALU27X18="1(1)">
    <SubModule name="u_cyc4r_cyc18r_phase_sr" Register="285" T_Register="285(285)"/>
   </SubModule>
   <SubModule name="u_EG" Register="119" Alu="41" Lut="171" T_Register="274(119)" T_Alu="41(41)" T_Lut="171(171)">
    <SubModule name="u_cyc2r_cyc19r_envstatreg" Register="36" T_Register="36(36)"/>
    <SubModule name="u_cyc3r_cyc19r_attnlvreg" Register="119" T_Register="119(119)"/>
   </SubModule>
   <SubModule name="u_OP" Register="60" Alu="52" Lut="197" T_Register="366(60)" T_Alu="52(52)" T_Lut="364(197)">
    <SubModule name="u_cyc19c_logsinrom" Register="46" Lut="86" T_Register="46(46)" T_Lut="86(86)"/>
    <SubModule name="u_cyc20c_exprom" Register="44" Lut="81" T_Register="44(44)" T_Lut="81(81)"/>
    <SubModule name="u_op_z_reg" Register="108" T_Register="108(108)"/>
    <SubModule name="u_op_zz_reg" Register="108" T_Register="108(108)"/>
   </SubModule>
   <SubModule name="u_DAC" Register="47" Lut="71" MULTADDALU12X12="2" T_Register="92(47)" T_Lut="72(71)" T_MULTADDALU12X12="2(2)">
    <SubModule name="u_percussion_sr" Register="45" Lut="1" T_Register="45(45)" T_Lut="1(1)"/>
   </SubModule>
  </SubModule>
  <SubModule name="u_ikaopll1" T_Register="1563(0)" T_Alu="138(0)" T_Lut="914(0)" T_MULTALU27X18="1(0)" T_MULTADDALU12X12="2(0)" T_Bsram="2(0)">
   <SubModule name="u_TIMINGGEN" Register="20" Lut="18" T_Register="20(20)" T_Lut="18(18)"/>
   <SubModule name="u_REG" Register="131" Alu="8" Lut="76" T_Register="353(131)" T_Alu="8(8)" T_Lut="167(76)" T_Bsram="2(0)">
    <SubModule name="u_sync_addrreg" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="u_sync_datareg" Register="3" Lut="2" T_Register="3(3)" T_Lut="2(2)"/>
    <SubModule name="u_fnum_lsbs" Lut="26" T_Register="72(0)" T_Lut="26(26)">
     <SubModule name="u_d9reg" Register="72" T_Register="72(72)"/>
    </SubModule>
    <SubModule name="u_fnum_msb" Lut="4" T_Register="9(0)" T_Lut="4(4)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_block" Lut="9" T_Register="27(0)" T_Lut="9(9)">
     <SubModule name="u_d9reg" Register="27" T_Register="27(27)"/>
    </SubModule>
    <SubModule name="u_kon" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_susen" Lut="1" T_Register="9(0)" T_Lut="1(1)">
     <SubModule name="u_d9reg" Register="9" T_Register="9(9)"/>
    </SubModule>
    <SubModule name="u_vol" Lut="13" T_Register="36(0)" T_Lut="13(13)">
     <SubModule name="u_d9reg" Register="36" T_Register="36(36)"/>
    </SubModule>
    <SubModule name="u_inst" Lut="12" T_Register="36(0)" T_Lut="12(12)">
     <SubModule name="u_d9reg" Register="36" T_Register="36(36)"/>
    </SubModule>
    <SubModule name="u_bank" Lut="8" T_Register="18(0)" T_Lut="8(8)">
     <SubModule name="u_d9reg" Register="18" T_Register="18(18)"/>
    </SubModule>
    <SubModule name="u_instrom" Lut="13" Bsram="2" T_Lut="13(13)" T_Bsram="2(2)"/>
   </SubModule>
   <SubModule name="u_LFO" Register="30" Alu="5" Lut="29" T_Register="30(30)" T_Alu="5(5)" T_Lut="29(29)"/>
   <SubModule name="u_PG" Register="143" Alu="32" Lut="93" MULTALU27X18="1" T_Register="428(143)" T_Alu="32(32)" T_Lut="93(93)" T_MULTALU27X18="1(1)">
    <SubModule name="u_cyc4r_cyc18r_phase_sr" Register="285" T_Register="285(285)"/>
   </SubModule>
   <SubModule name="u_EG" Register="119" Alu="41" Lut="171" T_Register="274(119)" T_Alu="41(41)" T_Lut="171(171)">
    <SubModule name="u_cyc2r_cyc19r_envstatreg" Register="36" T_Register="36(36)"/>
    <SubModule name="u_cyc3r_cyc19r_attnlvreg" Register="119" T_Register="119(119)"/>
   </SubModule>
   <SubModule name="u_OP" Register="60" Alu="52" Lut="197" T_Register="366(60)" T_Alu="52(52)" T_Lut="363(197)">
    <SubModule name="u_cyc19c_logsinrom" Register="46" Lut="86" T_Register="46(46)" T_Lut="86(86)"/>
    <SubModule name="u_cyc20c_exprom" Register="44" Lut="80" T_Register="44(44)" T_Lut="80(80)"/>
    <SubModule name="u_op_z_reg" Register="108" T_Register="108(108)"/>
    <SubModule name="u_op_zz_reg" Register="108" T_Register="108(108)"/>
   </SubModule>
   <SubModule name="u_DAC" Register="47" Lut="72" MULTADDALU12X12="2" T_Register="92(47)" T_Lut="73(72)" T_MULTADDALU12X12="2(2)">
    <SubModule name="u_percussion_sr" Register="45" Lut="1" T_Register="45(45)" T_Lut="1(1)"/>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_dual_ssg" T_Register="413(0)" T_Alu="22(0)" T_Lut="575(0)">
  <SubModule name="ssg_core0" Register="208" Alu="11" Lut="275" T_Register="208(208)" T_Alu="11(11)" T_Lut="275(275)"/>
  <SubModule name="ssg_core1" Register="205" Alu="11" Lut="300" T_Register="205(205)" T_Alu="11(11)" T_Lut="300(300)"/>
 </SubModule>
 <SubModule name="u_scc" T_Register="1475(0)" T_Alu="69(0)" T_Lut="1139(0)">
  <SubModule name="u_ikascc" Register="2" Lut="1" T_Register="1475(2)" T_Alu="69(0)" T_Lut="1139(1)">
   <SubModule name="IKASCC_SYNC_MODE.u_vrc_s_main" Register="26" Lut="9" T_Register="26(26)" T_Lut="9(9)"/>
   <SubModule name="IKASCC_SYNC_MODE.u_player_main" Register="42" Alu="44" Lut="53" T_Register="1447(42)" T_Alu="69(44)" T_Lut="1129(53)">
    <SubModule name="u_mem_ch1" Register="272" Lut="176" T_Register="272(272)" T_Lut="176(176)"/>
    <SubModule name="u_ctrl_ch1" Register="44" Alu="5" Lut="33" T_Register="65(44)" T_Alu="5(5)" T_Lut="81(33)">
     <SubModule name="u_cyccntr" Register="4" Lut="4" T_Register="4(4)" T_Lut="4(4)"/>
     <SubModule name="u_fraccntr_a" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_b" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_c" Register="4" Lut="13" T_Register="4(4)" T_Lut="13(13)"/>
     <SubModule name="u_intcntr" Register="5" Lut="9" T_Register="5(5)" T_Lut="9(9)"/>
    </SubModule>
    <SubModule name="u_mem_ch2" Register="272" Lut="175" T_Register="272(272)" T_Lut="175(175)"/>
    <SubModule name="u_ctrl_ch2" Register="42" Alu="5" Lut="26" T_Register="63(42)" T_Alu="5(5)" T_Lut="72(26)">
     <SubModule name="u_cyccntr" Register="4" Lut="4" T_Register="4(4)" T_Lut="4(4)"/>
     <SubModule name="u_fraccntr_a" Register="4" Lut="10" T_Register="4(4)" T_Lut="10(10)"/>
     <SubModule name="u_fraccntr_b" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_c" Register="4" Lut="13" T_Register="4(4)" T_Lut="13(13)"/>
     <SubModule name="u_intcntr" Register="5" Lut="8" T_Register="5(5)" T_Lut="8(8)"/>
    </SubModule>
    <SubModule name="u_mem_ch3" Register="272" Lut="175" T_Register="272(272)" T_Lut="175(175)"/>
    <SubModule name="u_ctrl_ch3" Register="42" Alu="5" Lut="27" T_Register="63(42)" T_Alu="5(5)" T_Lut="75(27)">
     <SubModule name="u_cyccntr" Register="4" Lut="4" T_Register="4(4)" T_Lut="4(4)"/>
     <SubModule name="u_fraccntr_a" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_b" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_c" Register="4" Lut="14" T_Register="4(4)" T_Lut="14(14)"/>
     <SubModule name="u_intcntr" Register="5" Lut="8" T_Register="5(5)" T_Lut="8(8)"/>
    </SubModule>
    <SubModule name="u_mem_ch45" Register="272" Lut="173" T_Register="272(272)" T_Lut="173(173)"/>
    <SubModule name="u_ctrl_ch4" Register="42" Alu="5" Lut="28" T_Register="63(42)" T_Alu="5(5)" T_Lut="75(28)">
     <SubModule name="u_cyccntr" Register="4" Lut="4" T_Register="4(4)" T_Lut="4(4)"/>
     <SubModule name="u_fraccntr_a" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_b" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_c" Register="4" Lut="13" T_Register="4(4)" T_Lut="13(13)"/>
     <SubModule name="u_intcntr" Register="5" Lut="8" T_Register="5(5)" T_Lut="8(8)"/>
    </SubModule>
    <SubModule name="u_ctrl_ch5" Register="42" Alu="5" Lut="27" T_Register="63(42)" T_Alu="5(5)" T_Lut="74(27)">
     <SubModule name="u_cyccntr" Register="4" Lut="4" T_Register="4(4)" T_Lut="4(4)"/>
     <SubModule name="u_fraccntr_a" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_b" Register="4" Lut="11" T_Register="4(4)" T_Lut="11(11)"/>
     <SubModule name="u_fraccntr_c" Register="4" Lut="13" T_Register="4(4)" T_Lut="13(13)"/>
     <SubModule name="u_intcntr" Register="5" Lut="8" T_Register="5(5)" T_Lut="8(8)"/>
    </SubModule>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_dcsg" Lut="3" T_Register="332(0)" T_Alu="86(0)" T_Lut="359(3)">
  <SubModule name="u_sn76489_0" Register="167" Alu="43" Lut="183" T_Register="167(167)" T_Alu="43(43)" T_Lut="183(183)"/>
  <SubModule name="u_sn76489_1" Register="165" Alu="43" Lut="173" T_Register="165(165)" T_Alu="43(43)" T_Lut="173(173)"/>
 </SubModule>
 <SubModule name="u_i2s" Register="26" Lut="35" T_Register="26(26)" T_Lut="35(35)"/>
</Module>
