<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgatest.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vgatest.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="vgatest.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vgatest.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vgatest.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vgatest.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgatest.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="vgatest.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="vgatest.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="vgatest.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="vgatest.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="vgatest.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="vgatest.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="vgatest.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgatest.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vgatest.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="vgatest.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="vgatest.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="vgatest.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vgatest.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="vgatest.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vgatest.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgatest_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="vgatest_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgatest_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="vgatest_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="vgatest_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="vgatest_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgatest_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgatest_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="vgatest_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="vgatest_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgatest_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vgatest_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="vgatest_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="vgatest_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vgatest_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7017837361482853113" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-169058977269379321" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6094095551513917893" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6080340526466663008" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443030455" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1324791815867715119" xil_pn:start_ts="1443030455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443042027" xil_pn:in_ck="7255226920877483" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1029158527902754087" xil_pn:start_ts="1443041954">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="vgatest.lso"/>
      <outfile xil_pn:name="vgatest.ngc"/>
      <outfile xil_pn:name="vgatest.ngr"/>
      <outfile xil_pn:name="vgatest.prj"/>
      <outfile xil_pn:name="vgatest.stx"/>
      <outfile xil_pn:name="vgatest.syr"/>
      <outfile xil_pn:name="vgatest.xst"/>
      <outfile xil_pn:name="vgatest_vhdl.prj"/>
      <outfile xil_pn:name="vgatest_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442938244" xil_pn:in_ck="-4016371201202053460" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3005593643102711401" xil_pn:start_ts="1442938243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1443042055" xil_pn:in_ck="-5416898732162367312" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6077424780244270538" xil_pn:start_ts="1443042027">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="vgatest.bld"/>
      <outfile xil_pn:name="vgatest.ngd"/>
      <outfile xil_pn:name="vgatest_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1443042086" xil_pn:in_ck="-5416898732162367311" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7002665599540990466" xil_pn:start_ts="1443042055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="vgatest.pcf"/>
      <outfile xil_pn:name="vgatest_map.map"/>
      <outfile xil_pn:name="vgatest_map.mrp"/>
      <outfile xil_pn:name="vgatest_map.ncd"/>
      <outfile xil_pn:name="vgatest_map.ngm"/>
      <outfile xil_pn:name="vgatest_map.xrpt"/>
      <outfile xil_pn:name="vgatest_summary.xml"/>
      <outfile xil_pn:name="vgatest_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1443042241" xil_pn:in_ck="-9124649583498330038" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1394888063118669137" xil_pn:start_ts="1443042086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="vgatest.ncd"/>
      <outfile xil_pn:name="vgatest.pad"/>
      <outfile xil_pn:name="vgatest.par"/>
      <outfile xil_pn:name="vgatest.ptwx"/>
      <outfile xil_pn:name="vgatest.unroutes"/>
      <outfile xil_pn:name="vgatest.xpi"/>
      <outfile xil_pn:name="vgatest_pad.csv"/>
      <outfile xil_pn:name="vgatest_pad.txt"/>
      <outfile xil_pn:name="vgatest_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1443042340" xil_pn:in_ck="185648203608139009" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1443042241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vgatest.bgn"/>
      <outfile xil_pn:name="vgatest.bit"/>
      <outfile xil_pn:name="vgatest.drc"/>
      <outfile xil_pn:name="vgatest.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1443036475" xil_pn:in_ck="185648203608126155" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1443036472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1443042241" xil_pn:in_ck="-5416898732162367443" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1443042227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="vgatest.twr"/>
      <outfile xil_pn:name="vgatest.twx"/>
    </transform>
  </transforms>

</generated_project>
