Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simulare_virgula_mobila_behav xil_defaultlib.simulare_virgula_mobila xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg1_exps
Compiling module xil_defaultlib.reg1_mantise
Compiling module xil_defaultlib.get_op
Compiling module xil_defaultlib.mod1_comp_exp
Compiling module xil_defaultlib.mod7_concat
Compiling module xil_defaultlib.transfer_op
Compiling module xil_defaultlib.reg4_mantise
Compiling module xil_defaultlib.mod2_alege_exp
Compiling module xil_defaultlib.mod4_alin_mantise
Compiling module xil_defaultlib.reg1_exp
Compiling module xil_defaultlib.mod5_add_diff_mantise
Compiling module xil_defaultlib.reg2_exp
Compiling module xil_defaultlib.reg2_mantisa
Compiling module xil_defaultlib.mod6_norm
Compiling module xil_defaultlib.mod3_adj_exp
Compiling module xil_defaultlib.reg3_mantisa
Compiling module xil_defaultlib.ad_sc_virgula_mobila
Compiling module xil_defaultlib.simulare_virgula_mobila
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare_virgula_mobila_behav
