{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484958365638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484958365639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 16:26:05 2017 " "Processing started: Fri Jan 20 16:26:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484958365639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958365639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta exOnePointTwo -c exOnePointTwo " "Command: quartus_sta exOnePointTwo -c exOnePointTwo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958365639 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958365792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958366844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958366884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958366884 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1484958367982 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958367982 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368120 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368136 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368165 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368166 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368166 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368166 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368166 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368167 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368167 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368167 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 20 VGA_CLK port " "Ignored filter at DE1_SoC.sdc(20): VGA_CLK could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368167 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 20 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(20): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\] " "create_clock -period \"25.18 MHz\" -name clk_vga \[get_ports VGA_CLK\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368167 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368167 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1484958368169 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1484958368169 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -phase -54.00 -duty_cycle 50.00 -name \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1484958368169 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368170 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368176 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368176 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368177 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368177 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368177 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368178 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 VGA_R* port " "Ignored filter at DE1_SoC.sdc(87): VGA_R* could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 87 clk_vga clock " "Ignored filter at DE1_SoC.sdc(87): clk_vga could not be matched with a clock" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\] " "set_output_delay -max -clock clk_vga 0.220 \[get_ports VGA_R*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368180 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(87): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\] " "set_output_delay -min -clock clk_vga -1.506 \[get_ports VGA_R*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368180 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(88): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 89 VGA_G* port " "Ignored filter at DE1_SoC.sdc(89): VGA_G* could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\] " "set_output_delay -max -clock clk_vga 0.212 \[get_ports VGA_G*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368180 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(89): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_G*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368181 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(90): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 91 VGA_B* port " "Ignored filter at DE1_SoC.sdc(91): VGA_B* could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\] " "set_output_delay -max -clock clk_vga 0.264 \[get_ports VGA_B*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368181 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(91): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\] " "set_output_delay -min -clock clk_vga -1.519 \[get_ports VGA_B*\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368181 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(92): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368182 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1484958368182 ""}  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument -clock is not an object ID" {  } { { "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" "" { Text "/home/erik/School/cpen391/g15/exercises/ex1.2/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368182 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958368211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958368211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958368211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958368211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958368211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368390 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958368393 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958368407 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484958368759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.849 " "Worst-case setup slack is -2.849" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.849             -98.303 clk_dram  " "   -2.849             -98.303 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.952               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.952               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.132               0.000 altera_reserved_tck  " "   12.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.414 " "Worst-case hold slack is -3.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.414             -52.689 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.414             -52.689 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 altera_reserved_tck  " "    0.116               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.611               0.000 clk_dram  " "    8.611               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.765 " "Worst-case recovery slack is 13.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.765               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.765               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.016               0.000 altera_reserved_tck  " "   15.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.263 " "Worst-case removal slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.263               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032               0.000 altera_reserved_tck  " "    1.032               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.763               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.763               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.841               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.841               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.900               0.000 CLOCK_50  " "    9.900               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.824               0.000 altera_reserved_tck  " "   15.824               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958368869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.525 ns " "Worst Case Available Settling Time: 18.525 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958368911 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368911 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958368915 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958368973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958383346 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958383693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958383693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958383693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958383693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958383693 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958383693 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958383843 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484958384058 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.724 " "Worst-case setup slack is -2.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.724             -93.757 clk_dram  " "   -2.724             -93.757 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.132               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.132               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.231               0.000 altera_reserved_tck  " "   12.231               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.721 " "Worst-case hold slack is -3.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.721             -57.581 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.721             -57.581 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 altera_reserved_tck  " "    0.105               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.560               0.000 clk_dram  " "    8.560               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.041 " "Worst-case recovery slack is 14.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.041               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   14.041               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.075               0.000 altera_reserved_tck  " "   15.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.184 " "Worst-case removal slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.184               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.972               0.000 altera_reserved_tck  " "    0.972               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.746               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.746               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.812               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.812               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 CLOCK_50  " "    9.926               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.834               0.000 altera_reserved_tck  " "   15.834               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958384182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384182 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.529 ns " "Worst Case Available Settling Time: 18.529 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958384213 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384213 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958384217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958384463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399042 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958399398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958399398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958399398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958399398 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958399398 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399398 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.769 " "Worst-case setup slack is 1.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.769               0.000 clk_dram  " "    1.769               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.932               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.932               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.100               0.000 altera_reserved_tck  " "   14.100               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484958399674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.534 " "Worst-case hold slack is -1.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.534             -23.291 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.534             -23.291 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.758               0.000 clk_dram  " "    4.758               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.776 " "Worst-case recovery slack is 15.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.776               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.776               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.902               0.000 altera_reserved_tck  " "   15.902               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.220 " "Worst-case removal slack is 0.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.220               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 altera_reserved_tck  " "    0.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.885               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.885               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 CLOCK_50  " "    9.643               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.909               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.909               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.799               0.000 altera_reserved_tck  " "   15.799               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958399722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399722 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.100 ns " "Worst Case Available Settling Time: 19.100 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958399758 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958399758 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1484958399762 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958400205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958400205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958400205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958400205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: NiosII\|nios2_qsys_0\|the_nios_system_nios2_qsys_0_nios2_oci\|the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: nios_system:NiosII\|nios_system_nios2_qsys_0:nios2_qsys_0\|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci\|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem\|nios_system_nios2_qsys_0_ociram_sp_ram_module:nios_system_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2sf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1484958400205 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.060 " "Worst-case setup slack is 2.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.060               0.000 clk_dram  " "    2.060               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.427               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.427               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.392               0.000 altera_reserved_tck  " "   14.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1484958400487 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.984 " "Worst-case hold slack is -1.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984             -30.486 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.984             -30.486 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 altera_reserved_tck  " "    0.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.534               0.000 clk_dram  " "    4.534               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.000 " "Worst-case recovery slack is 16.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 altera_reserved_tck  " "   16.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.291               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.291               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.143 " "Worst-case removal slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.000 " "Worst-case minimum pulse width slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.883               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.883               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.632               0.000 CLOCK_50  " "    9.632               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.906               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.906               0.000 NiosII\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.811               0.000 altera_reserved_tck  " "   15.811               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1484958400523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400523 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 17 synchronizer chains. " "Report Metastability: Found 17 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 17 " "Number of Synchronizer Chains Found: 17" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.706" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.162 ns " "Worst Case Available Settling Time: 19.162 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1484958400554 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958400554 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958402513 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958402514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 52 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1601 " "Peak virtual memory: 1601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484958402606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 16:26:42 2017 " "Processing ended: Fri Jan 20 16:26:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484958402606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484958402606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484958402606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1484958402606 ""}
