# 3-Week summer course on Digital IC Design

## Course Content
<b>Week-1. Introduction to Verilog HDL</b><br>
- Verilog language details<br>
- Differences between simulation and synthesis<br>
- Various modelling styles<br>
- Modelling of combinational logic<br>
- Modelling of sequential logic<br>
- FSM design
<br><b>Week-2. FPGA Design Approach</b><br>
- Introduction to FPGA design flow<br>
- Intel's Altera design tool<br>
- AMD's Vivado design tool
<br><b>Week-3. ASIC Design Approach</b><br>
- Introduction to RTL-to-GDSII design flow<br>
- ASIC design using open-source PDK<br>
- ASIC design using open-source EDA tool OpenLane<br>


# Asic_edatools
ASIC EDA Tools Installation related script file.

[Follow the instructions for the Klayout](https://github.com/dicdesign/asic_edatools/blob/main/klayout.md)

[Follow the instructions for the Icarus iverilog](https://github.com/steveicarus/iverilog)

# List of designs and their Verilog codes

[Please click me to see the list](https://github.com/dicdesign/asic_edatools/blob/main/list_verilogCodes.md)
