/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [39:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  reg [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_42z = ~(celloutsig_0_14z | celloutsig_0_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z | celloutsig_1_8z);
  assign celloutsig_0_4z = ~celloutsig_0_1z[1];
  assign celloutsig_0_26z = ~celloutsig_0_23z;
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_1z[19]) & (celloutsig_0_5z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_12z | celloutsig_0_12z) & (celloutsig_0_2z | celloutsig_0_4z));
  assign celloutsig_1_3z = { in_data[176], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } + { in_data[155:151], celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[174:163] == in_data[175:164];
  assign celloutsig_0_15z = { in_data[87:76], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_4z } == { in_data[41:34], celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_19z[6:5], celloutsig_0_26z, celloutsig_0_15z } === { celloutsig_0_22z[2:0], celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[133:111], celloutsig_1_0z } >= in_data[180:157];
  assign celloutsig_0_12z = { celloutsig_0_1z[32:29], celloutsig_0_5z } >= celloutsig_0_6z[5:1];
  assign celloutsig_1_5z = { in_data[144:140], celloutsig_1_1z } > in_data[101:96];
  assign celloutsig_0_2z = celloutsig_0_1z[14:9] > { in_data[66:63], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_4z[10:5], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_3z } <= { celloutsig_1_4z[10:4], celloutsig_1_3z, celloutsig_1_17z };
  assign celloutsig_0_7z = { celloutsig_0_6z[3:0], celloutsig_0_4z, celloutsig_0_2z } <= celloutsig_0_1z[19:14];
  assign celloutsig_0_0z = in_data[68:48] < in_data[77:57];
  assign celloutsig_0_41z = celloutsig_0_3z[6] & ~(celloutsig_0_36z);
  assign celloutsig_1_11z = celloutsig_1_7z & ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_6z & ~(celloutsig_1_9z);
  assign celloutsig_0_1z = in_data[79:40] * { in_data[48:10], celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_0z ? { in_data[31:28], 1'h1, celloutsig_0_2z, 1'h1 } : in_data[23:17];
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_9z } != { celloutsig_0_10z[12:10], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_5z } !== celloutsig_1_3z[1:0];
  assign celloutsig_0_11z = { celloutsig_0_6z[4:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z } !== { celloutsig_0_1z[22:11], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_1z[15:12] !== { celloutsig_0_16z[1:0], celloutsig_0_13z, celloutsig_0_14z };
  assign celloutsig_1_15z = ~ { celloutsig_1_3z[3:0], celloutsig_1_9z };
  assign celloutsig_0_22z = ~ { celloutsig_0_3z[4:2], celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_18z = | { celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_2z & celloutsig_0_4z;
  assign celloutsig_1_8z = ~^ in_data[187:181];
  assign celloutsig_1_1z = ^ in_data[159:150];
  assign celloutsig_0_5z = ^ { celloutsig_0_3z[5:2], celloutsig_0_4z };
  assign celloutsig_0_14z = ^ { celloutsig_0_1z[38:26], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_10z = celloutsig_0_1z[27:8] >>> { celloutsig_0_1z[23:6], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_6z[5:4], celloutsig_0_9z, celloutsig_0_11z } >>> { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_3z[8:1], celloutsig_0_11z } >>> { celloutsig_0_3z[7:1], celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_4z = in_data[189:179] ^ { in_data[133:124], celloutsig_1_1z };
  assign celloutsig_1_6z = ~((in_data[166] & celloutsig_1_3z[2]) | celloutsig_1_2z);
  assign celloutsig_0_23z = ~((celloutsig_0_13z & celloutsig_0_4z) | celloutsig_0_0z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_1z[17:11], celloutsig_0_2z, celloutsig_0_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
