Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Aug 16 19:59:16 2020
| Host         : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
| Design       : main
| Device       : xczu2cg-sfvc784-1-e
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+---------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                         | Violations |
+-----------+----------+---------------------------------------------------------------------+------------+
| REQP-1904 | Warning  | FIFO36E2_cascade_out_must_use_parity                                | 18         |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 1          |
| AVAL-156  | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 1          |
| REQP-1935 | Advisory | RAMB36E2_nochange_collision_advisory                                | 1          |
+-----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
REQP-1904#1 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#2 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#3 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#4 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#5 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#6 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#7 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#8 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#9 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#10 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#11 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#12 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#13 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#14 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#15 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#16 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#17 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

REQP-1904#18 Warning
FIFO36E2_cascade_out_must_use_parity  
The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-1935#1 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


