#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies, Inc.
  All Rights Reserved.
  Confidential and Proprietary - Qualcomm Technologies, Inc.

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: $
  $DateTime: $
  $Author: $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * BASE: MSG_IMEM_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define MSG_IMEM_RAM_SIZE_BASE                                      0x00400000
#define MSG_IMEM_RAM_SIZE_BASE_SIZE                                 0x100000000
#define MSG_IMEM_RAM_SIZE_BASE_PHYS                                 0x00400000

/*----------------------------------------------------------------------------
 * BASE: SYS_IMEM_RAM_SIZE
 *--------------------------------------------------------------------------*/

#define SYS_IMEM_RAM_SIZE_BASE                                      0x00400000
#define SYS_IMEM_RAM_SIZE_BASE_SIZE                                 0x100000000
#define SYS_IMEM_RAM_SIZE_BASE_PHYS                                 0x00400000

/*----------------------------------------------------------------------------
 * BASE: MPU_NFPB_MPU1032_42_M27L12_AHB
 *--------------------------------------------------------------------------*/

#define MPU_NFPB_MPU1032_42_M27L12_AHB_BASE                         0xff00900000uLL
#define MPU_NFPB_MPU1032_42_M27L12_AHB_BASE_SIZE                    0x00001700
#define MPU_NFPB_MPU1032_42_M27L12_AHB_BASE_PHYS                    0xff00900000uLL

#define MPU_NFPB_MPU1032_42_M27L12_AHB_REG_BASE_PHYS                (MPU_NFPB_MPU1032_42_M27L12_AHB_BASE_PHYS + 0x00000000)
#define MPU_NFPB_MPU1032_42_M27L12_AHB_REG_BASE_OFFS                0x00000000
#define MPU_NFPB_MPU1032_42_M27L12_AHB_REG_BASE_SIZE                0x00001700

/*----------------------------------------------------------------------------
 * BASE: MPU_WFPB_MPU1032_84_M29L12_AHB
 *--------------------------------------------------------------------------*/

#define MPU_WFPB_MPU1032_84_M29L12_AHB_BASE                         0xff00a00000uLL
#define MPU_WFPB_MPU1032_84_M29L12_AHB_BASE_SIZE                    0x00002c00
#define MPU_WFPB_MPU1032_84_M29L12_AHB_BASE_PHYS                    0xff00a00000uLL

#define MPU_WFPB_MPU1032_84_M29L12_AHB_REG_BASE_PHYS                (MPU_WFPB_MPU1032_84_M29L12_AHB_BASE_PHYS + 0x00000000)
#define MPU_WFPB_MPU1032_84_M29L12_AHB_REG_BASE_OFFS                0x00000000
#define MPU_WFPB_MPU1032_84_M29L12_AHB_REG_BASE_SIZE                0x00002c00

/*----------------------------------------------------------------------------
 * BASE: APU_CFG_APU1032_5
 *--------------------------------------------------------------------------*/

#define APU_CFG_APU1032_5_BASE                                      0xff00c00000uLL
#define APU_CFG_APU1032_5_BASE_SIZE                                 0x00000480
#define APU_CFG_APU1032_5_BASE_PHYS                                 0xff00c00000uLL

#define APU_CFG_APU1032_5_REG_BASE_PHYS                             (APU_CFG_APU1032_5_BASE_PHYS + 0x00000000)
#define APU_CFG_APU1032_5_REG_BASE_OFFS                             0x00000000
#define APU_CFG_APU1032_5_REG_BASE_SIZE                             0x00000480

/*----------------------------------------------------------------------------
 * BASE: FAN_TACH
 *--------------------------------------------------------------------------*/

#define FAN_TACH_BASE                                               0xff00d00000uLL
#define FAN_TACH_BASE_SIZE                                          0x00020000
#define FAN_TACH_BASE_PHYS                                          0xff00d00000uLL

#define FAN_APU_REG_BASE_PHYS                                       (FAN_TACH_BASE_PHYS + 0x00000000)
#define FAN_APU_REG_BASE_OFFS                                       0x00000000
#define FAN_APU_REG_BASE_SIZE                                       0x00000280

#define FAN_TACH_PWM_REG_BASE_PHYS                                  (FAN_TACH_BASE_PHYS + 0x00010000)
#define FAN_TACH_PWM_REG_BASE_OFFS                                  0x00010000
#define FAN_TACH_PWM_REG_BASE_SIZE                                  0x00010000

/*----------------------------------------------------------------------------
 * BASE: APU_NFPB_APU1132_1
 *--------------------------------------------------------------------------*/

#define APU_NFPB_APU1132_1_BASE                                     0xff00e00000uLL
#define APU_NFPB_APU1132_1_BASE_SIZE                                0x00000280
#define APU_NFPB_APU1132_1_BASE_PHYS                                0xff00e00000uLL

#define APU_NFPB_APU1132_1_REG_BASE_PHYS                            (APU_NFPB_APU1132_1_BASE_PHYS + 0x00000000)
#define APU_NFPB_APU1132_1_REG_BASE_OFFS                            0x00000000
#define APU_NFPB_APU1132_1_REG_BASE_SIZE                            0x00000280

/*----------------------------------------------------------------------------
 * BASE: APU_WFPB_APU1132_1
 *--------------------------------------------------------------------------*/

#define APU_WFPB_APU1132_1_BASE                                     0xff00f00000uLL
#define APU_WFPB_APU1132_1_BASE_SIZE                                0x00000280
#define APU_WFPB_APU1132_1_BASE_PHYS                                0xff00f00000uLL

#define APU_WFPB_APU1132_1_REG_BASE_PHYS                            (APU_WFPB_APU1132_1_BASE_PHYS + 0x00000000)
#define APU_WFPB_APU1132_1_REG_BASE_OFFS                            0x00000000
#define APU_WFPB_APU1132_1_REG_BASE_SIZE                            0x00000280

/*----------------------------------------------------------------------------
 * BASE: GCCMW
 *--------------------------------------------------------------------------*/

#define GCCMW_BASE                                                  0xff01000000uLL
#define GCCMW_BASE_SIZE                                             0x00800000
#define GCCMW_BASE_PHYS                                             0xff01000000uLL

#define GCCMW_REG_REG_BASE_PHYS                                     (GCCMW_BASE_PHYS + 0x00000000)
#define GCCMW_REG_REG_BASE_OFFS                                     0x00000000
#define GCCMW_REG_REG_BASE_SIZE                                     0x007f0000

#define GCCMW_RPU_RPU0032_128_L16_REG_BASE_PHYS                     (GCCMW_BASE_PHYS + 0x007f0000)
#define GCCMW_RPU_RPU0032_128_L16_REG_BASE_OFFS                     0x007f0000
#define GCCMW_RPU_RPU0032_128_L16_REG_BASE_SIZE                     0x00004200

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0xff02000000uLL
#define TLMM_BASE_SIZE                                              0x00c00000
#define TLMM_BASE_PHYS                                              0xff02000000uLL

#define TLMM_APU1032_175_REG_BASE_PHYS                              (TLMM_BASE_PHYS + 0x00000000)
#define TLMM_APU1032_175_REG_BASE_OFFS                              0x00000000
#define TLMM_APU1032_175_REG_BASE_SIZE                              0x00005980

#define TLMM_CSR_REG_BASE_PHYS                                      (TLMM_BASE_PHYS + 0x00010000)
#define TLMM_CSR_REG_BASE_OFFS                                      0x00010000
#define TLMM_CSR_REG_BASE_SIZE                                      0x00a70000

#define TLMM_PCIE_REG_BASE_PHYS                                     (TLMM_BASE_PHYS + 0x00a80000)
#define TLMM_PCIE_REG_BASE_OFFS                                     0x00a80000
#define TLMM_PCIE_REG_BASE_SIZE                                     0x00070000

#define THERM_COMBINER_REG_BASE_PHYS                                (TLMM_BASE_PHYS + 0x00af0000)
#define THERM_COMBINER_REG_BASE_OFFS                                0x00af0000
#define THERM_COMBINER_REG_BASE_SIZE                                0x00010000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0xff02e00000uLL
#define CORE_TOP_CSR_BASE_SIZE                                      0x00100000
#define CORE_TOP_CSR_BASE_PHYS                                      0xff02e00000uLL

#define TCSR_RPU1132_15_L16_REG_BASE_PHYS                           (CORE_TOP_CSR_BASE_PHYS + 0x00000000)
#define TCSR_RPU1132_15_L16_REG_BASE_OFFS                           0x00000000
#define TCSR_RPU1132_15_L16_REG_BASE_SIZE                           0x00000980

#define TCSR_REGS_REG_BASE_PHYS                                     (CORE_TOP_CSR_BASE_PHYS + 0x00010000)
#define TCSR_REGS_REG_BASE_OFFS                                     0x00010000
#define TCSR_REGS_REG_BASE_SIZE                                     0x000b0000

#define TCSR_WARM_RESET_RETAIN_REGS_REG_BASE_PHYS                   (CORE_TOP_CSR_BASE_PHYS + 0x000c0000)
#define TCSR_WARM_RESET_RETAIN_REGS_REG_BASE_OFFS                   0x000c0000
#define TCSR_WARM_RESET_RETAIN_REGS_REG_BASE_SIZE                   0x00040000

/*----------------------------------------------------------------------------
 * BASE: HDMA_VBU_HWK0_DMA_REGS
 *--------------------------------------------------------------------------*/

#define HDMA_VBU_HWK0_DMA_REGS_BASE                                 0xff03100000uLL
#define HDMA_VBU_HWK0_DMA_REGS_BASE_SIZE                            0x00020301
#define HDMA_VBU_HWK0_DMA_REGS_BASE_PHYS                            0xff03100000uLL

#define HDMA_VBU_HWK0_DMA_REGS_REG_BASE_PHYS                        (HDMA_VBU_HWK0_DMA_REGS_BASE_PHYS + 0x00000000)
#define HDMA_VBU_HWK0_DMA_REGS_REG_BASE_OFFS                        0x00000000
#define HDMA_VBU_HWK0_DMA_REGS_REG_BASE_SIZE                        0x00020301

/*----------------------------------------------------------------------------
 * BASE: SP0_CM_SERVER_SATA_SW
 *--------------------------------------------------------------------------*/

#define SP0_CM_SERVER_SATA_SW_BASE                                  0xff03600000uLL
#define SP0_CM_SERVER_SATA_SW_BASE_SIZE                             0x00050000
#define SP0_CM_SERVER_SATA_SW_BASE_PHYS                             0xff03600000uLL

#define SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_PHYS          (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00000000)
#define SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS          0x00000000
#define SP0_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_SIZE          0x00000240

#define SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_PHYS    (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00000400)
#define SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS    0x00000400
#define SP0_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_SIZE    0x00000064

#define SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_PHYS           (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00010000)
#define SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS           0x00010000
#define SP0_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_PHYS     (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00010400)
#define SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS     0x00010400
#define SP0_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP0_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_PHYS           (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00020000)
#define SP0_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_OFFS           0x00020000
#define SP0_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP0_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_PHYS     (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00020400)
#define SP0_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_OFFS     0x00020400
#define SP0_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP0_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_PHYS           (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00030000)
#define SP0_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_OFFS           0x00030000
#define SP0_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP0_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_PHYS     (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00030400)
#define SP0_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_OFFS     0x00030400
#define SP0_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP0_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_PHYS           (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00040000)
#define SP0_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_OFFS           0x00040000
#define SP0_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP0_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_PHYS     (SP0_CM_SERVER_SATA_SW_BASE_PHYS + 0x00040400)
#define SP0_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_OFFS     0x00040400
#define SP0_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

/*----------------------------------------------------------------------------
 * BASE: SP0_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define SP0_A2P_AHB2PHY_SWMAN_BASE                                  0xff03700000uLL
#define SP0_A2P_AHB2PHY_SWMAN_BASE_SIZE                             0x00000400
#define SP0_A2P_AHB2PHY_SWMAN_BASE_PHYS                             0xff03700000uLL

#define SP0_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                         (SP0_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define SP0_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                         0x00000000
#define SP0_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: SP1_CM_SERVER_SATA_SW
 *--------------------------------------------------------------------------*/

#define SP1_CM_SERVER_SATA_SW_BASE                                  0xff03800000uLL
#define SP1_CM_SERVER_SATA_SW_BASE_SIZE                             0x00050000
#define SP1_CM_SERVER_SATA_SW_BASE_PHYS                             0xff03800000uLL

#define SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_PHYS          (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00000000)
#define SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_OFFS          0x00000000
#define SP1_QSERVER_COM_QSERVER_COM_SATA_COM_REG_BASE_SIZE          0x00000240

#define SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_PHYS    (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00000400)
#define SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_OFFS    0x00000400
#define SP1_SATA_PHY_CMN_SATA_PHY_CMN_SATA_PCS_CMN_REG_BASE_SIZE    0x00000064

#define SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_PHYS           (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00010000)
#define SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_OFFS           0x00010000
#define SP1_QSERVER_L0_QSERVER_L0_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_PHYS     (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00010400)
#define SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_OFFS     0x00010400
#define SP1_SATA_PHY_L0_SATA_PHY_L0_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP1_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_PHYS           (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00020000)
#define SP1_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_OFFS           0x00020000
#define SP1_QSERVER_L1_QSERVER_L1_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP1_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_PHYS     (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00020400)
#define SP1_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_OFFS     0x00020400
#define SP1_SATA_PHY_L1_SATA_PHY_L1_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP1_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_PHYS           (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00030000)
#define SP1_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_OFFS           0x00030000
#define SP1_QSERVER_L2_QSERVER_L2_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP1_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_PHYS     (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00030400)
#define SP1_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_OFFS     0x00030400
#define SP1_SATA_PHY_L2_SATA_PHY_L2_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

#define SP1_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_PHYS           (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00040000)
#define SP1_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_OFFS           0x00040000
#define SP1_QSERVER_L3_QSERVER_L3_SATA_LANE_REG_BASE_SIZE           0x000002f0

#define SP1_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_PHYS     (SP1_CM_SERVER_SATA_SW_BASE_PHYS + 0x00040400)
#define SP1_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_OFFS     0x00040400
#define SP1_SATA_PHY_L3_SATA_PHY_L3_SATA_PCS_LANE_REG_BASE_SIZE     0x00000100

/*----------------------------------------------------------------------------
 * BASE: SP1_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define SP1_A2P_AHB2PHY_SWMAN_BASE                                  0xff03900000uLL
#define SP1_A2P_AHB2PHY_SWMAN_BASE_SIZE                             0x00000400
#define SP1_A2P_AHB2PHY_SWMAN_BASE_PHYS                             0xff03900000uLL

#define SP1_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                         (SP1_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define SP1_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                         0x00000000
#define SP1_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                         0x00000400

/*----------------------------------------------------------------------------
 * BASE: MPU_SPHY0_MPU1132_7_M20L16_AHB
 *--------------------------------------------------------------------------*/

#define MPU_SPHY0_MPU1132_7_M20L16_AHB_BASE                         0xff03a00000uLL
#define MPU_SPHY0_MPU1132_7_M20L16_AHB_BASE_SIZE                    0x00000580
#define MPU_SPHY0_MPU1132_7_M20L16_AHB_BASE_PHYS                    0xff03a00000uLL

#define MPU_SPHY0_MPU1132_7_M20L16_AHB_REG_BASE_PHYS                (MPU_SPHY0_MPU1132_7_M20L16_AHB_BASE_PHYS + 0x00000000)
#define MPU_SPHY0_MPU1132_7_M20L16_AHB_REG_BASE_OFFS                0x00000000
#define MPU_SPHY0_MPU1132_7_M20L16_AHB_REG_BASE_SIZE                0x00000580

/*----------------------------------------------------------------------------
 * BASE: MPU_SPHY1_MPU1132_7_M20L16_AHB
 *--------------------------------------------------------------------------*/

#define MPU_SPHY1_MPU1132_7_M20L16_AHB_BASE                         0xff03b00000uLL
#define MPU_SPHY1_MPU1132_7_M20L16_AHB_BASE_SIZE                    0x00000580
#define MPU_SPHY1_MPU1132_7_M20L16_AHB_BASE_PHYS                    0xff03b00000uLL

#define MPU_SPHY1_MPU1132_7_M20L16_AHB_REG_BASE_PHYS                (MPU_SPHY1_MPU1132_7_M20L16_AHB_BASE_PHYS + 0x00000000)
#define MPU_SPHY1_MPU1132_7_M20L16_AHB_REG_BASE_OFFS                0x00000000
#define MPU_SPHY1_MPU1132_7_M20L16_AHB_REG_BASE_SIZE                0x00000580

/*----------------------------------------------------------------------------
 * BASE: SFPB_NORTH1_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_NORTH1_CFG_BASE                                        0xff03f00000uLL
#define SFPB_NORTH1_CFG_BASE_SIZE                                   0x00000068
#define SFPB_NORTH1_CFG_BASE_PHYS                                   0xff03f00000uLL

#define N1_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                         (SFPB_NORTH1_CFG_BASE_PHYS + 0x00000000)
#define N1_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                         0x00000000
#define N1_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                         0x00000068

/*----------------------------------------------------------------------------
 * BASE: D2_DDRSS
 *--------------------------------------------------------------------------*/

#define D2_DDRSS_BASE                                               0xff04000000uLL
#define D2_DDRSS_BASE_SIZE                                          0x02000000
#define D2_DDRSS_BASE_PHYS                                          0xff04000000uLL

#define D2_MDDR_REG_BASE_PHYS                                       (D2_DDRSS_BASE_PHYS + 0x00000000)
#define D2_MDDR_REG_BASE_OFFS                                       0x00000000
#define D2_MDDR_REG_BASE_SIZE                                       0x00060000

#define D2_MPU_REG_BASE_PHYS                                        (D2_DDRSS_BASE_PHYS + 0x00060000)
#define D2_MPU_REG_BASE_OFFS                                        0x00060000
#define D2_MPU_REG_BASE_SIZE                                        0x00000e00

#define D2_DDRPLL_REG_BASE_PHYS                                     (D2_DDRSS_BASE_PHYS + 0x00070000)
#define D2_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D2_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D2_DDRPHY_REG_BASE_PHYS                                     (D2_DDRSS_BASE_PHYS + 0x01000000)
#define D2_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D2_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: D3_DDRSS
 *--------------------------------------------------------------------------*/

#define D3_DDRSS_BASE                                               0xff06000000uLL
#define D3_DDRSS_BASE_SIZE                                          0x02000000
#define D3_DDRSS_BASE_PHYS                                          0xff06000000uLL

#define D3_MDDR_REG_BASE_PHYS                                       (D3_DDRSS_BASE_PHYS + 0x00000000)
#define D3_MDDR_REG_BASE_OFFS                                       0x00000000
#define D3_MDDR_REG_BASE_SIZE                                       0x00060000

#define D3_MPU_REG_BASE_PHYS                                        (D3_DDRSS_BASE_PHYS + 0x00060000)
#define D3_MPU_REG_BASE_OFFS                                        0x00060000
#define D3_MPU_REG_BASE_SIZE                                        0x00000e00

#define D3_DDRPLL_REG_BASE_PHYS                                     (D3_DDRSS_BASE_PHYS + 0x00070000)
#define D3_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D3_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D3_DDRPHY_REG_BASE_PHYS                                     (D3_DDRSS_BASE_PHYS + 0x01000000)
#define D3_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D3_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: TS3_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS3_TSENS_TOP_BASE                                          0xff08000000uLL
#define TS3_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS3_TSENS_TOP_BASE_PHYS                                     0xff08000000uLL

#define TS3_TSENS_SROT_REG_BASE_PHYS                                (TS3_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS3_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS3_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS3_TSENS_TM_REG_BASE_PHYS                                  (TS3_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS3_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS3_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: TS4_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS4_TSENS_TOP_BASE                                          0xff08100000uLL
#define TS4_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS4_TSENS_TOP_BASE_PHYS                                     0xff08100000uLL

#define TS4_TSENS_SROT_REG_BASE_PHYS                                (TS4_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS4_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS4_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS4_TSENS_TM_REG_BASE_PHYS                                  (TS4_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS4_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS4_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: N_GCCMS
 *--------------------------------------------------------------------------*/

#define N_GCCMS_BASE                                                0xff08200000uLL
#define N_GCCMS_BASE_SIZE                                           0x00200000
#define N_GCCMS_BASE_PHYS                                           0xff08200000uLL

#define N_GCCMS_REG_REG_BASE_PHYS                                   (N_GCCMS_BASE_PHYS + 0x00000000)
#define N_GCCMS_REG_REG_BASE_OFFS                                   0x00000000
#define N_GCCMS_REG_REG_BASE_SIZE                                   0x001f0000

#define N_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_PHYS          (N_GCCMS_BASE_PHYS + 0x001f0000)
#define N_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_OFFS          0x001f0000
#define N_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_SIZE          0x00001200

/*----------------------------------------------------------------------------
 * BASE: VDN_CPR3
 *--------------------------------------------------------------------------*/

#define VDN_CPR3_BASE                                               0xff08400000uLL
#define VDN_CPR3_BASE_SIZE                                          0x00004000
#define VDN_CPR3_BASE_PHYS                                          0xff08400000uLL

#define VDN_CPR3_REG_BASE_PHYS                                      (VDN_CPR3_BASE_PHYS + 0x00000000)
#define VDN_CPR3_REG_BASE_OFFS                                      0x00000000
#define VDN_CPR3_REG_BASE_SIZE                                      0x00004000

/*----------------------------------------------------------------------------
 * BASE: TS2_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS2_TSENS_TOP_BASE                                          0xff08500000uLL
#define TS2_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS2_TSENS_TOP_BASE_PHYS                                     0xff08500000uLL

#define TS2_TSENS_SROT_REG_BASE_PHYS                                (TS2_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS2_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS2_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS2_TSENS_TM_REG_BASE_PHYS                                  (TS2_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS2_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS2_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: SATA_VBU_HWK0_SATA_REGS
 *--------------------------------------------------------------------------*/

#define SATA_VBU_HWK0_SATA_REGS_BASE                                0xff08600000uLL
#define SATA_VBU_HWK0_SATA_REGS_BASE_SIZE                           0x00020301
#define SATA_VBU_HWK0_SATA_REGS_BASE_PHYS                           0xff08600000uLL

#define SATA_VBU_HWK0_SATA_REGS_REG_BASE_PHYS                       (SATA_VBU_HWK0_SATA_REGS_BASE_PHYS + 0x00000000)
#define SATA_VBU_HWK0_SATA_REGS_REG_BASE_OFFS                       0x00000000
#define SATA_VBU_HWK0_SATA_REGS_REG_BASE_SIZE                       0x00020301

/*----------------------------------------------------------------------------
 * BASE: SFPB_NORTH2_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_NORTH2_CFG_BASE                                        0xff09f00000uLL
#define SFPB_NORTH2_CFG_BASE_SIZE                                   0x00000068
#define SFPB_NORTH2_CFG_BASE_PHYS                                   0xff09f00000uLL

#define N2_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                         (SFPB_NORTH2_CFG_BASE_PHYS + 0x00000000)
#define N2_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                         0x00000000
#define N2_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                         0x00000068

/*----------------------------------------------------------------------------
 * BASE: D4_DDRSS
 *--------------------------------------------------------------------------*/

#define D4_DDRSS_BASE                                               0xff0a000000uLL
#define D4_DDRSS_BASE_SIZE                                          0x02000000
#define D4_DDRSS_BASE_PHYS                                          0xff0a000000uLL

#define D4_MDDR_REG_BASE_PHYS                                       (D4_DDRSS_BASE_PHYS + 0x00000000)
#define D4_MDDR_REG_BASE_OFFS                                       0x00000000
#define D4_MDDR_REG_BASE_SIZE                                       0x00060000

#define D4_MPU_REG_BASE_PHYS                                        (D4_DDRSS_BASE_PHYS + 0x00060000)
#define D4_MPU_REG_BASE_OFFS                                        0x00060000
#define D4_MPU_REG_BASE_SIZE                                        0x00000e00

#define D4_DDRPLL_REG_BASE_PHYS                                     (D4_DDRSS_BASE_PHYS + 0x00070000)
#define D4_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D4_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D4_DDRPHY_REG_BASE_PHYS                                     (D4_DDRSS_BASE_PHYS + 0x01000000)
#define D4_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D4_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: TS5_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS5_TSENS_TOP_BASE                                          0xff0c100000uLL
#define TS5_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS5_TSENS_TOP_BASE_PHYS                                     0xff0c100000uLL

#define TS5_TSENS_SROT_REG_BASE_PHYS                                (TS5_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS5_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS5_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS5_TSENS_TM_REG_BASE_PHYS                                  (TS5_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS5_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS5_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: SFPB_WEST_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_WEST_CFG_BASE                                          0xff0c400000uLL
#define SFPB_WEST_CFG_BASE_SIZE                                     0x00000068
#define SFPB_WEST_CFG_BASE_PHYS                                     0xff0c400000uLL

#define W_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                          (SFPB_WEST_CFG_BASE_PHYS + 0x00000000)
#define W_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                          0x00000000
#define W_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                          0x00000068

/*----------------------------------------------------------------------------
 * BASE: SYS_IMEM
 *--------------------------------------------------------------------------*/

#define SYS_IMEM_BASE                                               0xff0c500000uLL
#define SYS_IMEM_BASE_SIZE                                          0x0000201c
#define SYS_IMEM_BASE_PHYS                                          0xff0c500000uLL

#define SYS_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                       (SYS_IMEM_BASE_PHYS + 0x00000000)
#define SYS_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                       0x00000000
#define SYS_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                       0x00001000

#define SYS_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (SYS_IMEM_BASE_PHYS + 0x00001000)
#define SYS_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00001000
#define SYS_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

/*----------------------------------------------------------------------------
 * BASE: MSG_IMEM
 *--------------------------------------------------------------------------*/

#define MSG_IMEM_BASE                                               0xff0c600000uLL
#define MSG_IMEM_BASE_SIZE                                          0x0000201c
#define MSG_IMEM_BASE_PHYS                                          0xff0c600000uLL

#define MSG_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                       (MSG_IMEM_BASE_PHYS + 0x00000000)
#define MSG_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                       0x00000000
#define MSG_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                       0x00001000

#define MSG_IMEM_MPU_IMEM_MPU_MPU1132_8_M15L10_AXI_40_REG_BASE_PHYS (MSG_IMEM_BASE_PHYS + 0x00001000)
#define MSG_IMEM_MPU_IMEM_MPU_MPU1132_8_M15L10_AXI_40_REG_BASE_OFFS 0x00001000
#define MSG_IMEM_MPU_IMEM_MPU_MPU1132_8_M15L10_AXI_40_REG_BASE_SIZE 0x00000600

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0xff0c700000uLL
#define SECURITY_CONTROL_BASE_SIZE                                  0x00010000
#define SECURITY_CONTROL_BASE_PHYS                                  0xff0c700000uLL

#define SECURITY_CONTROL_CORE_REG_BASE_PHYS                         (SECURITY_CONTROL_BASE_PHYS + 0x00000000)
#define SECURITY_CONTROL_CORE_REG_BASE_OFFS                         0x00000000
#define SECURITY_CONTROL_CORE_REG_BASE_SIZE                         0x00007000

#define SECURE_CHANNEL_REG_BASE_PHYS                                (SECURITY_CONTROL_BASE_PHYS + 0x00008000)
#define SECURE_CHANNEL_REG_BASE_OFFS                                0x00008000
#define SECURE_CHANNEL_REG_BASE_SIZE                                0x00003000

#define SEC_CTRL_APU_APU1132_16_REG_BASE_PHYS                       (SECURITY_CONTROL_BASE_PHYS + 0x0000e000)
#define SEC_CTRL_APU_APU1132_16_REG_BASE_OFFS                       0x0000e000
#define SEC_CTRL_APU_APU1132_16_REG_BASE_SIZE                       0x00000a00

/*----------------------------------------------------------------------------
 * BASE: QDSS_AMBERWING
 *--------------------------------------------------------------------------*/

#define QDSS_AMBERWING_BASE                                         0xff10000000uLL
#define QDSS_AMBERWING_BASE_SIZE                                    0x08000000
#define QDSS_AMBERWING_BASE_PHYS                                    0xff10000000uLL

#define QDSS_APB_REG_BASE_PHYS                                      (QDSS_AMBERWING_BASE_PHYS + 0x00000000)
#define QDSS_APB_REG_BASE_OFFS                                      0x00000000
#define QDSS_APB_REG_BASE_SIZE                                      0x00200000

#define DAPROM_REG_BASE_PHYS                                        (QDSS_AMBERWING_BASE_PHYS + 0x00000000)
#define DAPROM_REG_BASE_OFFS                                        0x00000000
#define DAPROM_REG_BASE_SIZE                                        0x00001000

#define QDSSCSR_REG_BASE_PHYS                                       (QDSS_AMBERWING_BASE_PHYS + 0x00010000)
#define QDSSCSR_REG_BASE_OFFS                                       0x00010000
#define QDSSCSR_REG_BASE_SIZE                                       0x00001000

#define CXSTM500_8_32_32_FALSE_REG_BASE_PHYS                        (QDSS_AMBERWING_BASE_PHYS + 0x00020000)
#define CXSTM500_8_32_32_FALSE_REG_BASE_OFFS                        0x00020000
#define CXSTM500_8_32_32_FALSE_REG_BASE_SIZE                        0x00001000

#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00100000)
#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00100000
#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00100000)
#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00100000
#define CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00110000)
#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00110000
#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00110000)
#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00110000
#define CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00120000)
#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00120000
#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00120000)
#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00120000
#define CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00130000)
#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00130000
#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00130000)
#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00130000
#define CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00140000)
#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00140000
#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00140000)
#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00140000
#define CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00150000)
#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00150000
#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00150000)
#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00150000
#define CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x00160000)
#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS    0x00160000
#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE    0x00001000

#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00160000)
#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x00160000
#define CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define QDSS_AHB_REG_BASE_PHYS                                      (QDSS_AMBERWING_BASE_PHYS + 0x00200000)
#define QDSS_AHB_REG_BASE_OFFS                                      0x00200000
#define QDSS_AHB_REG_BASE_SIZE                                      0x00001000

#define VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS                     (QDSS_AMBERWING_BASE_PHYS + 0x00200000)
#define VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_OFFS                     0x00200000
#define VMIDDAP_VMIDMT_IDX_2_SSD1_REG_BASE_SIZE                     0x00001000

#define ETR_QDSS_TRACE_REG_BASE_PHYS                                (QDSS_AMBERWING_BASE_PHYS + 0x00800000)
#define ETR_QDSS_TRACE_REG_BASE_OFFS                                0x00800000
#define ETR_QDSS_TRACE_REG_BASE_SIZE                                0x00800000

#define ETR_CSTPIU_CSTPIU_CSTPIU_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x00800000)
#define ETR_CSTPIU_CSTPIU_CSTPIU_REG_BASE_OFFS                      0x00800000
#define ETR_CSTPIU_CSTPIU_CSTPIU_REG_BASE_SIZE                      0x00001000

#define ETR_IN_FUN0_IN_FUN0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x00810000)
#define ETR_IN_FUN0_IN_FUN0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS       0x00810000
#define ETR_IN_FUN0_IN_FUN0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE       0x00001000

#define ETR_REPL64_REPL64_CXATBREPLICATOR_64WP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x00860000)
#define ETR_REPL64_REPL64_CXATBREPLICATOR_64WP_REG_BASE_OFFS        0x00860000
#define ETR_REPL64_REPL64_CXATBREPLICATOR_64WP_REG_BASE_SIZE        0x00001000

#define ETR_ETR_ETR_CXTMC_R64W32D_REG_BASE_PHYS                     (QDSS_AMBERWING_BASE_PHYS + 0x00880000)
#define ETR_ETR_ETR_CXTMC_R64W32D_REG_BASE_OFFS                     0x00880000
#define ETR_ETR_ETR_CXTMC_R64W32D_REG_BASE_SIZE                     0x00001000

#define ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x00870000)
#define ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE_OFFS              0x00870000
#define ETR_ETFETB_ETFETB_CXTMC_F128W64K_REG_BASE_SIZE              0x00001000

#define ETR_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x00890000)
#define ETR_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_OFFS         0x00890000
#define ETR_VMIDETR_VMIDETR_VMIDMT_IDX_2_SSD1_REG_BASE_SIZE         0x00001000

#define ETR_NDPBAM_NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x00c00000)
#define ETR_NDPBAM_NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0_REG_BASE_OFFS 0x00c00000
#define ETR_NDPBAM_NDPBAM_BAM_NDP_TOP_AUTO_SCALE_V2_0_REG_BASE_SIZE 0x00340000

#define ETR_NDPBAM_BAM_REG_BASE_PHYS                                (QDSS_AMBERWING_BASE_PHYS + 0x00c04000)
#define ETR_NDPBAM_BAM_REG_BASE_OFFS                                0x00c04000
#define ETR_NDPBAM_BAM_REG_BASE_SIZE                                0x00015000

#define AMBERWING_DEBUG_AJU_REG_BASE_PHYS                           (QDSS_AMBERWING_BASE_PHYS + 0x01000000)
#define AMBERWING_DEBUG_AJU_REG_BASE_OFFS                           0x01000000
#define AMBERWING_DEBUG_AJU_REG_BASE_SIZE                           0x07000000

#define SKITTER_CFG_HMSS_DEBUG_SKITTER_REG_BASE_PHYS                (QDSS_AMBERWING_BASE_PHYS + 0x078e0000)
#define SKITTER_CFG_HMSS_DEBUG_SKITTER_REG_BASE_OFFS                0x078e0000
#define SKITTER_CFG_HMSS_DEBUG_SKITTER_REG_BASE_SIZE                0x00001000

#define HMSS_SCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x078b0000)
#define HMSS_SCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x078b0000
#define HMSS_SCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x078a0000)
#define HMSS_SCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x078a0000
#define HMSS_SCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07890000)
#define HMSS_SCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07890000
#define HMSS_SCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07880000)
#define HMSS_SCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07880000
#define HMSS_SCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07870000)
#define HMSS_SCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07870000
#define HMSS_SCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07860000)
#define HMSS_SCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07860000
#define HMSS_SCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07850000)
#define HMSS_SCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07850000
#define HMSS_SCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07840000)
#define HMSS_SCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07840000
#define HMSS_SCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07830000)
#define HMSS_SCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07830000
#define HMSS_SCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07820000)
#define HMSS_SCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07820000
#define HMSS_SCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07810000)
#define HMSS_SCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07810000
#define HMSS_SCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_SCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x07800000)
#define HMSS_SCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x07800000
#define HMSS_SCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077f0000)
#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x077f0000
#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077f0000)
#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x077f0000
#define APC23_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077e0000)
#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x077e0000
#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077e0000)
#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x077e0000
#define APC23_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077d0000)
#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x077d0000
#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077d0000)
#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x077d0000
#define APC23_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077c0000)
#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x077c0000
#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x077c0000)
#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x077c0000
#define APC23_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07740000)
#define APC23_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07740000
#define APC23_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC23_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07730000)
#define APC23_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07730000
#define APC23_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07720000)
#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07720000
#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07720000)
#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07720000
#define APC23_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07710000)
#define APC23_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07710000
#define APC23_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC23_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x076e0000)
#define APC23_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x076e0000
#define APC23_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC23_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x076d0000)
#define APC23_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x076d0000
#define APC23_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC23_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x076c0000)
#define APC23_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x076c0000
#define APC23_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC23_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07640000)
#define APC23_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07640000
#define APC23_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC23_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07630000)
#define APC23_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07630000
#define APC23_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07620000)
#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07620000
#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07620000)
#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07620000
#define APC23_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC23_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07610000)
#define APC23_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07610000
#define APC23_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075f0000)
#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x075f0000
#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075f0000)
#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x075f0000
#define APC22_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075e0000)
#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x075e0000
#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075e0000)
#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x075e0000
#define APC22_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075d0000)
#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x075d0000
#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075d0000)
#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x075d0000
#define APC22_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075c0000)
#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x075c0000
#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x075c0000)
#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x075c0000
#define APC22_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07540000)
#define APC22_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07540000
#define APC22_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC22_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07530000)
#define APC22_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07530000
#define APC22_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07520000)
#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07520000
#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07520000)
#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07520000
#define APC22_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07510000)
#define APC22_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07510000
#define APC22_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC22_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x074e0000)
#define APC22_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x074e0000
#define APC22_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC22_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x074d0000)
#define APC22_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x074d0000
#define APC22_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC22_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x074c0000)
#define APC22_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x074c0000
#define APC22_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC22_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07440000)
#define APC22_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07440000
#define APC22_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC22_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07430000)
#define APC22_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07430000
#define APC22_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07420000)
#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07420000
#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07420000)
#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07420000
#define APC22_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC22_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07410000)
#define APC22_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07410000
#define APC22_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073f0000)
#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x073f0000
#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073f0000)
#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x073f0000
#define APC21_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073e0000)
#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x073e0000
#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073e0000)
#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x073e0000
#define APC21_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073d0000)
#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x073d0000
#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073d0000)
#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x073d0000
#define APC21_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073c0000)
#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x073c0000
#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x073c0000)
#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x073c0000
#define APC21_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07340000)
#define APC21_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07340000
#define APC21_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC21_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07330000)
#define APC21_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07330000
#define APC21_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07320000)
#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07320000
#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07320000)
#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07320000
#define APC21_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07310000)
#define APC21_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07310000
#define APC21_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC21_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x072e0000)
#define APC21_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x072e0000
#define APC21_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC21_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x072d0000)
#define APC21_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x072d0000
#define APC21_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC21_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x072c0000)
#define APC21_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x072c0000
#define APC21_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC21_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07240000)
#define APC21_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07240000
#define APC21_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC21_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07230000)
#define APC21_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07230000
#define APC21_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07220000)
#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07220000
#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07220000)
#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07220000
#define APC21_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC21_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07210000)
#define APC21_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07210000
#define APC21_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071f0000)
#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x071f0000
#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071f0000)
#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x071f0000
#define APC20_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071e0000)
#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x071e0000
#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071e0000)
#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x071e0000
#define APC20_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071d0000)
#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x071d0000
#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071d0000)
#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x071d0000
#define APC20_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071c0000)
#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x071c0000
#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x071c0000)
#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x071c0000
#define APC20_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07140000)
#define APC20_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07140000
#define APC20_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC20_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07130000)
#define APC20_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07130000
#define APC20_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07120000)
#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07120000
#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07120000)
#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07120000
#define APC20_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07110000)
#define APC20_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07110000
#define APC20_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC20_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x070e0000)
#define APC20_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x070e0000
#define APC20_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC20_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x070d0000)
#define APC20_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x070d0000
#define APC20_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC20_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x070c0000)
#define APC20_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x070c0000
#define APC20_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC20_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07040000)
#define APC20_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x07040000
#define APC20_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC20_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x07030000)
#define APC20_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x07030000
#define APC20_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07020000)
#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x07020000
#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x07020000)
#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x07020000
#define APC20_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC20_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x07010000)
#define APC20_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x07010000
#define APC20_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06ff0000)
#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06ff0000
#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06ff0000)
#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06ff0000
#define APC19_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fe0000)
#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06fe0000
#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fe0000)
#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06fe0000
#define APC19_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fd0000)
#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06fd0000
#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fd0000)
#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06fd0000
#define APC19_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fc0000)
#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06fc0000
#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06fc0000)
#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06fc0000
#define APC19_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06f40000)
#define APC19_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06f40000
#define APC19_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC19_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06f30000)
#define APC19_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06f30000
#define APC19_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06f20000)
#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06f20000
#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06f20000)
#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06f20000
#define APC19_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06f10000)
#define APC19_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06f10000
#define APC19_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC19_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06ee0000)
#define APC19_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06ee0000
#define APC19_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC19_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06ed0000)
#define APC19_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06ed0000
#define APC19_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC19_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x06ec0000)
#define APC19_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x06ec0000
#define APC19_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC19_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06e40000)
#define APC19_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06e40000
#define APC19_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC19_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06e30000)
#define APC19_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06e30000
#define APC19_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06e20000)
#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06e20000
#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06e20000)
#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06e20000
#define APC19_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC19_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06e10000)
#define APC19_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06e10000
#define APC19_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06df0000)
#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06df0000
#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06df0000)
#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06df0000
#define APC18_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06de0000)
#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06de0000
#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06de0000)
#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06de0000
#define APC18_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06dd0000)
#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06dd0000
#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06dd0000)
#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06dd0000
#define APC18_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06dc0000)
#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06dc0000
#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06dc0000)
#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06dc0000
#define APC18_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06d40000)
#define APC18_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06d40000
#define APC18_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC18_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06d30000)
#define APC18_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06d30000
#define APC18_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06d20000)
#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06d20000
#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06d20000)
#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06d20000
#define APC18_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06d10000)
#define APC18_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06d10000
#define APC18_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC18_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06ce0000)
#define APC18_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06ce0000
#define APC18_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC18_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06cd0000)
#define APC18_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06cd0000
#define APC18_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC18_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x06cc0000)
#define APC18_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x06cc0000
#define APC18_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC18_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06c40000)
#define APC18_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06c40000
#define APC18_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC18_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06c30000)
#define APC18_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06c30000
#define APC18_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06c20000)
#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06c20000
#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06c20000)
#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06c20000
#define APC18_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC18_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06c10000)
#define APC18_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06c10000
#define APC18_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bf0000)
#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06bf0000
#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bf0000)
#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06bf0000
#define APC17_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06be0000)
#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06be0000
#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06be0000)
#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06be0000
#define APC17_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bd0000)
#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06bd0000
#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bd0000)
#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06bd0000
#define APC17_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bc0000)
#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06bc0000
#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06bc0000)
#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06bc0000
#define APC17_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06b40000)
#define APC17_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06b40000
#define APC17_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC17_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06b30000)
#define APC17_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06b30000
#define APC17_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06b20000)
#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06b20000
#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06b20000)
#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06b20000
#define APC17_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06b10000)
#define APC17_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06b10000
#define APC17_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC17_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06ae0000)
#define APC17_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06ae0000
#define APC17_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC17_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x06ad0000)
#define APC17_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x06ad0000
#define APC17_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC17_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x06ac0000)
#define APC17_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x06ac0000
#define APC17_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC17_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06a40000)
#define APC17_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06a40000
#define APC17_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC17_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06a30000)
#define APC17_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06a30000
#define APC17_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06a20000)
#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06a20000
#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06a20000)
#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06a20000
#define APC17_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC17_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06a10000)
#define APC17_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06a10000
#define APC17_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069f0000)
#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x069f0000
#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069f0000)
#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x069f0000
#define APC16_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069e0000)
#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x069e0000
#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069e0000)
#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x069e0000
#define APC16_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069d0000)
#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x069d0000
#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069d0000)
#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x069d0000
#define APC16_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069c0000)
#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x069c0000
#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x069c0000)
#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x069c0000
#define APC16_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06940000)
#define APC16_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06940000
#define APC16_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC16_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06930000)
#define APC16_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06930000
#define APC16_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06920000)
#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06920000
#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06920000)
#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06920000
#define APC16_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06910000)
#define APC16_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06910000
#define APC16_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC16_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x068e0000)
#define APC16_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x068e0000
#define APC16_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC16_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x068d0000)
#define APC16_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x068d0000
#define APC16_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC16_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x068c0000)
#define APC16_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x068c0000
#define APC16_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC16_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06840000)
#define APC16_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06840000
#define APC16_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC16_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06830000)
#define APC16_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06830000
#define APC16_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06820000)
#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06820000
#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06820000)
#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06820000
#define APC16_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC16_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06810000)
#define APC16_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06810000
#define APC16_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067f0000)
#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x067f0000
#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067f0000)
#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x067f0000
#define APC15_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067e0000)
#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x067e0000
#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067e0000)
#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x067e0000
#define APC15_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067d0000)
#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x067d0000
#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067d0000)
#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x067d0000
#define APC15_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067c0000)
#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x067c0000
#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x067c0000)
#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x067c0000
#define APC15_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06740000)
#define APC15_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06740000
#define APC15_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC15_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06730000)
#define APC15_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06730000
#define APC15_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06720000)
#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06720000
#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06720000)
#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06720000
#define APC15_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06710000)
#define APC15_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06710000
#define APC15_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC15_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x066e0000)
#define APC15_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x066e0000
#define APC15_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC15_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x066d0000)
#define APC15_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x066d0000
#define APC15_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC15_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x066c0000)
#define APC15_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x066c0000
#define APC15_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC15_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06640000)
#define APC15_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06640000
#define APC15_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC15_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06630000)
#define APC15_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06630000
#define APC15_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06620000)
#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06620000
#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06620000)
#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06620000
#define APC15_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC15_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06610000)
#define APC15_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06610000
#define APC15_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065f0000)
#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x065f0000
#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065f0000)
#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x065f0000
#define APC14_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065e0000)
#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x065e0000
#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065e0000)
#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x065e0000
#define APC14_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065d0000)
#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x065d0000
#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065d0000)
#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x065d0000
#define APC14_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065c0000)
#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x065c0000
#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x065c0000)
#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x065c0000
#define APC14_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06540000)
#define APC14_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06540000
#define APC14_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC14_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06530000)
#define APC14_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06530000
#define APC14_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06520000)
#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06520000
#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06520000)
#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06520000
#define APC14_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06510000)
#define APC14_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06510000
#define APC14_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC14_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x064e0000)
#define APC14_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x064e0000
#define APC14_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC14_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x064d0000)
#define APC14_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x064d0000
#define APC14_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC14_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x064c0000)
#define APC14_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x064c0000
#define APC14_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC14_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06440000)
#define APC14_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06440000
#define APC14_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC14_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06430000)
#define APC14_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06430000
#define APC14_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06420000)
#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06420000
#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06420000)
#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06420000
#define APC14_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC14_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06410000)
#define APC14_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06410000
#define APC14_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063f0000)
#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x063f0000
#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063f0000)
#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x063f0000
#define APC13_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063e0000)
#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x063e0000
#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063e0000)
#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x063e0000
#define APC13_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063d0000)
#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x063d0000
#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063d0000)
#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x063d0000
#define APC13_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063c0000)
#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x063c0000
#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x063c0000)
#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x063c0000
#define APC13_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06340000)
#define APC13_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06340000
#define APC13_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC13_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06330000)
#define APC13_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06330000
#define APC13_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06320000)
#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06320000
#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06320000)
#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06320000
#define APC13_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06310000)
#define APC13_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06310000
#define APC13_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC13_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x062e0000)
#define APC13_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x062e0000
#define APC13_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC13_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x062d0000)
#define APC13_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x062d0000
#define APC13_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC13_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x062c0000)
#define APC13_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x062c0000
#define APC13_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC13_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06240000)
#define APC13_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06240000
#define APC13_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC13_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06230000)
#define APC13_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06230000
#define APC13_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06220000)
#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06220000
#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06220000)
#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06220000
#define APC13_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC13_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06210000)
#define APC13_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06210000
#define APC13_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061f0000)
#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x061f0000
#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061f0000)
#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x061f0000
#define APC12_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061e0000)
#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x061e0000
#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061e0000)
#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x061e0000
#define APC12_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061d0000)
#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x061d0000
#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061d0000)
#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x061d0000
#define APC12_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061c0000)
#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x061c0000
#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x061c0000)
#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x061c0000
#define APC12_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06140000)
#define APC12_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06140000
#define APC12_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC12_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06130000)
#define APC12_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06130000
#define APC12_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06120000)
#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06120000
#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06120000)
#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06120000
#define APC12_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06110000)
#define APC12_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06110000
#define APC12_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC12_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x060e0000)
#define APC12_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x060e0000
#define APC12_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC12_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x060d0000)
#define APC12_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x060d0000
#define APC12_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC12_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x060c0000)
#define APC12_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x060c0000
#define APC12_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC12_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06040000)
#define APC12_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x06040000
#define APC12_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC12_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x06030000)
#define APC12_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x06030000
#define APC12_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06020000)
#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x06020000
#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x06020000)
#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x06020000
#define APC12_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC12_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x06010000)
#define APC12_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x06010000
#define APC12_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define HMSS_NCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x058b0000)
#define HMSS_NCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x058b0000
#define HMSS_NCHNL_FUNNEL_E3_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x058a0000)
#define HMSS_NCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x058a0000
#define HMSS_NCHNL_FUNNEL_E3_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05890000)
#define HMSS_NCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05890000
#define HMSS_NCHNL_FUNNEL_E2_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05880000)
#define HMSS_NCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05880000
#define HMSS_NCHNL_FUNNEL_E2_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05870000)
#define HMSS_NCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05870000
#define HMSS_NCHNL_FUNNEL_E1_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05860000)
#define HMSS_NCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05860000
#define HMSS_NCHNL_FUNNEL_E1_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05850000)
#define HMSS_NCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05850000
#define HMSS_NCHNL_FUNNEL_W3_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05840000)
#define HMSS_NCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05840000
#define HMSS_NCHNL_FUNNEL_W3_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05830000)
#define HMSS_NCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05830000
#define HMSS_NCHNL_FUNNEL_W2_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05820000)
#define HMSS_NCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05820000
#define HMSS_NCHNL_FUNNEL_W2_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05810000)
#define HMSS_NCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05810000
#define HMSS_NCHNL_FUNNEL_W1_1_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define HMSS_NCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x05800000)
#define HMSS_NCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_OFFS    0x05800000
#define HMSS_NCHNL_FUNNEL_W1_0_CXATBFUNNEL_128W8SP_REG_BASE_SIZE    0x00001000

#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057f0000)
#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x057f0000
#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057f0000)
#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x057f0000
#define APC11_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057e0000)
#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x057e0000
#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057e0000)
#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x057e0000
#define APC11_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057d0000)
#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x057d0000
#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057d0000)
#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x057d0000
#define APC11_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057c0000)
#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x057c0000
#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x057c0000)
#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x057c0000
#define APC11_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05740000)
#define APC11_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x05740000
#define APC11_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC11_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05730000)
#define APC11_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x05730000
#define APC11_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05720000)
#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05720000
#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05720000)
#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05720000
#define APC11_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05710000)
#define APC11_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x05710000
#define APC11_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC11_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x056e0000)
#define APC11_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x056e0000
#define APC11_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC11_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x056d0000)
#define APC11_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x056d0000
#define APC11_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC11_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x056c0000)
#define APC11_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x056c0000
#define APC11_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC11_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05640000)
#define APC11_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x05640000
#define APC11_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC11_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05630000)
#define APC11_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x05630000
#define APC11_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05620000)
#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05620000
#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05620000)
#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05620000
#define APC11_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC11_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05610000)
#define APC11_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x05610000
#define APC11_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055f0000)
#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x055f0000
#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055f0000)
#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x055f0000
#define APC10_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055e0000)
#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x055e0000
#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055e0000)
#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x055e0000
#define APC10_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055d0000)
#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x055d0000
#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055d0000)
#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x055d0000
#define APC10_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055c0000)
#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x055c0000
#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x055c0000)
#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x055c0000
#define APC10_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05540000)
#define APC10_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x05540000
#define APC10_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC10_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05530000)
#define APC10_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x05530000
#define APC10_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05520000)
#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05520000
#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05520000)
#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05520000
#define APC10_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05510000)
#define APC10_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x05510000
#define APC10_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC10_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x054e0000)
#define APC10_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x054e0000
#define APC10_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC10_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x054d0000)
#define APC10_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS       0x054d0000
#define APC10_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE       0x00001000

#define APC10_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x054c0000)
#define APC10_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS              0x054c0000
#define APC10_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE              0x00001000

#define APC10_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05440000)
#define APC10_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS            0x05440000
#define APC10_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE            0x00001000

#define APC10_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05430000)
#define APC10_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS             0x05430000
#define APC10_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE             0x00001000

#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05420000)
#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05420000
#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05420000)
#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05420000
#define APC10_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC10_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS            (QDSS_AMBERWING_BASE_PHYS + 0x05410000)
#define APC10_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS            0x05410000
#define APC10_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE            0x00001000

#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053f0000)
#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x053f0000
#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053f0000)
#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x053f0000
#define APC9_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053e0000)
#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x053e0000
#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053e0000)
#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x053e0000
#define APC9_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053d0000)
#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x053d0000
#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053d0000)
#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x053d0000
#define APC9_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053c0000)
#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x053c0000
#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x053c0000)
#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x053c0000
#define APC9_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05340000)
#define APC9_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x05340000
#define APC9_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC9_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x05330000)
#define APC9_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x05330000
#define APC9_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05320000)
#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05320000
#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05320000)
#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05320000
#define APC9_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05310000)
#define APC9_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x05310000
#define APC9_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC9_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x052e0000)
#define APC9_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x052e0000
#define APC9_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC9_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x052d0000)
#define APC9_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x052d0000
#define APC9_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC9_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x052c0000)
#define APC9_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x052c0000
#define APC9_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC9_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05240000)
#define APC9_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x05240000
#define APC9_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC9_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x05230000)
#define APC9_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x05230000
#define APC9_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05220000)
#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05220000
#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05220000)
#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05220000
#define APC9_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC9_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05210000)
#define APC9_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x05210000
#define APC9_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051f0000)
#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x051f0000
#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051f0000)
#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x051f0000
#define APC8_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051e0000)
#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x051e0000
#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051e0000)
#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x051e0000
#define APC8_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051d0000)
#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x051d0000
#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051d0000)
#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x051d0000
#define APC8_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051c0000)
#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x051c0000
#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x051c0000)
#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x051c0000
#define APC8_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05140000)
#define APC8_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x05140000
#define APC8_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC8_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x05130000)
#define APC8_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x05130000
#define APC8_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05120000)
#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05120000
#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05120000)
#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05120000
#define APC8_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05110000)
#define APC8_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x05110000
#define APC8_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC8_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x050e0000)
#define APC8_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x050e0000
#define APC8_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC8_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x050d0000)
#define APC8_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x050d0000
#define APC8_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC8_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x050c0000)
#define APC8_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x050c0000
#define APC8_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC8_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05040000)
#define APC8_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x05040000
#define APC8_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC8_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x05030000)
#define APC8_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x05030000
#define APC8_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05020000)
#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x05020000
#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x05020000)
#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x05020000
#define APC8_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC8_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x05010000)
#define APC8_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x05010000
#define APC8_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04ff0000)
#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04ff0000
#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04ff0000)
#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04ff0000
#define APC7_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fe0000)
#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04fe0000
#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fe0000)
#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04fe0000
#define APC7_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fd0000)
#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04fd0000
#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fd0000)
#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04fd0000
#define APC7_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fc0000)
#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04fc0000
#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04fc0000)
#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04fc0000
#define APC7_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04f40000)
#define APC7_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04f40000
#define APC7_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC7_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04f30000)
#define APC7_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04f30000
#define APC7_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04f20000)
#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04f20000
#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04f20000)
#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04f20000
#define APC7_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04f10000)
#define APC7_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04f10000
#define APC7_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC7_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04ee0000)
#define APC7_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04ee0000
#define APC7_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC7_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04ed0000)
#define APC7_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04ed0000
#define APC7_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC7_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x04ec0000)
#define APC7_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x04ec0000
#define APC7_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC7_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04e40000)
#define APC7_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04e40000
#define APC7_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC7_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04e30000)
#define APC7_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04e30000
#define APC7_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04e20000)
#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04e20000
#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04e20000)
#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04e20000
#define APC7_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC7_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04e10000)
#define APC7_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04e10000
#define APC7_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04df0000)
#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04df0000
#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04df0000)
#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04df0000
#define APC6_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04de0000)
#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04de0000
#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04de0000)
#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04de0000
#define APC6_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04dd0000)
#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04dd0000
#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04dd0000)
#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04dd0000
#define APC6_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04dc0000)
#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04dc0000
#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04dc0000)
#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04dc0000
#define APC6_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04d40000)
#define APC6_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04d40000
#define APC6_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC6_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04d30000)
#define APC6_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04d30000
#define APC6_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04d20000)
#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04d20000
#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04d20000)
#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04d20000
#define APC6_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04d10000)
#define APC6_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04d10000
#define APC6_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC6_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04ce0000)
#define APC6_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04ce0000
#define APC6_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC6_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04cd0000)
#define APC6_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04cd0000
#define APC6_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC6_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x04cc0000)
#define APC6_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x04cc0000
#define APC6_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC6_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04c40000)
#define APC6_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04c40000
#define APC6_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC6_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04c30000)
#define APC6_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04c30000
#define APC6_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04c20000)
#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04c20000
#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04c20000)
#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04c20000
#define APC6_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC6_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04c10000)
#define APC6_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04c10000
#define APC6_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bf0000)
#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04bf0000
#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bf0000)
#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04bf0000
#define APC5_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04be0000)
#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04be0000
#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04be0000)
#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04be0000
#define APC5_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bd0000)
#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04bd0000
#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bd0000)
#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04bd0000
#define APC5_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bc0000)
#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04bc0000
#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04bc0000)
#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04bc0000
#define APC5_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04b40000)
#define APC5_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04b40000
#define APC5_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC5_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04b30000)
#define APC5_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04b30000
#define APC5_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04b20000)
#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04b20000
#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04b20000)
#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04b20000
#define APC5_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04b10000)
#define APC5_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04b10000
#define APC5_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC5_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04ae0000)
#define APC5_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04ae0000
#define APC5_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC5_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x04ad0000)
#define APC5_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x04ad0000
#define APC5_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC5_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x04ac0000)
#define APC5_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x04ac0000
#define APC5_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC5_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04a40000)
#define APC5_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04a40000
#define APC5_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC5_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04a30000)
#define APC5_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04a30000
#define APC5_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04a20000)
#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04a20000
#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04a20000)
#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04a20000
#define APC5_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC5_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04a10000)
#define APC5_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04a10000
#define APC5_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049f0000)
#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x049f0000
#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049f0000)
#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x049f0000
#define APC4_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049e0000)
#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x049e0000
#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049e0000)
#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x049e0000
#define APC4_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049d0000)
#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x049d0000
#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049d0000)
#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x049d0000
#define APC4_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049c0000)
#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x049c0000
#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x049c0000)
#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x049c0000
#define APC4_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04940000)
#define APC4_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04940000
#define APC4_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC4_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04930000)
#define APC4_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04930000
#define APC4_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04920000)
#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04920000
#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04920000)
#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04920000
#define APC4_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04910000)
#define APC4_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04910000
#define APC4_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC4_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x048e0000)
#define APC4_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x048e0000
#define APC4_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC4_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x048d0000)
#define APC4_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x048d0000
#define APC4_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC4_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x048c0000)
#define APC4_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x048c0000
#define APC4_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC4_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04840000)
#define APC4_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04840000
#define APC4_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC4_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04830000)
#define APC4_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04830000
#define APC4_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04820000)
#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04820000
#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04820000)
#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04820000
#define APC4_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC4_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04810000)
#define APC4_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04810000
#define APC4_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047f0000)
#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x047f0000
#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047f0000)
#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x047f0000
#define APC3_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047e0000)
#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x047e0000
#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047e0000)
#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x047e0000
#define APC3_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047d0000)
#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x047d0000
#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047d0000)
#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x047d0000
#define APC3_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047c0000)
#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x047c0000
#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x047c0000)
#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x047c0000
#define APC3_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04740000)
#define APC3_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04740000
#define APC3_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC3_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04730000)
#define APC3_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04730000
#define APC3_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04720000)
#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04720000
#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04720000)
#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04720000
#define APC3_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04710000)
#define APC3_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04710000
#define APC3_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC3_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x046e0000)
#define APC3_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x046e0000
#define APC3_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC3_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x046d0000)
#define APC3_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x046d0000
#define APC3_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x046c0000)
#define APC3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x046c0000
#define APC3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC3_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04640000)
#define APC3_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04640000
#define APC3_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC3_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04630000)
#define APC3_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04630000
#define APC3_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04620000)
#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04620000
#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04620000)
#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04620000
#define APC3_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC3_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04610000)
#define APC3_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04610000
#define APC3_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045f0000)
#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x045f0000
#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045f0000)
#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x045f0000
#define APC2_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045e0000)
#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x045e0000
#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045e0000)
#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x045e0000
#define APC2_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045d0000)
#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x045d0000
#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045d0000)
#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x045d0000
#define APC2_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045c0000)
#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x045c0000
#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x045c0000)
#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x045c0000
#define APC2_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04540000)
#define APC2_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04540000
#define APC2_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC2_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04530000)
#define APC2_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04530000
#define APC2_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04520000)
#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04520000
#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04520000)
#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04520000
#define APC2_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04510000)
#define APC2_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04510000
#define APC2_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC2_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x044e0000)
#define APC2_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x044e0000
#define APC2_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC2_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x044d0000)
#define APC2_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x044d0000
#define APC2_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x044c0000)
#define APC2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x044c0000
#define APC2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC2_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04440000)
#define APC2_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04440000
#define APC2_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC2_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04430000)
#define APC2_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04430000
#define APC2_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04420000)
#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04420000
#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04420000)
#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04420000
#define APC2_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC2_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04410000)
#define APC2_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04410000
#define APC2_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043f0000)
#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x043f0000
#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043f0000)
#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x043f0000
#define APC1_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043e0000)
#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x043e0000
#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043e0000)
#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x043e0000
#define APC1_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043d0000)
#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x043d0000
#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043d0000)
#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x043d0000
#define APC1_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043c0000)
#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x043c0000
#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x043c0000)
#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x043c0000
#define APC1_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04340000)
#define APC1_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04340000
#define APC1_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC1_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04330000)
#define APC1_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04330000
#define APC1_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04320000)
#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04320000
#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04320000)
#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04320000
#define APC1_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04310000)
#define APC1_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04310000
#define APC1_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC1_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x042e0000)
#define APC1_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x042e0000
#define APC1_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC1_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x042d0000)
#define APC1_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x042d0000
#define APC1_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x042c0000)
#define APC1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x042c0000
#define APC1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC1_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04240000)
#define APC1_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04240000
#define APC1_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC1_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04230000)
#define APC1_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04230000
#define APC1_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04220000)
#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04220000
#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04220000)
#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04220000
#define APC1_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC1_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04210000)
#define APC1_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04210000
#define APC1_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041f0000)
#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x041f0000
#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041f0000)
#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x041f0000
#define APC0_LLM_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041e0000)
#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x041e0000
#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041e0000)
#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x041e0000
#define APC0_L2_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041d0000)
#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x041d0000
#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041d0000)
#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x041d0000
#define APC0_CPU1_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041c0000)
#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x041c0000
#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x041c0000)
#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x041c0000
#define APC0_CPU0_PMU_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04140000)
#define APC0_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04140000
#define APC0_CPU1_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC0_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04130000)
#define APC0_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04130000
#define APC0_CPU1_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04120000)
#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04120000
#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04120000)
#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04120000
#define APC0_CPU1_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04110000)
#define APC0_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04110000
#define APC0_CPU1_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define APC0_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x040e0000)
#define APC0_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x040e0000
#define APC0_CPU1_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC0_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_PHYS        (QDSS_AMBERWING_BASE_PHYS + 0x040d0000)
#define APC0_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_OFFS        0x040d0000
#define APC0_CPU0_IMPL_DEF_HYDRASR_APB_PSELIMP_REG_BASE_SIZE        0x00001000

#define APC0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x040c0000)
#define APC0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS               0x040c0000
#define APC0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE               0x00001000

#define APC0_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04040000)
#define APC0_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_OFFS             0x04040000
#define APC0_CPU0_TRC_HYDRASR_APB_PSELETM_REG_BASE_SIZE             0x00001000

#define APC0_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_PHYS              (QDSS_AMBERWING_BASE_PHYS + 0x04030000)
#define APC0_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_OFFS              0x04030000
#define APC0_CPU0_PMU_HYDRASR_APB_PSELPM_REG_BASE_SIZE              0x00001000

#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04020000)
#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x04020000
#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x04020000)
#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x04020000
#define APC0_CPU0_CTI_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define APC0_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x04010000)
#define APC0_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_OFFS             0x04010000
#define APC0_CPU0_DBG_HYDRASR_APB_PSELDBG_REG_BASE_SIZE             0x00001000

#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b70000)
#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03b70000
#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b70000)
#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03b70000
#define DDR_NE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b60000)
#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03b60000
#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b60000)
#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03b60000
#define DDR_NE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b50000)
#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03b50000
#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b50000)
#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03b50000
#define DDR_NE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b40000)
#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03b40000
#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b40000)
#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03b40000
#define DDR_NE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b10280)
#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x03b10280
#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03b10000)
#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x03b10000
#define DDR_NE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_NE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x03b00000)
#define DDR_NE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS    0x03b00000
#define DDR_NE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE    0x00001000

#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03af0000)
#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03af0000
#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03af0000)
#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03af0000
#define DDR_N_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ae0000)
#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03ae0000
#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ae0000)
#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03ae0000
#define DDR_N_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ad0000)
#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03ad0000
#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ad0000)
#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03ad0000
#define DDR_N_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ac0000)
#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03ac0000
#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03ac0000)
#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03ac0000
#define DDR_N_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a90280)
#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x03a90280
#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a90000)
#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x03a90000
#define DDR_N_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_N_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS     (QDSS_AMBERWING_BASE_PHYS + 0x03a80000)
#define DDR_N_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS     0x03a80000
#define DDR_N_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE     0x00001000

#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a70000)
#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03a70000
#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a70000)
#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03a70000
#define DDR_NW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a60000)
#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03a60000
#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a60000)
#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03a60000
#define DDR_NW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a50000)
#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03a50000
#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a50000)
#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03a50000
#define DDR_NW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a40000)
#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03a40000
#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a40000)
#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03a40000
#define DDR_NW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a10280)
#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x03a10280
#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03a10000)
#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x03a10000
#define DDR_NW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_NW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x03a00000)
#define DDR_NW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS    0x03a00000
#define DDR_NW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE    0x00001000

#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039d0000)
#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x039d0000
#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039d0000)
#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x039d0000
#define SATA_CTI13_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039c0000)
#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x039c0000
#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039c0000)
#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x039c0000
#define SATA_CTI12_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039b0000)
#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x039b0000
#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039b0000)
#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x039b0000
#define SATA_CTI11_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039a0000)
#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x039a0000
#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x039a0000)
#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x039a0000
#define SATA_CTI10_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03990000)
#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03990000
#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03990000)
#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03990000
#define SATA_CTI9_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03980000)
#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03980000
#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03980000)
#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03980000
#define SATA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03970000)
#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03970000
#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03970000)
#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03970000
#define SATA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03960000)
#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03960000
#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03960000)
#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03960000
#define SATA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03950000)
#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03950000
#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03950000)
#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03950000
#define SATA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03940000)
#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03940000
#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03940000)
#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03940000
#define SATA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03930000)
#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03930000
#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03930000)
#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03930000
#define SATA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03920000)
#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03920000
#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03920000)
#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03920000
#define SATA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03910000)
#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03910000
#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03910000)
#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03910000
#define SATA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03900000)
#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03900000
#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03900000)
#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03900000
#define SATA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x038a0280)
#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_OFFS 0x038a0280
#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x038a0000)
#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_OFFS 0x038a0000
#define SATA_TPDM9_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03890280)
#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_OFFS 0x03890280
#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03890000)
#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_OFFS 0x03890000
#define SATA_TPDM8_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03880280)
#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03880280
#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03880000)
#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03880000
#define SATA_TPDM7_SMMU7_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03870280)
#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03870280
#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03870000)
#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03870000
#define SATA_TPDM6_SMMU6_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03860280)
#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03860280
#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03860000)
#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03860000
#define SATA_TPDM5_SMMU5_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03850280)
#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03850280
#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03850000)
#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03850000
#define SATA_TPDM4_SMMU4_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03840280)
#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03840280
#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03840000)
#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03840000
#define SATA_TPDM3_SMMU3_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03830280)
#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03830280
#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03830000)
#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03830000
#define SATA_TPDM2_SMMU2_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03820280)
#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03820280
#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03820000)
#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03820000
#define SATA_TPDM1_SMMU1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03810280)
#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03810280
#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03810000)
#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03810000
#define SATA_TPDM0_SMMU0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define SATA_TPDA_TPDA_S10_W128_D8_M64_CS5FE113A2_REG_BASE_PHYS     (QDSS_AMBERWING_BASE_PHYS + 0x03800000)
#define SATA_TPDA_TPDA_S10_W128_D8_M64_CS5FE113A2_REG_BASE_OFFS     0x03800000
#define SATA_TPDA_TPDA_S10_W128_D8_M64_CS5FE113A2_REG_BASE_SIZE     0x00001000

#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03780000)
#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03780000
#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03780000)
#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03780000
#define HIDMA_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03770000)
#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03770000
#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03770000)
#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03770000
#define HIDMA_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03760000)
#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03760000
#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03760000)
#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03760000
#define HIDMA_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03750000)
#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03750000
#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03750000)
#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03750000
#define HIDMA_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03740000)
#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03740000
#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03740000)
#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03740000
#define HIDMA_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03730000)
#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03730000
#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03730000)
#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03730000
#define HIDMA_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03720000)
#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03720000
#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03720000)
#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03720000
#define HIDMA_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03710000)
#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03710000
#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03710000)
#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03710000
#define HIDMA_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03700000)
#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03700000
#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03700000)
#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03700000
#define HIDMA_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03660280)
#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_OFFS 0x03660280
#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03660000)
#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_OFFS 0x03660000
#define HIDMA_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03650280)
#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_OFFS 0x03650280
#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03650000)
#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_OFFS 0x03650000
#define HIDMA_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03640280)
#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03640280
#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03640000)
#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03640000
#define HIDMA_TPDM3_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03630280)
#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03630280
#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03630000)
#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03630000
#define HIDMA_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03620280)
#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03620280
#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03620000)
#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03620000
#define HIDMA_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03610280)
#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03610280
#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03610000)
#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03610000
#define HIDMA_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define HIDMA_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_PHYS      (QDSS_AMBERWING_BASE_PHYS + 0x03600000)
#define HIDMA_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_OFFS      0x03600000
#define HIDMA_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_SIZE      0x00001000

#define CPU_EVENTS_W1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x034e0000)
#define CPU_EVENTS_W1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_OFFS 0x034e0000
#define CPU_EVENTS_W1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x034d0000)
#define CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x034d0000
#define CPU_EVENTS_W1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x034c0000)
#define CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x034c0000
#define CPU_EVENTS_W1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03490000)
#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03490000
#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03490000)
#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03490000
#define CPU_EVENTS_W1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03480000)
#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03480000
#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03480000)
#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03480000
#define CPU_EVENTS_W1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03470000)
#define CPU_EVENTS_W1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x03470000
#define CPU_EVENTS_W1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03460000)
#define CPU_EVENTS_W1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x03460000
#define CPU_EVENTS_W1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03450280)
#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_OFFS 0x03450280
#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_SIZE 0x00000d80

#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03450000)
#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_OFFS 0x03450000
#define CPU_EVENTS_W1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_SIZE 0x0000027d

#define CPU_EVENTS_W1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03440000)
#define CPU_EVENTS_W1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS 0x03440000
#define CPU_EVENTS_W1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03430000)
#define CPU_EVENTS_W1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x03430000
#define CPU_EVENTS_W1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03420000)
#define CPU_EVENTS_W1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x03420000
#define CPU_EVENTS_W1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03410000)
#define CPU_EVENTS_W1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x03410000
#define CPU_EVENTS_W1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03400000)
#define CPU_EVENTS_W1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x03400000
#define CPU_EVENTS_W1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033f0000)
#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x033f0000
#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033f0000)
#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x033f0000
#define EMAC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033e0000)
#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x033e0000
#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033e0000)
#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x033e0000
#define EMAC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033d0000)
#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x033d0000
#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033d0000)
#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x033d0000
#define EMAC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033c0000)
#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x033c0000
#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033c0000)
#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x033c0000
#define EMAC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033b0280)
#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x033b0280
#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033b0000)
#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x033b0000
#define EMAC_TPDM2_SMMU_EMAC1_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033a0280)
#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x033a0280
#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x033a0000)
#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x033a0000
#define EMAC_TPDM1_SMMU_EMAC0_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03390280)
#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_OFFS 0x03390280
#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_SIZE 0x00000d80

#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03390000)
#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_OFFS 0x03390000
#define EMAC_TPDM0_CPU_EVENTS_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_SIZE 0x0000027d

#define EMAC_TPDA_TPDA_S3_W128_D8_M64_CSE205756E_REG_BASE_PHYS      (QDSS_AMBERWING_BASE_PHYS + 0x03380000)
#define EMAC_TPDA_TPDA_S3_W128_D8_M64_CSE205756E_REG_BASE_OFFS      0x03380000
#define EMAC_TPDA_TPDA_S3_W128_D8_M64_CSE205756E_REG_BASE_SIZE      0x00001000

#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03360000)
#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03360000
#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03360000)
#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03360000
#define CRYPTO_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03350000)
#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03350000
#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03350000)
#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03350000
#define CRYPTO_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03340000)
#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03340000
#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03340000)
#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03340000
#define CRYPTO_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03320280)
#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03320280
#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03320000)
#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03320000
#define CRYPTO_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03310280)
#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x03310280
#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03310000)
#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x03310000
#define CRYPTO_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define CRYPTO_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x03300000)
#define CRYPTO_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_OFFS    0x03300000
#define CRYPTO_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_SIZE    0x00001000

#define CPU_EVENTS_W0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x032e0000)
#define CPU_EVENTS_W0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_OFFS 0x032e0000
#define CPU_EVENTS_W0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x032d0000)
#define CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x032d0000
#define CPU_EVENTS_W0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x032c0000)
#define CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x032c0000
#define CPU_EVENTS_W0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03290000)
#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03290000
#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03290000)
#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03290000
#define CPU_EVENTS_W0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03280000)
#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03280000
#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03280000)
#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03280000
#define CPU_EVENTS_W0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03270000)
#define CPU_EVENTS_W0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x03270000
#define CPU_EVENTS_W0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03260000)
#define CPU_EVENTS_W0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x03260000
#define CPU_EVENTS_W0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03250280)
#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_OFFS 0x03250280
#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_SIZE 0x00000d80

#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03250000)
#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_OFFS 0x03250000
#define CPU_EVENTS_W0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_SIZE 0x0000027d

#define CPU_EVENTS_W0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03240000)
#define CPU_EVENTS_W0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS 0x03240000
#define CPU_EVENTS_W0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03230000)
#define CPU_EVENTS_W0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x03230000
#define CPU_EVENTS_W0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03220000)
#define CPU_EVENTS_W0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x03220000
#define CPU_EVENTS_W0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03210000)
#define CPU_EVENTS_W0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x03210000
#define CPU_EVENTS_W0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_W0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03200000)
#define CPU_EVENTS_W0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x03200000
#define CPU_EVENTS_W0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031f0000)
#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031f0000
#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031f0000)
#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031f0000
#define WEST_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031e0000)
#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031e0000
#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031e0000)
#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031e0000
#define WEST_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031d0000)
#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031d0000
#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031d0000)
#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031d0000
#define WEST_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031c0000)
#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031c0000
#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031c0000)
#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031c0000
#define WEST_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031b0000)
#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031b0000
#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031b0000)
#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031b0000
#define WEST_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031a0000)
#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x031a0000
#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x031a0000)
#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x031a0000
#define WEST_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03190000)
#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03190000
#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03190000)
#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03190000
#define WEST_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03180000)
#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x03180000
#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03180000)
#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x03180000
#define WEST_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03120280)
#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_SUB_REG_BASE_OFFS 0x03120280
#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_SUB_REG_BASE_SIZE 0x00000d80

#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03120000)
#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_GPR_REG_BASE_OFFS 0x03120000
#define WEST_TPDM1_TSENS_TPDM_ATB128_BC12_CMB32_DSB256_CSA961DF75_GPR_REG_BASE_SIZE 0x0000027d

#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03110280)
#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_OFFS 0x03110280
#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_SIZE 0x00000d80

#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x03110000)
#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_OFFS 0x03110000
#define WEST_TPDM0_SYS_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_SIZE 0x0000027d

#define WEST_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_PHYS      (QDSS_AMBERWING_BASE_PHYS + 0x03100000)
#define WEST_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_OFFS      0x03100000
#define WEST_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_SIZE      0x00001000

#define AJU_QDSS_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS     (QDSS_AMBERWING_BASE_PHYS + 0x03080000)
#define AJU_QDSS_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS     0x03080000
#define AJU_QDSS_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE     0x00001000

#define AJU_N2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03070000)
#define AJU_N2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03070000
#define AJU_N2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_N1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03060000)
#define AJU_N1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03060000
#define AJU_N1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_N0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03050000)
#define AJU_N0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03050000
#define AJU_N0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_W3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03040000)
#define AJU_W3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03040000
#define AJU_W3_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_W2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03030000)
#define AJU_W2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03030000
#define AJU_W2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_W1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x03020000)
#define AJU_W1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x03020000
#define AJU_W1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_QDSS_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS           (QDSS_AMBERWING_BASE_PHYS + 0x03010000)
#define AJU_QDSS_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS           0x03010000
#define AJU_QDSS_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE           0x00001000

#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02c20000)
#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02c20000
#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02c20000)
#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02c20000
#define PBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PBSU1_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02c10000)
#define PBSU1_PMU_PMONTOP_REG_BASE_OFFS                             0x02c10000
#define PBSU1_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define PBSU1_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02c00000)
#define PBSU1_DBG_DBGCSR_REG_BASE_OFFS                              0x02c00000
#define PBSU1_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ba0000)
#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02ba0000
#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ba0000)
#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02ba0000
#define MCSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU3_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02b90000)
#define MCSU3_PMU_PMONTOP_REG_BASE_OFFS                             0x02b90000
#define MCSU3_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU3_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02b80000)
#define MCSU3_DBG_DBGCSR_REG_BASE_OFFS                              0x02b80000
#define MCSU3_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02b60000)
#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02b60000
#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02b60000)
#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02b60000
#define MCSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU4_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02b50000)
#define MCSU4_PMU_PMONTOP_REG_BASE_OFFS                             0x02b50000
#define MCSU4_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU4_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02b40000)
#define MCSU4_DBG_DBGCSR_REG_BASE_OFFS                              0x02b40000
#define MCSU4_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02b20000)
#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02b20000
#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02b20000)
#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02b20000
#define MCSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU5_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02b10000)
#define MCSU5_PMU_PMONTOP_REG_BASE_OFFS                             0x02b10000
#define MCSU5_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU5_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02b00000)
#define MCSU5_DBG_DBGCSR_REG_BASE_OFFS                              0x02b00000
#define MCSU5_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ad0000)
#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02ad0000
#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ad0000)
#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02ad0000
#define L36_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ac0000)
#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02ac0000
#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02ac0000)
#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02ac0000
#define MBSU6_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L36_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02ab0000)
#define L36_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02ab0000
#define L36_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L36_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x02abce00)
#define L36_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x02abce00
#define L36_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L36_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x02abc000)
#define L36_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x02abc000
#define L36_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L36_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02aa0000)
#define L36_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02aa0000
#define L36_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L36_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02aac000)
#define L36_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x02aac000
#define L36_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU6_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02a90000)
#define MBSU6_PMU_PMONTOP_REG_BASE_OFFS                             0x02a90000
#define MBSU6_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU6_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02a80000)
#define MBSU6_DBG_DBGCSR_REG_BASE_OFFS                              0x02a80000
#define MBSU6_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02a50000)
#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02a50000
#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02a50000)
#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02a50000
#define L37_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02a40000)
#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02a40000
#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02a40000)
#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02a40000
#define MBSU7_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L37_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02a30000)
#define L37_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02a30000
#define L37_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L37_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x02a3ce00)
#define L37_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x02a3ce00
#define L37_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L37_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x02a3c000)
#define L37_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x02a3c000
#define L37_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L37_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02a20000)
#define L37_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02a20000
#define L37_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L37_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02a2c000)
#define L37_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x02a2c000
#define L37_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU7_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02a10000)
#define MBSU7_PMU_PMONTOP_REG_BASE_OFFS                             0x02a10000
#define MBSU7_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU7_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02a00000)
#define MBSU7_DBG_DBGCSR_REG_BASE_OFFS                              0x02a00000
#define MBSU7_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x029d0000)
#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x029d0000
#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x029d0000)
#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x029d0000
#define L38_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x029c0000)
#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x029c0000
#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x029c0000)
#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x029c0000
#define MBSU8_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L38_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x029b0000)
#define L38_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x029b0000
#define L38_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L38_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x029bce00)
#define L38_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x029bce00
#define L38_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L38_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x029bc000)
#define L38_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x029bc000
#define L38_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L38_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x029a0000)
#define L38_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x029a0000
#define L38_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L38_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x029ac000)
#define L38_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x029ac000
#define L38_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU8_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02990000)
#define MBSU8_PMU_PMONTOP_REG_BASE_OFFS                             0x02990000
#define MBSU8_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU8_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02980000)
#define MBSU8_DBG_DBGCSR_REG_BASE_OFFS                              0x02980000
#define MBSU8_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02950000)
#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02950000
#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02950000)
#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02950000
#define L39_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02940000)
#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02940000
#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02940000)
#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02940000
#define MBSU9_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L39_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02930000)
#define L39_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02930000
#define L39_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L39_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x0293ce00)
#define L39_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x0293ce00
#define L39_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L39_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x0293c000)
#define L39_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x0293c000
#define L39_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L39_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02920000)
#define L39_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02920000
#define L39_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L39_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x0292c000)
#define L39_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x0292c000
#define L39_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU9_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02910000)
#define MBSU9_PMU_PMONTOP_REG_BASE_OFFS                             0x02910000
#define MBSU9_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU9_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02900000)
#define MBSU9_DBG_DBGCSR_REG_BASE_OFFS                              0x02900000
#define MBSU9_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x028d0000)
#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x028d0000
#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x028d0000)
#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x028d0000
#define L310_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x028c0000)
#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x028c0000
#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x028c0000)
#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x028c0000
#define MBSU10_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L310_PMU_HML3_APB_PMU_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x028b0000)
#define L310_PMU_HML3_APB_PMU_REG_BASE_OFFS                         0x028b0000
#define L310_PMU_HML3_APB_PMU_REG_BASE_SIZE                         0x00010000

#define L310_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x028bce00)
#define L310_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                      0x028bce00
#define L310_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                      0x00000200

#define L310_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                     (QDSS_AMBERWING_BASE_PHYS + 0x028bc000)
#define L310_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                     0x028bc000
#define L310_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                     0x00000e00

#define L310_DBG_HML3_APB_DBG_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x028a0000)
#define L310_DBG_HML3_APB_DBG_REG_BASE_OFFS                         0x028a0000
#define L310_DBG_HML3_APB_DBG_REG_BASE_SIZE                         0x00010000

#define L310_DBG_HML3_APB_REG_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x028ac000)
#define L310_DBG_HML3_APB_REG_REG_BASE_OFFS                         0x028ac000
#define L310_DBG_HML3_APB_REG_REG_BASE_SIZE                         0x00004000

#define MBSU10_PMU_PMONTOP_REG_BASE_PHYS                            (QDSS_AMBERWING_BASE_PHYS + 0x02890000)
#define MBSU10_PMU_PMONTOP_REG_BASE_OFFS                            0x02890000
#define MBSU10_PMU_PMONTOP_REG_BASE_SIZE                            0x00001000

#define MBSU10_DBG_DBGCSR_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02880000)
#define MBSU10_DBG_DBGCSR_REG_BASE_OFFS                             0x02880000
#define MBSU10_DBG_DBGCSR_REG_BASE_SIZE                             0x00001000

#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02850000)
#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02850000
#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02850000)
#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02850000
#define L311_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02840000)
#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02840000
#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02840000)
#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02840000
#define MBSU11_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L311_PMU_HML3_APB_PMU_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x02830000)
#define L311_PMU_HML3_APB_PMU_REG_BASE_OFFS                         0x02830000
#define L311_PMU_HML3_APB_PMU_REG_BASE_SIZE                         0x00010000

#define L311_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x0283ce00)
#define L311_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                      0x0283ce00
#define L311_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                      0x00000200

#define L311_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                     (QDSS_AMBERWING_BASE_PHYS + 0x0283c000)
#define L311_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                     0x0283c000
#define L311_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                     0x00000e00

#define L311_DBG_HML3_APB_DBG_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x02820000)
#define L311_DBG_HML3_APB_DBG_REG_BASE_OFFS                         0x02820000
#define L311_DBG_HML3_APB_DBG_REG_BASE_SIZE                         0x00010000

#define L311_DBG_HML3_APB_REG_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x0282c000)
#define L311_DBG_HML3_APB_REG_REG_BASE_OFFS                         0x0282c000
#define L311_DBG_HML3_APB_REG_REG_BASE_SIZE                         0x00004000

#define MBSU11_PMU_PMONTOP_REG_BASE_PHYS                            (QDSS_AMBERWING_BASE_PHYS + 0x02810000)
#define MBSU11_PMU_PMONTOP_REG_BASE_OFFS                            0x02810000
#define MBSU11_PMU_PMONTOP_REG_BASE_SIZE                            0x00001000

#define MBSU11_DBG_DBGCSR_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02800000)
#define MBSU11_DBG_DBGCSR_REG_BASE_OFFS                             0x02800000
#define MBSU11_DBG_DBGCSR_REG_BASE_SIZE                             0x00001000

#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02760000)
#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02760000
#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02760000)
#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02760000
#define DMSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU0_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02750000)
#define DMSU0_PMU_PMONTOP_REG_BASE_OFFS                             0x02750000
#define DMSU0_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU0_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02740000)
#define DMSU0_DBG_DBGCSR_REG_BASE_OFFS                              0x02740000
#define DMSU0_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02720000)
#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02720000
#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02720000)
#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02720000
#define DMSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU1_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02710000)
#define DMSU1_PMU_PMONTOP_REG_BASE_OFFS                             0x02710000
#define DMSU1_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU1_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02700000)
#define DMSU1_DBG_DBGCSR_REG_BASE_OFFS                              0x02700000
#define DMSU1_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x026e0000)
#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x026e0000
#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x026e0000)
#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x026e0000
#define DMSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU2_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x026d0000)
#define DMSU2_PMU_PMONTOP_REG_BASE_OFFS                             0x026d0000
#define DMSU2_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU2_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x026c0000)
#define DMSU2_DBG_DBGCSR_REG_BASE_OFFS                              0x026c0000
#define DMSU2_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x026a0000)
#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x026a0000
#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x026a0000)
#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x026a0000
#define DMSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU3_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02690000)
#define DMSU3_PMU_PMONTOP_REG_BASE_OFFS                             0x02690000
#define DMSU3_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU3_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02680000)
#define DMSU3_DBG_DBGCSR_REG_BASE_OFFS                              0x02680000
#define DMSU3_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02660000)
#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02660000
#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02660000)
#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02660000
#define DMSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU4_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02650000)
#define DMSU4_PMU_PMONTOP_REG_BASE_OFFS                             0x02650000
#define DMSU4_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU4_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02640000)
#define DMSU4_DBG_DBGCSR_REG_BASE_OFFS                              0x02640000
#define DMSU4_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02620000)
#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02620000
#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02620000)
#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02620000
#define DMSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DMSU5_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02610000)
#define DMSU5_PMU_PMONTOP_REG_BASE_OFFS                             0x02610000
#define DMSU5_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define DMSU5_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02600000)
#define DMSU5_DBG_DBGCSR_REG_BASE_OFFS                              0x02600000
#define DMSU5_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x024e0000)
#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x024e0000
#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x024e0000)
#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x024e0000
#define PBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PBSU0_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x024d0000)
#define PBSU0_PMU_PMONTOP_REG_BASE_OFFS                             0x024d0000
#define PBSU0_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define PBSU0_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x024c0000)
#define PBSU0_DBG_DBGCSR_REG_BASE_OFFS                              0x024c0000
#define PBSU0_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x024a0000)
#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x024a0000
#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x024a0000)
#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x024a0000
#define MCSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU2_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02490000)
#define MCSU2_PMU_PMONTOP_REG_BASE_OFFS                             0x02490000
#define MCSU2_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU2_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02480000)
#define MCSU2_DBG_DBGCSR_REG_BASE_OFFS                              0x02480000
#define MCSU2_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02460000)
#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02460000
#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02460000)
#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02460000
#define MCSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU1_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02450000)
#define MCSU1_PMU_PMONTOP_REG_BASE_OFFS                             0x02450000
#define MCSU1_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU1_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02440000)
#define MCSU1_DBG_DBGCSR_REG_BASE_OFFS                              0x02440000
#define MCSU1_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02420000)
#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02420000
#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02420000)
#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02420000
#define MCSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MCSU0_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02410000)
#define MCSU0_PMU_PMONTOP_REG_BASE_OFFS                             0x02410000
#define MCSU0_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MCSU0_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02400000)
#define MCSU0_DBG_DBGCSR_REG_BASE_OFFS                              0x02400000
#define MCSU0_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x023d0000)
#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x023d0000
#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x023d0000)
#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x023d0000
#define L35_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x023c0000)
#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x023c0000
#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x023c0000)
#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x023c0000
#define MBSU5_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L35_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x023b0000)
#define L35_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x023b0000
#define L35_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L35_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x023bce00)
#define L35_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x023bce00
#define L35_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L35_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x023bc000)
#define L35_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x023bc000
#define L35_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L35_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x023a0000)
#define L35_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x023a0000
#define L35_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L35_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x023ac000)
#define L35_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x023ac000
#define L35_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU5_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02390000)
#define MBSU5_PMU_PMONTOP_REG_BASE_OFFS                             0x02390000
#define MBSU5_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU5_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02380000)
#define MBSU5_DBG_DBGCSR_REG_BASE_OFFS                              0x02380000
#define MBSU5_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02350000)
#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02350000
#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02350000)
#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02350000
#define L34_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02340000)
#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02340000
#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02340000)
#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02340000
#define MBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L34_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02330000)
#define L34_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02330000
#define L34_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L34_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x0233ce00)
#define L34_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x0233ce00
#define L34_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L34_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x0233c000)
#define L34_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x0233c000
#define L34_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L34_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02320000)
#define L34_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02320000
#define L34_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L34_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x0232c000)
#define L34_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x0232c000
#define L34_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU4_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02310000)
#define MBSU4_PMU_PMONTOP_REG_BASE_OFFS                             0x02310000
#define MBSU4_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU4_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02300000)
#define MBSU4_DBG_DBGCSR_REG_BASE_OFFS                              0x02300000
#define MBSU4_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x022d0000)
#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x022d0000
#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x022d0000)
#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x022d0000
#define L33_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x022c0000)
#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x022c0000
#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x022c0000)
#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x022c0000
#define MBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L33_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x022b0000)
#define L33_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x022b0000
#define L33_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L33_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x022bce00)
#define L33_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x022bce00
#define L33_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L33_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x022bc000)
#define L33_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x022bc000
#define L33_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L33_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x022a0000)
#define L33_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x022a0000
#define L33_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L33_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x022ac000)
#define L33_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x022ac000
#define L33_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU3_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02290000)
#define MBSU3_PMU_PMONTOP_REG_BASE_OFFS                             0x02290000
#define MBSU3_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU3_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02280000)
#define MBSU3_DBG_DBGCSR_REG_BASE_OFFS                              0x02280000
#define MBSU3_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02250000)
#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02250000
#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02250000)
#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02250000
#define L32_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02240000)
#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02240000
#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02240000)
#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02240000
#define MBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L32_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02230000)
#define L32_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02230000
#define L32_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L32_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x0223ce00)
#define L32_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x0223ce00
#define L32_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L32_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x0223c000)
#define L32_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x0223c000
#define L32_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L32_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02220000)
#define L32_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02220000
#define L32_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L32_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x0222c000)
#define L32_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x0222c000
#define L32_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU2_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02210000)
#define MBSU2_PMU_PMONTOP_REG_BASE_OFFS                             0x02210000
#define MBSU2_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU2_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02200000)
#define MBSU2_DBG_DBGCSR_REG_BASE_OFFS                              0x02200000
#define MBSU2_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x021d0000)
#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x021d0000
#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x021d0000)
#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x021d0000
#define L31_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x021c0000)
#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x021c0000
#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x021c0000)
#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x021c0000
#define MBSU1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L31_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x021b0000)
#define L31_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x021b0000
#define L31_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L31_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x021bce00)
#define L31_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x021bce00
#define L31_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L31_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x021bc000)
#define L31_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x021bc000
#define L31_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L31_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x021a0000)
#define L31_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x021a0000
#define L31_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L31_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x021ac000)
#define L31_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x021ac000
#define L31_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU1_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02190000)
#define MBSU1_PMU_PMONTOP_REG_BASE_OFFS                             0x02190000
#define MBSU1_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU1_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02180000)
#define MBSU1_DBG_DBGCSR_REG_BASE_OFFS                              0x02180000
#define MBSU1_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02150000)
#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02150000
#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02150000)
#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02150000
#define L30_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02140000)
#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02140000
#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02140000)
#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02140000
#define MBSU0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define L30_PMU_HML3_APB_PMU_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02130000)
#define L30_PMU_HML3_APB_PMU_REG_BASE_OFFS                          0x02130000
#define L30_PMU_HML3_APB_PMU_REG_BASE_SIZE                          0x00010000

#define L30_PMU_HML3_APB_TPDMCS_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x0213ce00)
#define L30_PMU_HML3_APB_TPDMCS_REG_BASE_OFFS                       0x0213ce00
#define L30_PMU_HML3_APB_TPDMCS_REG_BASE_SIZE                       0x00000200

#define L30_PMU_HML3_APB_PERFMON_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x0213c000)
#define L30_PMU_HML3_APB_PERFMON_REG_BASE_OFFS                      0x0213c000
#define L30_PMU_HML3_APB_PERFMON_REG_BASE_SIZE                      0x00000e00

#define L30_DBG_HML3_APB_DBG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x02120000)
#define L30_DBG_HML3_APB_DBG_REG_BASE_OFFS                          0x02120000
#define L30_DBG_HML3_APB_DBG_REG_BASE_SIZE                          0x00010000

#define L30_DBG_HML3_APB_REG_REG_BASE_PHYS                          (QDSS_AMBERWING_BASE_PHYS + 0x0212c000)
#define L30_DBG_HML3_APB_REG_REG_BASE_OFFS                          0x0212c000
#define L30_DBG_HML3_APB_REG_REG_BASE_SIZE                          0x00004000

#define MBSU0_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02110000)
#define MBSU0_PMU_PMONTOP_REG_BASE_OFFS                             0x02110000
#define MBSU0_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define MBSU0_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02100000)
#define MBSU0_DBG_DBGCSR_REG_BASE_OFFS                              0x02100000
#define MBSU0_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x020e0000)
#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x020e0000
#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x020e0000)
#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x020e0000
#define PBSU4_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PBSU4_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x020d0000)
#define PBSU4_PMU_PMONTOP_REG_BASE_OFFS                             0x020d0000
#define PBSU4_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define PBSU4_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x020c0000)
#define PBSU4_DBG_DBGCSR_REG_BASE_OFFS                              0x020c0000
#define PBSU4_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x020a0000)
#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x020a0000
#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x020a0000)
#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x020a0000
#define PBSU3_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PBSU3_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02090000)
#define PBSU3_PMU_PMONTOP_REG_BASE_OFFS                             0x02090000
#define PBSU3_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define PBSU3_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02080000)
#define PBSU3_DBG_DBGCSR_REG_BASE_OFFS                              0x02080000
#define PBSU3_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02060000)
#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02060000
#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02060000)
#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02060000
#define PBSU2_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PBSU2_PMU_PMONTOP_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x02050000)
#define PBSU2_PMU_PMONTOP_REG_BASE_OFFS                             0x02050000
#define PBSU2_PMU_PMONTOP_REG_BASE_SIZE                             0x00001000

#define PBSU2_DBG_DBGCSR_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x02040000)
#define PBSU2_DBG_DBGCSR_REG_BASE_OFFS                              0x02040000
#define PBSU2_DBG_DBGCSR_REG_BASE_SIZE                              0x00001000

#define DFTSU_CFG_DFTSU_TOP_REG_BASE_PHYS                           (QDSS_AMBERWING_BASE_PHYS + 0x02020000)
#define DFTSU_CFG_DFTSU_TOP_REG_BASE_OFFS                           0x02020000
#define DFTSU_CFG_DFTSU_TOP_REG_BASE_SIZE                           0x00004000

#define DFTSU_CFG_MNC_DFTSU_B10_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x02020000)
#define DFTSU_CFG_MNC_DFTSU_B10_REG_BASE_OFFS                       0x02020000
#define DFTSU_CFG_MNC_DFTSU_B10_REG_BASE_SIZE                       0x000001f8

#define DFTSU_CFG_TCU_2_TCU_2_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020200)
#define DFTSU_CFG_TCU_2_TCU_2_TCU_TOP_REG_BASE_OFFS                 0x02020200
#define DFTSU_CFG_TCU_2_TCU_2_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_3_TCU_3_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020300)
#define DFTSU_CFG_TCU_3_TCU_3_TCU_TOP_REG_BASE_OFFS                 0x02020300
#define DFTSU_CFG_TCU_3_TCU_3_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_4_TCU_4_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020400)
#define DFTSU_CFG_TCU_4_TCU_4_TCU_TOP_REG_BASE_OFFS                 0x02020400
#define DFTSU_CFG_TCU_4_TCU_4_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_5_TCU_5_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020500)
#define DFTSU_CFG_TCU_5_TCU_5_TCU_TOP_REG_BASE_OFFS                 0x02020500
#define DFTSU_CFG_TCU_5_TCU_5_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_6_TCU_6_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020600)
#define DFTSU_CFG_TCU_6_TCU_6_TCU_TOP_REG_BASE_OFFS                 0x02020600
#define DFTSU_CFG_TCU_6_TCU_6_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_7_TCU_7_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020700)
#define DFTSU_CFG_TCU_7_TCU_7_TCU_TOP_REG_BASE_OFFS                 0x02020700
#define DFTSU_CFG_TCU_7_TCU_7_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_8_TCU_8_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020800)
#define DFTSU_CFG_TCU_8_TCU_8_TCU_TOP_REG_BASE_OFFS                 0x02020800
#define DFTSU_CFG_TCU_8_TCU_8_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_9_TCU_9_TCU_TOP_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x02020900)
#define DFTSU_CFG_TCU_9_TCU_9_TCU_TOP_REG_BASE_OFFS                 0x02020900
#define DFTSU_CFG_TCU_9_TCU_9_TCU_TOP_REG_BASE_SIZE                 0x000000f8

#define DFTSU_CFG_TCU_10_TCU_10_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020a00)
#define DFTSU_CFG_TCU_10_TCU_10_TCU_TOP_REG_BASE_OFFS               0x02020a00
#define DFTSU_CFG_TCU_10_TCU_10_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_11_TCU_11_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020b00)
#define DFTSU_CFG_TCU_11_TCU_11_TCU_TOP_REG_BASE_OFFS               0x02020b00
#define DFTSU_CFG_TCU_11_TCU_11_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_12_TCU_12_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020c00)
#define DFTSU_CFG_TCU_12_TCU_12_TCU_TOP_REG_BASE_OFFS               0x02020c00
#define DFTSU_CFG_TCU_12_TCU_12_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_13_TCU_13_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020d00)
#define DFTSU_CFG_TCU_13_TCU_13_TCU_TOP_REG_BASE_OFFS               0x02020d00
#define DFTSU_CFG_TCU_13_TCU_13_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_14_TCU_14_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020e00)
#define DFTSU_CFG_TCU_14_TCU_14_TCU_TOP_REG_BASE_OFFS               0x02020e00
#define DFTSU_CFG_TCU_14_TCU_14_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_15_TCU_15_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02020f00)
#define DFTSU_CFG_TCU_15_TCU_15_TCU_TOP_REG_BASE_OFFS               0x02020f00
#define DFTSU_CFG_TCU_15_TCU_15_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_16_TCU_16_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021000)
#define DFTSU_CFG_TCU_16_TCU_16_TCU_TOP_REG_BASE_OFFS               0x02021000
#define DFTSU_CFG_TCU_16_TCU_16_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_17_TCU_17_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021100)
#define DFTSU_CFG_TCU_17_TCU_17_TCU_TOP_REG_BASE_OFFS               0x02021100
#define DFTSU_CFG_TCU_17_TCU_17_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_18_TCU_18_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021200)
#define DFTSU_CFG_TCU_18_TCU_18_TCU_TOP_REG_BASE_OFFS               0x02021200
#define DFTSU_CFG_TCU_18_TCU_18_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_19_TCU_19_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021300)
#define DFTSU_CFG_TCU_19_TCU_19_TCU_TOP_REG_BASE_OFFS               0x02021300
#define DFTSU_CFG_TCU_19_TCU_19_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_20_TCU_20_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021400)
#define DFTSU_CFG_TCU_20_TCU_20_TCU_TOP_REG_BASE_OFFS               0x02021400
#define DFTSU_CFG_TCU_20_TCU_20_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_21_TCU_21_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021500)
#define DFTSU_CFG_TCU_21_TCU_21_TCU_TOP_REG_BASE_OFFS               0x02021500
#define DFTSU_CFG_TCU_21_TCU_21_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_22_TCU_22_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021600)
#define DFTSU_CFG_TCU_22_TCU_22_TCU_TOP_REG_BASE_OFFS               0x02021600
#define DFTSU_CFG_TCU_22_TCU_22_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_23_TCU_23_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021700)
#define DFTSU_CFG_TCU_23_TCU_23_TCU_TOP_REG_BASE_OFFS               0x02021700
#define DFTSU_CFG_TCU_23_TCU_23_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_24_TCU_24_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021800)
#define DFTSU_CFG_TCU_24_TCU_24_TCU_TOP_REG_BASE_OFFS               0x02021800
#define DFTSU_CFG_TCU_24_TCU_24_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_25_TCU_25_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021900)
#define DFTSU_CFG_TCU_25_TCU_25_TCU_TOP_REG_BASE_OFFS               0x02021900
#define DFTSU_CFG_TCU_25_TCU_25_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_26_TCU_26_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021a00)
#define DFTSU_CFG_TCU_26_TCU_26_TCU_TOP_REG_BASE_OFFS               0x02021a00
#define DFTSU_CFG_TCU_26_TCU_26_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_27_TCU_27_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021b00)
#define DFTSU_CFG_TCU_27_TCU_27_TCU_TOP_REG_BASE_OFFS               0x02021b00
#define DFTSU_CFG_TCU_27_TCU_27_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_28_TCU_28_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021c00)
#define DFTSU_CFG_TCU_28_TCU_28_TCU_TOP_REG_BASE_OFFS               0x02021c00
#define DFTSU_CFG_TCU_28_TCU_28_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_29_TCU_29_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021d00)
#define DFTSU_CFG_TCU_29_TCU_29_TCU_TOP_REG_BASE_OFFS               0x02021d00
#define DFTSU_CFG_TCU_29_TCU_29_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_30_TCU_30_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021e00)
#define DFTSU_CFG_TCU_30_TCU_30_TCU_TOP_REG_BASE_OFFS               0x02021e00
#define DFTSU_CFG_TCU_30_TCU_30_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_31_TCU_31_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02021f00)
#define DFTSU_CFG_TCU_31_TCU_31_TCU_TOP_REG_BASE_OFFS               0x02021f00
#define DFTSU_CFG_TCU_31_TCU_31_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_32_TCU_32_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022000)
#define DFTSU_CFG_TCU_32_TCU_32_TCU_TOP_REG_BASE_OFFS               0x02022000
#define DFTSU_CFG_TCU_32_TCU_32_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_33_TCU_33_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022100)
#define DFTSU_CFG_TCU_33_TCU_33_TCU_TOP_REG_BASE_OFFS               0x02022100
#define DFTSU_CFG_TCU_33_TCU_33_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_34_TCU_34_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022200)
#define DFTSU_CFG_TCU_34_TCU_34_TCU_TOP_REG_BASE_OFFS               0x02022200
#define DFTSU_CFG_TCU_34_TCU_34_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_35_TCU_35_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022300)
#define DFTSU_CFG_TCU_35_TCU_35_TCU_TOP_REG_BASE_OFFS               0x02022300
#define DFTSU_CFG_TCU_35_TCU_35_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_36_TCU_36_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022400)
#define DFTSU_CFG_TCU_36_TCU_36_TCU_TOP_REG_BASE_OFFS               0x02022400
#define DFTSU_CFG_TCU_36_TCU_36_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_37_TCU_37_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022500)
#define DFTSU_CFG_TCU_37_TCU_37_TCU_TOP_REG_BASE_OFFS               0x02022500
#define DFTSU_CFG_TCU_37_TCU_37_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_38_TCU_38_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022600)
#define DFTSU_CFG_TCU_38_TCU_38_TCU_TOP_REG_BASE_OFFS               0x02022600
#define DFTSU_CFG_TCU_38_TCU_38_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_39_TCU_39_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022700)
#define DFTSU_CFG_TCU_39_TCU_39_TCU_TOP_REG_BASE_OFFS               0x02022700
#define DFTSU_CFG_TCU_39_TCU_39_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_40_TCU_40_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022800)
#define DFTSU_CFG_TCU_40_TCU_40_TCU_TOP_REG_BASE_OFFS               0x02022800
#define DFTSU_CFG_TCU_40_TCU_40_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_41_TCU_41_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022900)
#define DFTSU_CFG_TCU_41_TCU_41_TCU_TOP_REG_BASE_OFFS               0x02022900
#define DFTSU_CFG_TCU_41_TCU_41_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_42_TCU_42_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022a00)
#define DFTSU_CFG_TCU_42_TCU_42_TCU_TOP_REG_BASE_OFFS               0x02022a00
#define DFTSU_CFG_TCU_42_TCU_42_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_43_TCU_43_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022b00)
#define DFTSU_CFG_TCU_43_TCU_43_TCU_TOP_REG_BASE_OFFS               0x02022b00
#define DFTSU_CFG_TCU_43_TCU_43_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_44_TCU_44_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022c00)
#define DFTSU_CFG_TCU_44_TCU_44_TCU_TOP_REG_BASE_OFFS               0x02022c00
#define DFTSU_CFG_TCU_44_TCU_44_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_45_TCU_45_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022d00)
#define DFTSU_CFG_TCU_45_TCU_45_TCU_TOP_REG_BASE_OFFS               0x02022d00
#define DFTSU_CFG_TCU_45_TCU_45_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_46_TCU_46_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022e00)
#define DFTSU_CFG_TCU_46_TCU_46_TCU_TOP_REG_BASE_OFFS               0x02022e00
#define DFTSU_CFG_TCU_46_TCU_46_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_47_TCU_47_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02022f00)
#define DFTSU_CFG_TCU_47_TCU_47_TCU_TOP_REG_BASE_OFFS               0x02022f00
#define DFTSU_CFG_TCU_47_TCU_47_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_48_TCU_48_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02023000)
#define DFTSU_CFG_TCU_48_TCU_48_TCU_TOP_REG_BASE_OFFS               0x02023000
#define DFTSU_CFG_TCU_48_TCU_48_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_64_TCU_64_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024000)
#define DFTSU_CFG_TCU_64_TCU_64_TCU_TOP_REG_BASE_OFFS               0x02024000
#define DFTSU_CFG_TCU_64_TCU_64_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_65_TCU_65_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024100)
#define DFTSU_CFG_TCU_65_TCU_65_TCU_TOP_REG_BASE_OFFS               0x02024100
#define DFTSU_CFG_TCU_65_TCU_65_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_66_TCU_66_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024200)
#define DFTSU_CFG_TCU_66_TCU_66_TCU_TOP_REG_BASE_OFFS               0x02024200
#define DFTSU_CFG_TCU_66_TCU_66_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_67_TCU_67_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024300)
#define DFTSU_CFG_TCU_67_TCU_67_TCU_TOP_REG_BASE_OFFS               0x02024300
#define DFTSU_CFG_TCU_67_TCU_67_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_68_TCU_68_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024400)
#define DFTSU_CFG_TCU_68_TCU_68_TCU_TOP_REG_BASE_OFFS               0x02024400
#define DFTSU_CFG_TCU_68_TCU_68_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_69_TCU_69_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024500)
#define DFTSU_CFG_TCU_69_TCU_69_TCU_TOP_REG_BASE_OFFS               0x02024500
#define DFTSU_CFG_TCU_69_TCU_69_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_70_TCU_70_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024600)
#define DFTSU_CFG_TCU_70_TCU_70_TCU_TOP_REG_BASE_OFFS               0x02024600
#define DFTSU_CFG_TCU_70_TCU_70_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_71_TCU_71_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024700)
#define DFTSU_CFG_TCU_71_TCU_71_TCU_TOP_REG_BASE_OFFS               0x02024700
#define DFTSU_CFG_TCU_71_TCU_71_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_72_TCU_72_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024800)
#define DFTSU_CFG_TCU_72_TCU_72_TCU_TOP_REG_BASE_OFFS               0x02024800
#define DFTSU_CFG_TCU_72_TCU_72_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_73_TCU_73_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024900)
#define DFTSU_CFG_TCU_73_TCU_73_TCU_TOP_REG_BASE_OFFS               0x02024900
#define DFTSU_CFG_TCU_73_TCU_73_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_74_TCU_74_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024a00)
#define DFTSU_CFG_TCU_74_TCU_74_TCU_TOP_REG_BASE_OFFS               0x02024a00
#define DFTSU_CFG_TCU_74_TCU_74_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_TCU_75_TCU_75_TCU_TOP_REG_BASE_PHYS               (QDSS_AMBERWING_BASE_PHYS + 0x02024b00)
#define DFTSU_CFG_TCU_75_TCU_75_TCU_TOP_REG_BASE_OFFS               0x02024b00
#define DFTSU_CFG_TCU_75_TCU_75_TCU_TOP_REG_BASE_SIZE               0x000000f8

#define DFTSU_CFG_DFTSU_CORESIGHT_REG_BASE_PHYS                     (QDSS_AMBERWING_BASE_PHYS + 0x02027f00)
#define DFTSU_CFG_DFTSU_CORESIGHT_REG_BASE_OFFS                     0x02027f00
#define DFTSU_CFG_DFTSU_CORESIGHT_REG_BASE_SIZE                     0x00000100

#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02010000)
#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x02010000
#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x02010000)
#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x02010000
#define DFTSU_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01ce0000)
#define CPU_EVENTS_E1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_OFFS 0x01ce0000
#define CPU_EVENTS_E1_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x01cd0000)
#define CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x01cd0000
#define CPU_EVENTS_E1_ETB2_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x01cc0000)
#define CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x01cc0000
#define CPU_EVENTS_E1_ETB1_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c90000)
#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01c90000
#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c90000)
#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01c90000
#define CPU_EVENTS_E1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c80000)
#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01c80000
#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c80000)
#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01c80000
#define CPU_EVENTS_E1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c70000)
#define CPU_EVENTS_E1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x01c70000
#define CPU_EVENTS_E1_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c60000)
#define CPU_EVENTS_E1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x01c60000
#define CPU_EVENTS_E1_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c50280)
#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_OFFS 0x01c50280
#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_SIZE 0x00000d80

#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c50000)
#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_OFFS 0x01c50000
#define CPU_EVENTS_E1_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_SIZE 0x0000027d

#define CPU_EVENTS_E1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c40000)
#define CPU_EVENTS_E1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS 0x01c40000
#define CPU_EVENTS_E1_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c30000)
#define CPU_EVENTS_E1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x01c30000
#define CPU_EVENTS_E1_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c20000)
#define CPU_EVENTS_E1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x01c20000
#define CPU_EVENTS_E1_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c10000)
#define CPU_EVENTS_E1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x01c10000
#define CPU_EVENTS_E1_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01c00000)
#define CPU_EVENTS_E1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x01c00000
#define CPU_EVENTS_E1_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b80000)
#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b80000
#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b80000)
#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b80000
#define PCIE0_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b70000)
#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b70000
#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b70000)
#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b70000
#define PCIE0_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b60000)
#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b60000
#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b60000)
#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b60000
#define PCIE0_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b50000)
#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b50000
#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b50000)
#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b50000
#define PCIE0_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b40000)
#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b40000
#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b40000)
#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b40000
#define PCIE0_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b30000)
#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b30000
#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b30000)
#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b30000
#define PCIE0_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b20000)
#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b20000
#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b20000)
#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b20000
#define PCIE0_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b10000)
#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b10000
#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b10000)
#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b10000
#define PCIE0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b00000)
#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01b00000
#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01b00000)
#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01b00000
#define PCIE0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a60280)
#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_OFFS 0x01a60280
#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a60000)
#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_OFFS 0x01a60000
#define PCIE0_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a50280)
#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_OFFS 0x01a50280
#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a50000)
#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_OFFS 0x01a50000
#define PCIE0_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a30280)
#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01a30280
#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a30000)
#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01a30000
#define PCIE0_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a20280)
#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01a20280
#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a20000)
#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01a20000
#define PCIE0_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a10280)
#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01a10280
#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01a10000)
#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01a10000
#define PCIE0_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE0_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_PHYS      (QDSS_AMBERWING_BASE_PHYS + 0x01a00000)
#define PCIE0_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_OFFS      0x01a00000
#define PCIE0_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_SIZE      0x00001000

#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01980000)
#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01980000
#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01980000)
#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01980000
#define PCIE1_CTI8_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01970000)
#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01970000
#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01970000)
#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01970000
#define PCIE1_CTI7_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01960000)
#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01960000
#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01960000)
#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01960000
#define PCIE1_CTI6_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01950000)
#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01950000
#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01950000)
#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01950000
#define PCIE1_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01940000)
#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01940000
#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01940000)
#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01940000
#define PCIE1_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01930000)
#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01930000
#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01930000)
#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01930000
#define PCIE1_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01920000)
#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01920000
#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01920000)
#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01920000
#define PCIE1_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01910000)
#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01910000
#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01910000)
#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01910000
#define PCIE1_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01900000)
#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01900000
#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01900000)
#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01900000
#define PCIE1_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01860280)
#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_OFFS 0x01860280
#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01860000)
#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_OFFS 0x01860000
#define PCIE1_TPDM5_HWEVENTS_TPDM_ATB128_DSB256_CS8132E56B_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01850280)
#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_OFFS 0x01850280
#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01850000)
#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_OFFS 0x01850000
#define PCIE1_TPDM4_VBU_TPDM_ATB128_GPRCLK_BC16_TC2_CMB64_DSB128_CS8FFD6F93_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01830280)
#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01830280
#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01830000)
#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01830000
#define PCIE1_TPDM2_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01820280)
#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01820280
#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01820000)
#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01820000
#define PCIE1_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01810280)
#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01810280
#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01810000)
#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01810000
#define PCIE1_TPDM0_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PCIE1_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_PHYS      (QDSS_AMBERWING_BASE_PHYS + 0x01800000)
#define PCIE1_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_OFFS      0x01800000
#define PCIE1_TPDA_TPDA_S6_W128_D8_M64_CSBA69E62_REG_BASE_SIZE      0x00001000

#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01790280)
#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_OFFS 0x01790280
#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_SIZE 0x00000d80

#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01790000)
#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_OFFS 0x01790000
#define PERIPH_TPDM3_PRNG1_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_SIZE 0x0000027d

#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01780280)
#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_OFFS 0x01780280
#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_SUB_REG_BASE_SIZE 0x00000d80

#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01780000)
#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_OFFS 0x01780000
#define PERIPH_TPDM2_PRNG0_TPDM_ATB32_APCLK_CMB32_CSA14715CD_GPR_REG_BASE_SIZE 0x0000027d

#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01770000)
#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01770000
#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01770000)
#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01770000
#define PERIPH_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01760000)
#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01760000
#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01760000)
#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01760000
#define PERIPH_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01750000)
#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01750000
#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01750000)
#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01750000
#define PERIPH_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01740000)
#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01740000
#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01740000)
#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01740000
#define PERIPH_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01720280)
#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01720280
#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01720000)
#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01720000
#define PERIPH_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01710280)
#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_SUB_REG_BASE_OFFS 0x01710280
#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_SUB_REG_BASE_SIZE 0x00000d80

#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01710000)
#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_GPR_REG_BASE_OFFS 0x01710000
#define PERIPH_TPDM0_HWEVENTS_TPDM_ATB128_GPRCLK_BC12_DSB256_CSDE2590FC_GPR_REG_BASE_SIZE 0x0000027d

#define PERIPH_TPDA_TPDA_S4_W128_D8_M64_CSD29999C7_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x01700000)
#define PERIPH_TPDA_TPDA_S4_W128_D8_M64_CSD29999C7_REG_BASE_OFFS    0x01700000
#define PERIPH_TPDA_TPDA_S4_W128_D8_M64_CSD29999C7_REG_BASE_SIZE    0x00001000

#define CPU_EVENTS_E0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x016e0000)
#define CPU_EVENTS_E0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_OFFS 0x016e0000
#define CPU_EVENTS_E0_ETF_PRESERVE_DEBUG_AJU_CPU_EVENTS_GLUE_LOGIC_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x016d0000)
#define CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x016d0000
#define CPU_EVENTS_E0_ETB2_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_PHYS         (QDSS_AMBERWING_BASE_PHYS + 0x016c0000)
#define CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_OFFS         0x016c0000
#define CPU_EVENTS_E0_ETB1_TMC_CXTMC_F128W64K_REG_BASE_SIZE         0x00001000

#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01690000)
#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01690000
#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01690000)
#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01690000
#define CPU_EVENTS_E0_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01680000)
#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01680000
#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01680000)
#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01680000
#define CPU_EVENTS_E0_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01670000)
#define CPU_EVENTS_E0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x01670000
#define CPU_EVENTS_E0_ETB2_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01660000)
#define CPU_EVENTS_E0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_OFFS 0x01660000
#define CPU_EVENTS_E0_ETB1_REPLICATOR_CXATBREPLICATOR_128WP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01650280)
#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_OFFS 0x01650280
#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_SUB_REG_BASE_SIZE 0x00000d80

#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01650000)
#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_OFFS 0x01650000
#define CPU_EVENTS_E0_TPDM0_TPDM_ATB128_DSB256_CSE3332D3A_GPR_REG_BASE_SIZE 0x0000027d

#define CPU_EVENTS_E0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01640000)
#define CPU_EVENTS_E0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS 0x01640000
#define CPU_EVENTS_E0_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01630000)
#define CPU_EVENTS_E0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x01630000
#define CPU_EVENTS_E0_ETB2_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01620000)
#define CPU_EVENTS_E0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x01620000
#define CPU_EVENTS_E0_ETB2_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01610000)
#define CPU_EVENTS_E0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_OFFS 0x01610000
#define CPU_EVENTS_E0_ETB1_FUNNEL_2_CXATBFUNNEL_128W2SP_REG_BASE_SIZE 0x00001000

#define CPU_EVENTS_E0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01600000)
#define CPU_EVENTS_E0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_OFFS 0x01600000
#define CPU_EVENTS_E0_ETB1_FUNNEL_1_CXATBFUNNEL_128W4SP_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015f0000)
#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x015f0000
#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015f0000)
#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x015f0000
#define DDR_SE_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015e0000)
#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x015e0000
#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015e0000)
#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x015e0000
#define DDR_SE_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015d0000)
#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x015d0000
#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015d0000)
#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x015d0000
#define DDR_SE_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015c0000)
#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x015c0000
#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x015c0000)
#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x015c0000
#define DDR_SE_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01590280)
#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x01590280
#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01590000)
#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x01590000
#define DDR_SE_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_SE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x01580000)
#define DDR_SE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS    0x01580000
#define DDR_SE_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE    0x00001000

#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01570000)
#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01570000
#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01570000)
#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01570000
#define DDR_S_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01560000)
#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01560000
#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01560000)
#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01560000
#define DDR_S_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01550000)
#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01550000
#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01550000)
#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01550000
#define DDR_S_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01540000)
#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01540000
#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01540000)
#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01540000
#define DDR_S_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01510280)
#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x01510280
#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01510000)
#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x01510000
#define DDR_S_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_S_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS     (QDSS_AMBERWING_BASE_PHYS + 0x01500000)
#define DDR_S_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS     0x01500000
#define DDR_S_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE     0x00001000

#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014f0000)
#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x014f0000
#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014f0000)
#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x014f0000
#define DDR_SW_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014e0000)
#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x014e0000
#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014e0000)
#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x014e0000
#define DDR_SW_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014d0000)
#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x014d0000
#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014d0000)
#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x014d0000
#define DDR_SW_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014c0000)
#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x014c0000
#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x014c0000)
#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x014c0000
#define DDR_SW_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01490280)
#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_OFFS 0x01490280
#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_SUB_REG_BASE_SIZE 0x00000d80

#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01490000)
#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_OFFS 0x01490000
#define DDR_SW_TPDM0_TPDM_ATB128_GPRCLK_BC16_TC4_CMB32_DSB64_CSCCEC7056_GPR_REG_BASE_SIZE 0x0000027d

#define DDR_SW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_PHYS    (QDSS_AMBERWING_BASE_PHYS + 0x01480000)
#define DDR_SW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_OFFS    0x01480000
#define DDR_SW_TPDA_TPDA_S1_W128_D8_M64_CS5CD79236_REG_BASE_SIZE    0x00001000

#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013d0000)
#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x013d0000
#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013d0000)
#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x013d0000
#define IMC_CTI5_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013c0000)
#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x013c0000
#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013c0000)
#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x013c0000
#define IMC_CTI4_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013b0000)
#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x013b0000
#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013b0000)
#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x013b0000
#define IMC_CTI3_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013a0000)
#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x013a0000
#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x013a0000)
#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x013a0000
#define IMC_CTI2_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01390000)
#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01390000
#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01390000)
#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01390000
#define IMC_CTI1_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01380000)
#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_OFFS 0x01380000
#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_REG_BASE_SIZE 0x00001000

#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01380000)
#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_OFFS 0x01380000
#define IMC_CTI0_QC_CTI_TRIGGERS8_CHANNELS8_CS23CD758C_SUB_REG_BASE_SIZE 0x00001000

#define AJU_IMC_DEBUG_UI_IMC_DEBUG_UI_REG_BASE_PHYS                 (QDSS_AMBERWING_BASE_PHYS + 0x01340000)
#define AJU_IMC_DEBUG_UI_IMC_DEBUG_UI_REG_BASE_OFFS                 0x01340000
#define AJU_IMC_DEBUG_UI_IMC_DEBUG_UI_REG_BASE_SIZE                 0x00001000

#define AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE_PHYS                  (QDSS_AMBERWING_BASE_PHYS + 0x01340f00)
#define AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE_OFFS                  0x01340f00
#define AJU_IMC_DEBUG_UI_CS_DEBUG_UI_REG_BASE_SIZE                  0x00000100

#define AJU_IMC_DEBUG_UI_REG_BASE_PHYS                              (QDSS_AMBERWING_BASE_PHYS + 0x01340000)
#define AJU_IMC_DEBUG_UI_REG_BASE_OFFS                              0x01340000
#define AJU_IMC_DEBUG_UI_REG_BASE_SIZE                              0x00000f00

#define IMC_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS                (QDSS_AMBERWING_BASE_PHYS + 0x01330000)
#define IMC_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS                0x01330000
#define IMC_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE                0x00001000

#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01320280)
#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_OFFS 0x01320280
#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_SUB_REG_BASE_SIZE 0x00000d80

#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01320000)
#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_OFFS 0x01320000
#define IMC_TPDM1_SMMU_TPDM_ATB128_MCMB4_CS6E88EB34_GPR_REG_BASE_SIZE 0x0000027d

#define IMC_TPDM0_IMC_TPDM_ATB128_GPRCLK_BC12_CMB64_DSB256_CSD7E3FA63_SUB_REG_BASE_PHYS (QDSS_AMBERWING_BASE_PHYS + 0x01310280)
#define IMC_TPDM0_IMC_TPDM_ATB128_GPRCLK_BC12_CMB64_DSB256_CSD7E3FA63_SUB_REG_BASE_OFFS 0x01310280
#define IMC_TPDM0_IMC_TPDM_ATB128_GPRCLK_BC12_CMB64_DSB256_CSD7E3FA63_SUB_REG_BASE_SIZE 0x00000d80

#define IMC_TPDM0_IMC_IMC_TPDM_GPR_REG_BASE_PHYS                    (QDSS_AMBERWING_BASE_PHYS + 0x01310000)
#define IMC_TPDM0_IMC_IMC_TPDM_GPR_REG_BASE_OFFS                    0x01310000
#define IMC_TPDM0_IMC_IMC_TPDM_GPR_REG_BASE_SIZE                    0x00000100

#define IMC_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_PHYS       (QDSS_AMBERWING_BASE_PHYS + 0x01300000)
#define IMC_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_OFFS       0x01300000
#define IMC_TPDA_TPDA_S2_W128_D8_M64_CS90A781C1_REG_BASE_SIZE       0x00001000

#define IMC_A53_CORTEXA53_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x01200000)
#define IMC_A53_CORTEXA53_REG_BASE_OFFS                             0x01200000
#define IMC_A53_CORTEXA53_REG_BASE_SIZE                             0x00100000

#define IMC_A53_ROM_TABLE_REG_BASE_PHYS                             (QDSS_AMBERWING_BASE_PHYS + 0x01200000)
#define IMC_A53_ROM_TABLE_REG_BASE_OFFS                             0x01200000
#define IMC_A53_ROM_TABLE_REG_BASE_SIZE                             0x00001000

#define IMC_A53_CPU0_CPU0_DEBUG_REG_BASE_PHYS                       (QDSS_AMBERWING_BASE_PHYS + 0x01210000)
#define IMC_A53_CPU0_CPU0_DEBUG_REG_BASE_OFFS                       0x01210000
#define IMC_A53_CPU0_CPU0_DEBUG_REG_BASE_SIZE                       0x00001000

#define IMC_A53_CPU0_CPU0_CTI_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x01220000)
#define IMC_A53_CPU0_CPU0_CTI_REG_BASE_OFFS                         0x01220000
#define IMC_A53_CPU0_CPU0_CTI_REG_BASE_SIZE                         0x00001000

#define IMC_A53_CPU0_CPU0_PMU_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x01230000)
#define IMC_A53_CPU0_CPU0_PMU_REG_BASE_OFFS                         0x01230000
#define IMC_A53_CPU0_CPU0_PMU_REG_BASE_SIZE                         0x00001000

#define IMC_A53_CPU0_CPU0_ETM_REG_BASE_PHYS                         (QDSS_AMBERWING_BASE_PHYS + 0x01240000)
#define IMC_A53_CPU0_CPU0_ETM_REG_BASE_OFFS                         0x01240000
#define IMC_A53_CPU0_CPU0_ETM_REG_BASE_SIZE                         0x00001000

#define AJU_W0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01070000)
#define AJU_W0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01070000
#define AJU_W0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_E1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01060000)
#define AJU_E1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01060000
#define AJU_E1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_E0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01050000)
#define AJU_E0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01050000
#define AJU_E0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_S2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01040000)
#define AJU_S2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01040000
#define AJU_S2_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_S1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01030000)
#define AJU_S1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01030000
#define AJU_S1_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_S0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_PHYS             (QDSS_AMBERWING_BASE_PHYS + 0x01020000)
#define AJU_S0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_OFFS             0x01020000
#define AJU_S0_FUNNEL_CXATBFUNNEL_128W8SP_REG_BASE_SIZE             0x00001000

#define AJU_ROM2_AMBERWING_ROM_2_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x01010000)
#define AJU_ROM2_AMBERWING_ROM_2_REG_BASE_OFFS                      0x01010000
#define AJU_ROM2_AMBERWING_ROM_2_REG_BASE_SIZE                      0x00001000

#define AJU_ROM1_AMBERWING_ROM_1_REG_BASE_PHYS                      (QDSS_AMBERWING_BASE_PHYS + 0x01000000)
#define AJU_ROM1_AMBERWING_ROM_1_REG_BASE_OFFS                      0x01000000
#define AJU_ROM1_AMBERWING_ROM_1_REG_BASE_SIZE                      0x00001000

/*----------------------------------------------------------------------------
 * BASE: SYS_VBU_HWK0_SYSFAB_REGS
 *--------------------------------------------------------------------------*/

#define SYS_VBU_HWK0_SYSFAB_REGS_BASE                               0xff18a00000uLL
#define SYS_VBU_HWK0_SYSFAB_REGS_BASE_SIZE                          0x00020301
#define SYS_VBU_HWK0_SYSFAB_REGS_BASE_PHYS                          0xff18a00000uLL

#define SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_PHYS                      (SYS_VBU_HWK0_SYSFAB_REGS_BASE_PHYS + 0x00000000)
#define SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_OFFS                      0x00000000
#define SYS_VBU_HWK0_SYSFAB_REGS_REG_BASE_SIZE                      0x00020301

/*----------------------------------------------------------------------------
 * BASE: IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3
 *--------------------------------------------------------------------------*/

#define IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE        0xff18b00000uLL
#define IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_SIZE   0x00040000
#define IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS   0xff18b00000uLL

#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS      (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00000000)
#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS      0x00000000
#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE      0x00010000

#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS      (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00010000)
#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS      0x00010000
#define IMC_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE      0x00010000

#define IMC_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                  (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00020000)
#define IMC_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                  0x00020000
#define IMC_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                  0x00008000

#define IMC_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS                (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00028000)
#define IMC_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS                0x00028000
#define IMC_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE                0x00008000

#define IMC_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS                 (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00030000)
#define IMC_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS                 0x00030000
#define IMC_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE                 0x00010000

#define IMC_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS                 (IMC_QSMMUV3_STS2_1_3_QAD10100_V64P44D64_C16S_F3_BASE_PHYS + 0x00040000)
#define IMC_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS                 0x00040000
#define IMC_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE                 0x00020000

/*----------------------------------------------------------------------------
 * BASE: TS1_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS1_TSENS_TOP_BASE                                          0xff18c00000uLL
#define TS1_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS1_TSENS_TOP_BASE_PHYS                                     0xff18c00000uLL

#define TS1_TSENS_SROT_REG_BASE_PHYS                                (TS1_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS1_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS1_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS1_TSENS_TM_REG_BASE_PHYS                                  (TS1_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS1_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS1_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: CM_SGMII_2PORT_SW
 *--------------------------------------------------------------------------*/

#define CM_SGMII_2PORT_SW_BASE                                      0xff18d00000uLL
#define CM_SGMII_2PORT_SW_BASE_SIZE                                 0x00030000
#define CM_SGMII_2PORT_SW_BASE_PHYS                                 0xff18d00000uLL

#define QSERVER_COM_SGMII_COM_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00000000)
#define QSERVER_COM_SGMII_COM_REG_BASE_OFFS                         0x00000000
#define QSERVER_COM_SGMII_COM_REG_BASE_SIZE                         0x00000240

#define SGMII_PHY_CMN_PCS_CMN_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00000400)
#define SGMII_PHY_CMN_PCS_CMN_REG_BASE_OFFS                         0x00000400
#define SGMII_PHY_CMN_PCS_CMN_REG_BASE_SIZE                         0x00000064

#define QSERVER_L0_SGMII_LANE_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00010000)
#define QSERVER_L0_SGMII_LANE_REG_BASE_OFFS                         0x00010000
#define QSERVER_L0_SGMII_LANE_REG_BASE_SIZE                         0x000002f0

#define SGMII_PHY_L0_PCS_LANE_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00010400)
#define SGMII_PHY_L0_PCS_LANE_REG_BASE_OFFS                         0x00010400
#define SGMII_PHY_L0_PCS_LANE_REG_BASE_SIZE                         0x00000100

#define QSERVER_L1_SGMII_LANE_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00020000)
#define QSERVER_L1_SGMII_LANE_REG_BASE_OFFS                         0x00020000
#define QSERVER_L1_SGMII_LANE_REG_BASE_SIZE                         0x000002f0

#define SGMII_PHY_L1_PCS_LANE_REG_BASE_PHYS                         (CM_SGMII_2PORT_SW_BASE_PHYS + 0x00020400)
#define SGMII_PHY_L1_PCS_LANE_REG_BASE_OFFS                         0x00020400
#define SGMII_PHY_L1_PCS_LANE_REG_BASE_SIZE                         0x00000100

/*----------------------------------------------------------------------------
 * BASE: SGMII_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define SGMII_A2P_AHB2PHY_SWMAN_BASE                                0xff18d80000uLL
#define SGMII_A2P_AHB2PHY_SWMAN_BASE_SIZE                           0x00000400
#define SGMII_A2P_AHB2PHY_SWMAN_BASE_PHYS                           0xff18d80000uLL

#define SGMII_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                       (SGMII_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define SGMII_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                       0x00000000
#define SGMII_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                       0x00000400

/*----------------------------------------------------------------------------
 * BASE: SFPB_SOUTH1_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_SOUTH1_CFG_BASE                                        0xff19f00000uLL
#define SFPB_SOUTH1_CFG_BASE_SIZE                                   0x00000068
#define SFPB_SOUTH1_CFG_BASE_PHYS                                   0xff19f00000uLL

#define S1_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                         (SFPB_SOUTH1_CFG_BASE_PHYS + 0x00000000)
#define S1_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                         0x00000000
#define S1_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                         0x00000068

/*----------------------------------------------------------------------------
 * BASE: D1_DDRSS
 *--------------------------------------------------------------------------*/

#define D1_DDRSS_BASE                                               0xff1a000000uLL
#define D1_DDRSS_BASE_SIZE                                          0x02000000
#define D1_DDRSS_BASE_PHYS                                          0xff1a000000uLL

#define D1_MDDR_REG_BASE_PHYS                                       (D1_DDRSS_BASE_PHYS + 0x00000000)
#define D1_MDDR_REG_BASE_OFFS                                       0x00000000
#define D1_MDDR_REG_BASE_SIZE                                       0x00060000

#define D1_MPU_REG_BASE_PHYS                                        (D1_DDRSS_BASE_PHYS + 0x00060000)
#define D1_MPU_REG_BASE_OFFS                                        0x00060000
#define D1_MPU_REG_BASE_SIZE                                        0x00000e00

#define D1_DDRPLL_REG_BASE_PHYS                                     (D1_DDRSS_BASE_PHYS + 0x00070000)
#define D1_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D1_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D1_DDRPHY_REG_BASE_PHYS                                     (D1_DDRSS_BASE_PHYS + 0x01000000)
#define D1_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D1_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: D0_DDRSS
 *--------------------------------------------------------------------------*/

#define D0_DDRSS_BASE                                               0xff1c000000uLL
#define D0_DDRSS_BASE_SIZE                                          0x02000000
#define D0_DDRSS_BASE_PHYS                                          0xff1c000000uLL

#define D0_MDDR_REG_BASE_PHYS                                       (D0_DDRSS_BASE_PHYS + 0x00000000)
#define D0_MDDR_REG_BASE_OFFS                                       0x00000000
#define D0_MDDR_REG_BASE_SIZE                                       0x00060000

#define D0_MPU_REG_BASE_PHYS                                        (D0_DDRSS_BASE_PHYS + 0x00060000)
#define D0_MPU_REG_BASE_OFFS                                        0x00060000
#define D0_MPU_REG_BASE_SIZE                                        0x00000e00

#define D0_DDRPLL_REG_BASE_PHYS                                     (D0_DDRSS_BASE_PHYS + 0x00070000)
#define D0_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D0_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D0_DDRPHY_REG_BASE_PHYS                                     (D0_DDRSS_BASE_PHYS + 0x01000000)
#define D0_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D0_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: TS10_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS10_TSENS_TOP_BASE                                         0xff1e000000uLL
#define TS10_TSENS_TOP_BASE_SIZE                                    0x00020000
#define TS10_TSENS_TOP_BASE_PHYS                                    0xff1e000000uLL

#define TS10_TSENS_SROT_REG_BASE_PHYS                               (TS10_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS10_TSENS_SROT_REG_BASE_OFFS                               0x00000000
#define TS10_TSENS_SROT_REG_BASE_SIZE                               0x00001000

#define TS10_TSENS_TM_REG_BASE_PHYS                                 (TS10_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS10_TSENS_TM_REG_BASE_OFFS                                 0x00010000
#define TS10_TSENS_TM_REG_BASE_SIZE                                 0x00001000

/*----------------------------------------------------------------------------
 * BASE: TS9_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS9_TSENS_TOP_BASE                                          0xff1e100000uLL
#define TS9_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS9_TSENS_TOP_BASE_PHYS                                     0xff1e100000uLL

#define TS9_TSENS_SROT_REG_BASE_PHYS                                (TS9_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS9_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS9_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS9_TSENS_TM_REG_BASE_PHYS                                  (TS9_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS9_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS9_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: VDS_CPR3
 *--------------------------------------------------------------------------*/

#define VDS_CPR3_BASE                                               0xff1e200000uLL
#define VDS_CPR3_BASE_SIZE                                          0x00004000
#define VDS_CPR3_BASE_PHYS                                          0xff1e200000uLL

#define VDS_CPR3_REG_BASE_PHYS                                      (VDS_CPR3_BASE_PHYS + 0x00000000)
#define VDS_CPR3_REG_BASE_OFFS                                      0x00000000
#define VDS_CPR3_REG_BASE_SIZE                                      0x00004000

/*----------------------------------------------------------------------------
 * BASE: S_GCCMS
 *--------------------------------------------------------------------------*/

#define S_GCCMS_BASE                                                0xff1e400000uLL
#define S_GCCMS_BASE_SIZE                                           0x00200000
#define S_GCCMS_BASE_PHYS                                           0xff1e400000uLL

#define S_GCCMS_REG_REG_BASE_PHYS                                   (S_GCCMS_BASE_PHYS + 0x00000000)
#define S_GCCMS_REG_REG_BASE_OFFS                                   0x00000000
#define S_GCCMS_REG_REG_BASE_SIZE                                   0x001f0000

#define S_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_PHYS          (S_GCCMS_BASE_PHYS + 0x001f0000)
#define S_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_OFFS          0x001f0000
#define S_GCCMS_RPU_GCCMS_RPU_RPU0032_32_L16_REG_BASE_SIZE          0x00001200

/*----------------------------------------------------------------------------
 * BASE: SFPB_SOUTH2_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_SOUTH2_CFG_BASE                                        0xff1ff00000uLL
#define SFPB_SOUTH2_CFG_BASE_SIZE                                   0x00000068
#define SFPB_SOUTH2_CFG_BASE_PHYS                                   0xff1ff00000uLL

#define S2_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                         (SFPB_SOUTH2_CFG_BASE_PHYS + 0x00000000)
#define S2_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                         0x00000000
#define S2_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                         0x00000068

/*----------------------------------------------------------------------------
 * BASE: D5_DDRSS
 *--------------------------------------------------------------------------*/

#define D5_DDRSS_BASE                                               0xff20000000uLL
#define D5_DDRSS_BASE_SIZE                                          0x02000000
#define D5_DDRSS_BASE_PHYS                                          0xff20000000uLL

#define D5_MDDR_REG_BASE_PHYS                                       (D5_DDRSS_BASE_PHYS + 0x00000000)
#define D5_MDDR_REG_BASE_OFFS                                       0x00000000
#define D5_MDDR_REG_BASE_SIZE                                       0x00060000

#define D5_MPU_REG_BASE_PHYS                                        (D5_DDRSS_BASE_PHYS + 0x00060000)
#define D5_MPU_REG_BASE_OFFS                                        0x00060000
#define D5_MPU_REG_BASE_SIZE                                        0x00000e00

#define D5_DDRPLL_REG_BASE_PHYS                                     (D5_DDRSS_BASE_PHYS + 0x00070000)
#define D5_DDRPLL_REG_BASE_OFFS                                     0x00070000
#define D5_DDRPLL_REG_BASE_SIZE                                     0x00000240

#define D5_DDRPHY_REG_BASE_PHYS                                     (D5_DDRSS_BASE_PHYS + 0x01000000)
#define D5_DDRPHY_REG_BASE_OFFS                                     0x01000000
#define D5_DDRPHY_REG_BASE_SIZE                                     0x01000000

/*----------------------------------------------------------------------------
 * BASE: TS8_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS8_TSENS_TOP_BASE                                          0xff22200000uLL
#define TS8_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS8_TSENS_TOP_BASE_PHYS                                     0xff22200000uLL

#define TS8_TSENS_SROT_REG_BASE_PHYS                                (TS8_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS8_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS8_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS8_TSENS_TM_REG_BASE_PHYS                                  (TS8_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS8_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS8_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: SFPB_SOUTHEAST_CFG
 *--------------------------------------------------------------------------*/

#define SFPB_SOUTHEAST_CFG_BASE                                     0xff22300000uLL
#define SFPB_SOUTHEAST_CFG_BASE_SIZE                                0x00000068
#define SFPB_SOUTHEAST_CFG_BASE_PHYS                                0xff22300000uLL

#define SE_CFG_SYSTEM_FPB_V22_REG_BASE_PHYS                         (SFPB_SOUTHEAST_CFG_BASE_PHYS + 0x00000000)
#define SE_CFG_SYSTEM_FPB_V22_REG_BASE_OFFS                         0x00000000
#define SE_CFG_SYSTEM_FPB_V22_REG_BASE_SIZE                         0x00000068

/*----------------------------------------------------------------------------
 * BASE: GCCE
 *--------------------------------------------------------------------------*/

#define GCCE_BASE                                                   0xff22400000uLL
#define GCCE_BASE_SIZE                                              0x00400000
#define GCCE_BASE_PHYS                                              0xff22400000uLL

#define GCCE_REG_REG_BASE_PHYS                                      (GCCE_BASE_PHYS + 0x00000000)
#define GCCE_REG_REG_BASE_OFFS                                      0x00000000
#define GCCE_REG_REG_BASE_SIZE                                      0x003f0000

#define GCCE_RPU_RPU0032_64_L16_REG_BASE_PHYS                       (GCCE_BASE_PHYS + 0x003f0000)
#define GCCE_RPU_RPU0032_64_L16_REG_BASE_OFFS                       0x003f0000
#define GCCE_RPU_RPU0032_64_L16_REG_BASE_SIZE                       0x00002200

/*----------------------------------------------------------------------------
 * BASE: TS7_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS7_TSENS_TOP_BASE                                          0xff22800000uLL
#define TS7_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS7_TSENS_TOP_BASE_PHYS                                     0xff22800000uLL

#define TS7_TSENS_SROT_REG_BASE_PHYS                                (TS7_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS7_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS7_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS7_TSENS_TM_REG_BASE_PHYS                                  (TS7_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS7_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS7_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: TS6_TSENS_TOP
 *--------------------------------------------------------------------------*/

#define TS6_TSENS_TOP_BASE                                          0xff22900000uLL
#define TS6_TSENS_TOP_BASE_SIZE                                     0x00020000
#define TS6_TSENS_TOP_BASE_PHYS                                     0xff22900000uLL

#define TS6_TSENS_SROT_REG_BASE_PHYS                                (TS6_TSENS_TOP_BASE_PHYS + 0x00000000)
#define TS6_TSENS_SROT_REG_BASE_OFFS                                0x00000000
#define TS6_TSENS_SROT_REG_BASE_SIZE                                0x00001000

#define TS6_TSENS_TM_REG_BASE_PHYS                                  (TS6_TSENS_TOP_BASE_PHYS + 0x00010000)
#define TS6_TSENS_TM_REG_BASE_OFFS                                  0x00010000
#define TS6_TSENS_TM_REG_BASE_SIZE                                  0x00001000

/*----------------------------------------------------------------------------
 * BASE: PCIE0_SFPB_PCIE_SS
 *--------------------------------------------------------------------------*/

#define PCIE0_SFPB_PCIE_SS_BASE                                     0xff22a00000uLL
#define PCIE0_SFPB_PCIE_SS_BASE_SIZE                                0x00000068
#define PCIE0_SFPB_PCIE_SS_BASE_PHYS                                0xff22a00000uLL

#define PCIE0_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_PHYS          (PCIE0_SFPB_PCIE_SS_BASE_PHYS + 0x00000000)
#define PCIE0_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_OFFS          0x00000000
#define PCIE0_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_SIZE          0x00000068

/*----------------------------------------------------------------------------
 * BASE: PCIE0_VBU_HWK0_PCIE_REGS
 *--------------------------------------------------------------------------*/

#define PCIE0_VBU_HWK0_PCIE_REGS_BASE                               0xff22b00000uLL
#define PCIE0_VBU_HWK0_PCIE_REGS_BASE_SIZE                          0x00020301
#define PCIE0_VBU_HWK0_PCIE_REGS_BASE_PHYS                          0xff22b00000uLL

#define PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_PHYS                      (PCIE0_VBU_HWK0_PCIE_REGS_BASE_PHYS + 0x00000000)
#define PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS                      0x00000000
#define PCIE0_VBU_HWK0_PCIE_REGS_REG_BASE_SIZE                      0x00020301

/*----------------------------------------------------------------------------
 * BASE: PCIE0_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE0_PCIE30_WRAPPER_AHB_BASE                               0xff22c00000uLL
#define PCIE0_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE0_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff22c00000uLL

#define PCIE0_PCIE30_PARF_REG_BASE_PHYS                             (PCIE0_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE0_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE0_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE0_APU_APU0132_6_REG_BASE_PHYS                           (PCIE0_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE0_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE0_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE0_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE0_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE0_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE0_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE1_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE1_PCIE30_WRAPPER_AHB_BASE                               0xff23000000uLL
#define PCIE1_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE1_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff23000000uLL

#define PCIE1_PCIE30_PARF_REG_BASE_PHYS                             (PCIE1_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE1_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE1_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE1_APU_APU0132_6_REG_BASE_PHYS                           (PCIE1_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE1_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE1_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE1_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE1_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE1_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE1_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE2_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE2_PCIE30_WRAPPER_AHB_BASE                               0xff23400000uLL
#define PCIE2_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE2_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff23400000uLL

#define PCIE2_PCIE30_PARF_REG_BASE_PHYS                             (PCIE2_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE2_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE2_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE2_APU_APU0132_6_REG_BASE_PHYS                           (PCIE2_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE2_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE2_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE2_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE2_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE2_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE2_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE0_PCIE_CC
 *--------------------------------------------------------------------------*/

#define PCIE0_PCIE_CC_BASE                                          0xff23800000uLL
#define PCIE0_PCIE_CC_BASE_SIZE                                     0x00400000
#define PCIE0_PCIE_CC_BASE_PHYS                                     0xff23800000uLL

#define PCIE0_PCIE_CC_REG_REG_BASE_PHYS                             (PCIE0_PCIE_CC_BASE_PHYS + 0x00000000)
#define PCIE0_PCIE_CC_REG_REG_BASE_OFFS                             0x00000000
#define PCIE0_PCIE_CC_REG_REG_BASE_SIZE                             0x003f0000

#define PCIE0_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_PHYS  (PCIE0_PCIE_CC_BASE_PHYS + 0x003f0000)
#define PCIE0_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_OFFS  0x003f0000
#define PCIE0_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_SIZE  0x00002200

/*----------------------------------------------------------------------------
 * BASE: PSP0_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP0_CM_SERVER_PCIE_SW_BASE                                 0xff23c00000uLL
#define PSP0_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP0_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff23c00000uLL

#define PSP0_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP0_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP0_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP0_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP0_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP0_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP0_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP0_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP0_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP0_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP0_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP0_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP0_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP0_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP0_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP0_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP0_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP0_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP0_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP0_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP0_A2P_AHB2PHY_SWMAN_BASE                                 0xff23c08000uLL
#define PSP0_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP0_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff23c08000uLL

#define PSP0_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP0_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP0_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP0_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP1_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP1_CM_SERVER_PCIE_SW_BASE                                 0xff23d00000uLL
#define PSP1_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP1_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff23d00000uLL

#define PSP1_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP1_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP1_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP1_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP1_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP1_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP1_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP1_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP1_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP1_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP1_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP1_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP1_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP1_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP1_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP1_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP1_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP1_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP1_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP1_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP1_A2P_AHB2PHY_SWMAN_BASE                                 0xff23d08000uLL
#define PSP1_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP1_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff23d08000uLL

#define PSP1_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP1_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP1_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP1_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP2_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP2_CM_SERVER_PCIE_SW_BASE                                 0xff23e00000uLL
#define PSP2_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP2_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff23e00000uLL

#define PSP2_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP2_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP2_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP2_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP2_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP2_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP2_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP2_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP2_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP2_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP2_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP2_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP2_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP2_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP2_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP2_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP2_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP2_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP2_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP2_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP2_A2P_AHB2PHY_SWMAN_BASE                                 0xff23e08000uLL
#define PSP2_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP2_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff23e08000uLL

#define PSP2_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP2_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP2_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP2_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP3_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP3_CM_SERVER_PCIE_SW_BASE                                 0xff23f00000uLL
#define PSP3_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP3_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff23f00000uLL

#define PSP3_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP3_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP3_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP3_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP3_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP3_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP3_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP3_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP3_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP3_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP3_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP3_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP3_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP3_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP3_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP3_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP3_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP3_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP3_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP3_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP3_A2P_AHB2PHY_SWMAN_BASE                                 0xff23f08000uLL
#define PSP3_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP3_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff23f08000uLL

#define PSP3_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP3_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP3_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP3_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE1_VBU_HWK0_PCIE_REGS
 *--------------------------------------------------------------------------*/

#define PCIE1_VBU_HWK0_PCIE_REGS_BASE                               0xff24300000uLL
#define PCIE1_VBU_HWK0_PCIE_REGS_BASE_SIZE                          0x00020301
#define PCIE1_VBU_HWK0_PCIE_REGS_BASE_PHYS                          0xff24300000uLL

#define PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_PHYS                      (PCIE1_VBU_HWK0_PCIE_REGS_BASE_PHYS + 0x00000000)
#define PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_OFFS                      0x00000000
#define PCIE1_VBU_HWK0_PCIE_REGS_REG_BASE_SIZE                      0x00020301

/*----------------------------------------------------------------------------
 * BASE: PCIE3_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE3_PCIE30_WRAPPER_AHB_BASE                               0xff24400000uLL
#define PCIE3_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE3_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff24400000uLL

#define PCIE3_PCIE30_PARF_REG_BASE_PHYS                             (PCIE3_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE3_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE3_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE3_APU_APU0132_6_REG_BASE_PHYS                           (PCIE3_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE3_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE3_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE3_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE3_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE3_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE3_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE4_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE4_PCIE30_WRAPPER_AHB_BASE                               0xff24800000uLL
#define PCIE4_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE4_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff24800000uLL

#define PCIE4_PCIE30_PARF_REG_BASE_PHYS                             (PCIE4_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE4_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE4_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE4_APU_APU0132_6_REG_BASE_PHYS                           (PCIE4_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE4_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE4_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE4_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE4_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE4_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE4_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE5_PCIE30_WRAPPER_AHB
 *--------------------------------------------------------------------------*/

#define PCIE5_PCIE30_WRAPPER_AHB_BASE                               0xff24c00000uLL
#define PCIE5_PCIE30_WRAPPER_AHB_BASE_SIZE                          0x00080000
#define PCIE5_PCIE30_WRAPPER_AHB_BASE_PHYS                          0xff24c00000uLL

#define PCIE5_PCIE30_PARF_REG_BASE_PHYS                             (PCIE5_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00000000)
#define PCIE5_PCIE30_PARF_REG_BASE_OFFS                             0x00000000
#define PCIE5_PCIE30_PARF_REG_BASE_SIZE                             0x00020000

#define PCIE5_APU_APU0132_6_REG_BASE_PHYS                           (PCIE5_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00020000)
#define PCIE5_APU_APU0132_6_REG_BASE_OFFS                           0x00020000
#define PCIE5_APU_APU0132_6_REG_BASE_SIZE                           0x00000500

#define PCIE5_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_PHYS            (PCIE5_PCIE30_WRAPPER_AHB_BASE_PHYS + 0x00030000)
#define PCIE5_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_OFFS            0x00030000
#define PCIE5_MPU_MPU0132A_4_M43L10_AXI_44_REG_BASE_SIZE            0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE1_PCIE_CC
 *--------------------------------------------------------------------------*/

#define PCIE1_PCIE_CC_BASE                                          0xff25000000uLL
#define PCIE1_PCIE_CC_BASE_SIZE                                     0x00400000
#define PCIE1_PCIE_CC_BASE_PHYS                                     0xff25000000uLL

#define PCIE1_PCIE_CC_REG_REG_BASE_PHYS                             (PCIE1_PCIE_CC_BASE_PHYS + 0x00000000)
#define PCIE1_PCIE_CC_REG_REG_BASE_OFFS                             0x00000000
#define PCIE1_PCIE_CC_REG_REG_BASE_SIZE                             0x003f0000

#define PCIE1_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_PHYS  (PCIE1_PCIE_CC_BASE_PHYS + 0x003f0000)
#define PCIE1_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_OFFS  0x003f0000
#define PCIE1_PCIE_CC_RPU_PCIE_CC_RPU_RPU0032_64_L16_REG_BASE_SIZE  0x00002200

/*----------------------------------------------------------------------------
 * BASE: PSP4_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP4_CM_SERVER_PCIE_SW_BASE                                 0xff25400000uLL
#define PSP4_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP4_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff25400000uLL

#define PSP4_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP4_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP4_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP4_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP4_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP4_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP4_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP4_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP4_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP4_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP4_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP4_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP4_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP4_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP4_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP4_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP4_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP4_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP4_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP4_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP4_A2P_AHB2PHY_SWMAN_BASE                                 0xff25408000uLL
#define PSP4_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP4_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff25408000uLL

#define PSP4_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP4_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP4_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP4_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP5_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP5_CM_SERVER_PCIE_SW_BASE                                 0xff25500000uLL
#define PSP5_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP5_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff25500000uLL

#define PSP5_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP5_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP5_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP5_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP5_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP5_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP5_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP5_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP5_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP5_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP5_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP5_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP5_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP5_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP5_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP5_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP5_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP5_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP5_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP5_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP5_A2P_AHB2PHY_SWMAN_BASE                                 0xff25508000uLL
#define PSP5_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP5_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff25508000uLL

#define PSP5_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP5_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP5_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP5_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP6_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP6_CM_SERVER_PCIE_SW_BASE                                 0xff25600000uLL
#define PSP6_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP6_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff25600000uLL

#define PSP6_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP6_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP6_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP6_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP6_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP6_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP6_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP6_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP6_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP6_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP6_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP6_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP6_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP6_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP6_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP6_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP6_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP6_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP6_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP6_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP6_A2P_AHB2PHY_SWMAN_BASE                                 0xff25608000uLL
#define PSP6_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP6_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff25608000uLL

#define PSP6_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP6_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP6_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP6_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PSP7_CM_SERVER_PCIE_SW
 *--------------------------------------------------------------------------*/

#define PSP7_CM_SERVER_PCIE_SW_BASE                                 0xff25700000uLL
#define PSP7_CM_SERVER_PCIE_SW_BASE_SIZE                            0x00002c00
#define PSP7_CM_SERVER_PCIE_SW_BASE_PHYS                            0xff25700000uLL

#define PSP7_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_PHYS         (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000000)
#define PSP7_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_OFFS         0x00000000
#define PSP7_QSERVER_COM_QSERVER_COM_PCIE_COM_REG_BASE_SIZE         0x00000240

#define PSP7_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_PHYS          (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00000800)
#define PSP7_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_OFFS          0x00000800
#define PSP7_QSERVER_L0_QSERVER_L0_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP7_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_PHYS          (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001000)
#define PSP7_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_OFFS          0x00001000
#define PSP7_QSERVER_L1_QSERVER_L1_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP7_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_PHYS          (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00001800)
#define PSP7_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_OFFS          0x00001800
#define PSP7_QSERVER_L2_QSERVER_L2_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP7_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_PHYS          (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002000)
#define PSP7_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_OFFS          0x00002000
#define PSP7_QSERVER_L3_QSERVER_L3_PCIE_LANE_REG_BASE_SIZE          0x000002f0

#define PSP7_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_PHYS               (PSP7_CM_SERVER_PCIE_SW_BASE_PHYS + 0x00002800)
#define PSP7_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_OFFS               0x00002800
#define PSP7_PCIE_PHY_PCIE_PHY_PCIE_PCS_REG_BASE_SIZE               0x0000031c

/*----------------------------------------------------------------------------
 * BASE: PSP7_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PSP7_A2P_AHB2PHY_SWMAN_BASE                                 0xff25708000uLL
#define PSP7_A2P_AHB2PHY_SWMAN_BASE_SIZE                            0x00000400
#define PSP7_A2P_AHB2PHY_SWMAN_BASE_PHYS                            0xff25708000uLL

#define PSP7_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                        (PSP7_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PSP7_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                        0x00000000
#define PSP7_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                        0x00000400

/*----------------------------------------------------------------------------
 * BASE: PCIE1_SFPB_PCIE_SS
 *--------------------------------------------------------------------------*/

#define PCIE1_SFPB_PCIE_SS_BASE                                     0xff25b00000uLL
#define PCIE1_SFPB_PCIE_SS_BASE_SIZE                                0x00000068
#define PCIE1_SFPB_PCIE_SS_BASE_PHYS                                0xff25b00000uLL

#define PCIE1_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_PHYS          (PCIE1_SFPB_PCIE_SS_BASE_PHYS + 0x00000000)
#define PCIE1_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_OFFS          0x00000000
#define PCIE1_PCIE_SS_PCIE_SS_SYSTEM_FPB_V22_REG_BASE_SIZE          0x00000068

/*----------------------------------------------------------------------------
 * BASE: PCIE_CLKGEN_QSERVER_SERDES_CLKGEN
 *--------------------------------------------------------------------------*/

#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_BASE                      0xff25c00000uLL
#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_BASE_SIZE                 0x00000240
#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_BASE_PHYS                 0xff25c00000uLL

#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_REG_BASE_PHYS             (PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_BASE_PHYS + 0x00000000)
#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_REG_BASE_OFFS             0x00000000
#define PCIE_CLKGEN_QSERVER_SERDES_CLKGEN_REG_BASE_SIZE             0x00000240

/*----------------------------------------------------------------------------
 * BASE: PCIE_CLKGEN_A2P_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_BASE                          0xff25c1f000uLL
#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_BASE_SIZE                     0x00000400
#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_BASE_PHYS                     0xff25c1f000uLL

#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_REG_BASE_PHYS                 (PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_BASE_PHYS + 0x00000000)
#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_REG_BASE_OFFS                 0x00000000
#define PCIE_CLKGEN_A2P_AHB2PHY_SWMAN_REG_BASE_SIZE                 0x00000400

/*----------------------------------------------------------------------------
 * BASE: CFG_FABRIC_CFG_AMBERWING
 *--------------------------------------------------------------------------*/

#define CFG_FABRIC_CFG_AMBERWING_BASE                               0xff26600000uLL
#define CFG_FABRIC_CFG_AMBERWING_BASE_SIZE                          0x00003dd0
#define CFG_FABRIC_CFG_AMBERWING_BASE_PHYS                          0xff26600000uLL

#define CFG_FABRIC_CFG_AMBERWING_REG_BASE_PHYS                      (CFG_FABRIC_CFG_AMBERWING_BASE_PHYS + 0x00000000)
#define CFG_FABRIC_CFG_AMBERWING_REG_BASE_OFFS                      0x00000000
#define CFG_FABRIC_CFG_AMBERWING_REG_BASE_SIZE                      0x00003dd0

/*----------------------------------------------------------------------------
 * BASE: SYS_FABRIC_SYS_AMBERWING
 *--------------------------------------------------------------------------*/

#define SYS_FABRIC_SYS_AMBERWING_BASE                               0xff26700000uLL
#define SYS_FABRIC_SYS_AMBERWING_BASE_SIZE                          0x00003dd0
#define SYS_FABRIC_SYS_AMBERWING_BASE_PHYS                          0xff26700000uLL

#define SYS_FABRIC_SYS_AMBERWING_REG_BASE_PHYS                      (SYS_FABRIC_SYS_AMBERWING_BASE_PHYS + 0x00000000)
#define SYS_FABRIC_SYS_AMBERWING_REG_BASE_OFFS                      0x00000000
#define SYS_FABRIC_SYS_AMBERWING_REG_BASE_SIZE                      0x00003dd0

/*----------------------------------------------------------------------------
 * BASE: DIG_CPR3
 *--------------------------------------------------------------------------*/

#define DIG_CPR3_BASE                                               0xff26800000uLL
#define DIG_CPR3_BASE_SIZE                                          0x00004000
#define DIG_CPR3_BASE_PHYS                                          0xff26800000uLL

#define DIG_CPR3_REG_BASE_PHYS                                      (DIG_CPR3_BASE_PHYS + 0x00000000)
#define DIG_CPR3_REG_BASE_OFFS                                      0x00000000
#define DIG_CPR3_REG_BASE_SIZE                                      0x00004000

/*----------------------------------------------------------------------------
 * BASE: MEM_CPR3
 *--------------------------------------------------------------------------*/

#define MEM_CPR3_BASE                                               0xff26900000uLL
#define MEM_CPR3_BASE_SIZE                                          0x00004000
#define MEM_CPR3_BASE_PHYS                                          0xff26900000uLL

#define MEM_CPR3_REG_BASE_PHYS                                      (MEM_CPR3_BASE_PHYS + 0x00000000)
#define MEM_CPR3_REG_BASE_OFFS                                      0x00000000
#define MEM_CPR3_REG_BASE_SIZE                                      0x00004000

/*----------------------------------------------------------------------------
 * BASE: MPM
 *--------------------------------------------------------------------------*/

#define MPM_BASE                                                    0xff26a00000uLL
#define MPM_BASE_SIZE                                               0x00100000
#define MPM_BASE_PHYS                                               0xff26a00000uLL

#define MPM_REG_BASE_PHYS                                           (MPM_BASE_PHYS + 0x00000000)
#define MPM_REG_BASE_OFFS                                           0x00000000
#define MPM_REG_BASE_SIZE                                           0x00001000

#define GBL_CTRL_CNTR_REG_BASE_PHYS                                 (MPM_BASE_PHYS + 0x00010000)
#define GBL_CTRL_CNTR_REG_BASE_OFFS                                 0x00010000
#define GBL_CTRL_CNTR_REG_BASE_SIZE                                 0x00001000

#define GBL_RD_CNTR_REG_BASE_PHYS                                   (MPM_BASE_PHYS + 0x00020000)
#define GBL_RD_CNTR_REG_BASE_OFFS                                   0x00020000
#define GBL_RD_CNTR_REG_BASE_SIZE                                   0x00001000

#define SLP_CNTR_REG_BASE_PHYS                                      (MPM_BASE_PHYS + 0x00030000)
#define SLP_CNTR_REG_BASE_OFFS                                      0x00030000
#define SLP_CNTR_REG_BASE_SIZE                                      0x00001000

#define MPM_QTIMR_AC_REG_BASE_PHYS                                  (MPM_BASE_PHYS + 0x00040000)
#define MPM_QTIMR_AC_REG_BASE_OFFS                                  0x00040000
#define MPM_QTIMR_AC_REG_BASE_SIZE                                  0x00001000

#define MPM_QTIMR_V1_REG_BASE_PHYS                                  (MPM_BASE_PHYS + 0x00050000)
#define MPM_QTIMR_V1_REG_BASE_OFFS                                  0x00050000
#define MPM_QTIMR_V1_REG_BASE_SIZE                                  0x00001000

#define MPM_WDOGR_REG_BASE_PHYS                                     (MPM_BASE_PHYS + 0x00060000)
#define MPM_WDOGR_REG_BASE_OFFS                                     0x00060000
#define MPM_WDOGR_REG_BASE_SIZE                                     0x00001000

#define MPM_APU_REG_BASE_PHYS                                       (MPM_BASE_PHYS + 0x00070000)
#define MPM_APU_REG_BASE_OFFS                                       0x00070000
#define MPM_APU_REG_BASE_SIZE                                       0x00000780

#define MPM_TSENS_REG_BASE_PHYS                                     (MPM_BASE_PHYS + 0x00080000)
#define MPM_TSENS_REG_BASE_OFFS                                     0x00080000
#define MPM_TSENS_REG_BASE_SIZE                                     0x00001000

#define MPM_TSENS_TM_REG_BASE_PHYS                                  (MPM_BASE_PHYS + 0x00090000)
#define MPM_TSENS_TM_REG_BASE_OFFS                                  0x00090000
#define MPM_TSENS_TM_REG_BASE_SIZE                                  0x00001000

#define TSENS_TM2_REG_BASE_PHYS                                     (MPM_BASE_PHYS + 0x00098000)
#define TSENS_TM2_REG_BASE_OFFS                                     0x00098000
#define TSENS_TM2_REG_BASE_SIZE                                     0x00001000

#define MPM_WDOGC_REG_BASE_PHYS                                     (MPM_BASE_PHYS + 0x000a0000)
#define MPM_WDOGC_REG_BASE_OFFS                                     0x000a0000
#define MPM_WDOGC_REG_BASE_SIZE                                     0x00001000

#define PSHOLD_REG_BASE_PHYS                                        (MPM_BASE_PHYS + 0x000b0000)
#define PSHOLD_REG_BASE_OFFS                                        0x000b0000
#define PSHOLD_REG_BASE_SIZE                                        0x00001000

/*----------------------------------------------------------------------------
 * BASE: I0_PMIC_ARB
 *--------------------------------------------------------------------------*/

#define I0_PMIC_ARB_BASE                                            0xff30000000uLL
#define I0_PMIC_ARB_BASE_SIZE                                       0x0a080000
#define I0_PMIC_ARB_BASE_PHYS                                       0xff30000000uLL

#define I0_SPMI_CFG_TOP_REG_BASE_PHYS                               (I0_PMIC_ARB_BASE_PHYS + 0x00000000)
#define I0_SPMI_CFG_TOP_REG_BASE_OFFS                               0x00000000
#define I0_SPMI_CFG_TOP_REG_BASE_SIZE                               0x00030000

#define I0_SPMI_SPMI_GENI_CFG_REG_BASE_PHYS                         (I0_PMIC_ARB_BASE_PHYS + 0x0000a000)
#define I0_SPMI_SPMI_GENI_CFG_REG_BASE_OFFS                         0x0000a000
#define I0_SPMI_SPMI_GENI_CFG_REG_BASE_SIZE                         0x00000700

#define I0_SPMI_CFG_REG_BASE_PHYS                                   (I0_PMIC_ARB_BASE_PHYS + 0x0000a700)
#define I0_SPMI_CFG_REG_BASE_OFFS                                   0x0000a700
#define I0_SPMI_CFG_REG_BASE_SIZE                                   0x00015a00

#define I0_SPMI_PIC_REG_BASE_PHYS                                   (I0_PMIC_ARB_BASE_PHYS + 0x09000000)
#define I0_SPMI_PIC_REG_BASE_OFFS                                   0x09000000
#define I0_SPMI_PIC_REG_BASE_SIZE                                   0x01080000

#define I0_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_PHYS    (I0_PMIC_ARB_BASE_PHYS + 0x00030000)
#define I0_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_OFFS    0x00030000
#define I0_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_SIZE    0x00000b00

#define I0_PMIC_ARB_CORE_REG_BASE_PHYS                              (I0_PMIC_ARB_BASE_PHYS + 0x00040000)
#define I0_PMIC_ARB_CORE_REG_BASE_OFFS                              0x00040000
#define I0_PMIC_ARB_CORE_REG_BASE_SIZE                              0x00001000

#define I0_PMIC_ARB_CORE_REGISTERS_REG_BASE_PHYS                    (I0_PMIC_ARB_BASE_PHYS + 0x01000000)
#define I0_PMIC_ARB_CORE_REGISTERS_REG_BASE_OFFS                    0x01000000
#define I0_PMIC_ARB_CORE_REGISTERS_REG_BASE_SIZE                    0x04000000

#define I0_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_PHYS                (I0_PMIC_ARB_BASE_PHYS + 0x05000000)
#define I0_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_OFFS                0x05000000
#define I0_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_SIZE                0x04000000

/*----------------------------------------------------------------------------
 * BASE: I1_PMIC_ARB
 *--------------------------------------------------------------------------*/

#define I1_PMIC_ARB_BASE                                            0xff40000000uLL
#define I1_PMIC_ARB_BASE_SIZE                                       0x0a080000
#define I1_PMIC_ARB_BASE_PHYS                                       0xff40000000uLL

#define I1_SPMI_CFG_TOP_REG_BASE_PHYS                               (I1_PMIC_ARB_BASE_PHYS + 0x00000000)
#define I1_SPMI_CFG_TOP_REG_BASE_OFFS                               0x00000000
#define I1_SPMI_CFG_TOP_REG_BASE_SIZE                               0x00030000

#define I1_SPMI_SPMI_GENI_CFG_REG_BASE_PHYS                         (I1_PMIC_ARB_BASE_PHYS + 0x0000a000)
#define I1_SPMI_SPMI_GENI_CFG_REG_BASE_OFFS                         0x0000a000
#define I1_SPMI_SPMI_GENI_CFG_REG_BASE_SIZE                         0x00000700

#define I1_SPMI_CFG_REG_BASE_PHYS                                   (I1_PMIC_ARB_BASE_PHYS + 0x0000a700)
#define I1_SPMI_CFG_REG_BASE_OFFS                                   0x0000a700
#define I1_SPMI_CFG_REG_BASE_SIZE                                   0x00015a00

#define I1_SPMI_PIC_REG_BASE_PHYS                                   (I1_PMIC_ARB_BASE_PHYS + 0x09000000)
#define I1_SPMI_PIC_REG_BASE_OFFS                                   0x09000000
#define I1_SPMI_PIC_REG_BASE_SIZE                                   0x01080000

#define I1_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_PHYS    (I1_PMIC_ARB_BASE_PHYS + 0x00030000)
#define I1_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_OFFS    0x00030000
#define I1_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_SIZE    0x00000b00

#define I1_PMIC_ARB_CORE_REG_BASE_PHYS                              (I1_PMIC_ARB_BASE_PHYS + 0x00040000)
#define I1_PMIC_ARB_CORE_REG_BASE_OFFS                              0x00040000
#define I1_PMIC_ARB_CORE_REG_BASE_SIZE                              0x00001000

#define I1_PMIC_ARB_CORE_REGISTERS_REG_BASE_PHYS                    (I1_PMIC_ARB_BASE_PHYS + 0x01000000)
#define I1_PMIC_ARB_CORE_REGISTERS_REG_BASE_OFFS                    0x01000000
#define I1_PMIC_ARB_CORE_REGISTERS_REG_BASE_SIZE                    0x04000000

#define I1_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_PHYS                (I1_PMIC_ARB_BASE_PHYS + 0x05000000)
#define I1_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_OFFS                0x05000000
#define I1_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_SIZE                0x04000000

/*----------------------------------------------------------------------------
 * BASE: I2_PMIC_ARB
 *--------------------------------------------------------------------------*/

#define I2_PMIC_ARB_BASE                                            0xff50000000uLL
#define I2_PMIC_ARB_BASE_SIZE                                       0x0a080000
#define I2_PMIC_ARB_BASE_PHYS                                       0xff50000000uLL

#define I2_SPMI_CFG_TOP_REG_BASE_PHYS                               (I2_PMIC_ARB_BASE_PHYS + 0x00000000)
#define I2_SPMI_CFG_TOP_REG_BASE_OFFS                               0x00000000
#define I2_SPMI_CFG_TOP_REG_BASE_SIZE                               0x00030000

#define I2_SPMI_SPMI_GENI_CFG_REG_BASE_PHYS                         (I2_PMIC_ARB_BASE_PHYS + 0x0000a000)
#define I2_SPMI_SPMI_GENI_CFG_REG_BASE_OFFS                         0x0000a000
#define I2_SPMI_SPMI_GENI_CFG_REG_BASE_SIZE                         0x00000700

#define I2_SPMI_CFG_REG_BASE_PHYS                                   (I2_PMIC_ARB_BASE_PHYS + 0x0000a700)
#define I2_SPMI_CFG_REG_BASE_OFFS                                   0x0000a700
#define I2_SPMI_CFG_REG_BASE_SIZE                                   0x00015a00

#define I2_SPMI_PIC_REG_BASE_PHYS                                   (I2_PMIC_ARB_BASE_PHYS + 0x09000000)
#define I2_SPMI_PIC_REG_BASE_OFFS                                   0x09000000
#define I2_SPMI_PIC_REG_BASE_SIZE                                   0x01080000

#define I2_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_PHYS    (I2_PMIC_ARB_BASE_PHYS + 0x00030000)
#define I2_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_OFFS    0x00030000
#define I2_PMIC_ARB_PMIC_ARB_MPU1132_18_M28L16_AHB_REG_BASE_SIZE    0x00000b00

#define I2_PMIC_ARB_CORE_REG_BASE_PHYS                              (I2_PMIC_ARB_BASE_PHYS + 0x00040000)
#define I2_PMIC_ARB_CORE_REG_BASE_OFFS                              0x00040000
#define I2_PMIC_ARB_CORE_REG_BASE_SIZE                              0x00001000

#define I2_PMIC_ARB_CORE_REGISTERS_REG_BASE_PHYS                    (I2_PMIC_ARB_BASE_PHYS + 0x01000000)
#define I2_PMIC_ARB_CORE_REGISTERS_REG_BASE_OFFS                    0x01000000
#define I2_PMIC_ARB_CORE_REGISTERS_REG_BASE_SIZE                    0x04000000

#define I2_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_PHYS                (I2_PMIC_ARB_BASE_PHYS + 0x05000000)
#define I2_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_OFFS                0x05000000
#define I2_PMIC_ARB_CORE_REGISTERS_OBS_REG_BASE_SIZE                0x04000000

/*----------------------------------------------------------------------------
 * BASE: I0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define I0_CRYPTO_TOP_BASE                                          0xff60000000uLL
#define I0_CRYPTO_TOP_BASE_SIZE                                     0x00040000
#define I0_CRYPTO_TOP_BASE_PHYS                                     0xff60000000uLL

#define I0_CRYPTO_REG_BASE_PHYS                                     (I0_CRYPTO_TOP_BASE_PHYS + 0x0003a000)
#define I0_CRYPTO_REG_BASE_OFFS                                     0x0003a000
#define I0_CRYPTO_REG_BASE_SIZE                                     0x00006000

#define I0_CRYPTO_BAM_REG_BASE_PHYS                                 (I0_CRYPTO_TOP_BASE_PHYS + 0x00004000)
#define I0_CRYPTO_BAM_REG_BASE_OFFS                                 0x00004000
#define I0_CRYPTO_BAM_REG_BASE_SIZE                                 0x00020000

#define I0_CRYPTO_BAM_XPU2_BAM_REG_BASE_PHYS                        (I0_CRYPTO_TOP_BASE_PHYS + 0x00002000)
#define I0_CRYPTO_BAM_XPU2_BAM_REG_BASE_OFFS                        0x00002000
#define I0_CRYPTO_BAM_XPU2_BAM_REG_BASE_SIZE                        0x00002000

#define I0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS                      (I0_CRYPTO_TOP_BASE_PHYS + 0x00000000)
#define I0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS                      0x00000000
#define I0_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_SIZE                      0x00001000

/*----------------------------------------------------------------------------
 * BASE: CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0
 *--------------------------------------------------------------------------*/

#define CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE     0xff60400000uLL
#define CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_SIZE 0x00040000
#define CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS 0xff60400000uLL

#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS      (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00000000)
#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS      0x00000000
#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE      0x00010000

#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS      (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00010000)
#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS      0x00010000
#define CE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE      0x00010000

#define CE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                  (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00020000)
#define CE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                  0x00020000
#define CE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                  0x00008000

#define CE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS                (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00028000)
#define CE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS                0x00028000
#define CE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE                0x00008000

#define CE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS                 (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00030000)
#define CE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS                 0x00030000
#define CE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE                 0x00010000

#define CE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS                 (CE0_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00040000)
#define CE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS                 0x00040000
#define CE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE                 0x00020000

/*----------------------------------------------------------------------------
 * BASE: I1_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define I1_CRYPTO_TOP_BASE                                          0xff60800000uLL
#define I1_CRYPTO_TOP_BASE_SIZE                                     0x00040000
#define I1_CRYPTO_TOP_BASE_PHYS                                     0xff60800000uLL

#define I1_CRYPTO_REG_BASE_PHYS                                     (I1_CRYPTO_TOP_BASE_PHYS + 0x0003a000)
#define I1_CRYPTO_REG_BASE_OFFS                                     0x0003a000
#define I1_CRYPTO_REG_BASE_SIZE                                     0x00006000

#define I1_CRYPTO_BAM_REG_BASE_PHYS                                 (I1_CRYPTO_TOP_BASE_PHYS + 0x00004000)
#define I1_CRYPTO_BAM_REG_BASE_OFFS                                 0x00004000
#define I1_CRYPTO_BAM_REG_BASE_SIZE                                 0x00020000

#define I1_CRYPTO_BAM_XPU2_BAM_REG_BASE_PHYS                        (I1_CRYPTO_TOP_BASE_PHYS + 0x00002000)
#define I1_CRYPTO_BAM_XPU2_BAM_REG_BASE_OFFS                        0x00002000
#define I1_CRYPTO_BAM_XPU2_BAM_REG_BASE_SIZE                        0x00002000

#define I1_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_PHYS                      (I1_CRYPTO_TOP_BASE_PHYS + 0x00000000)
#define I1_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_OFFS                      0x00000000
#define I1_CRYPTO_BAM_VMIDMT_BAM_REG_BASE_SIZE                      0x00001000

/*----------------------------------------------------------------------------
 * BASE: CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0
 *--------------------------------------------------------------------------*/

#define CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE     0xff60c00000uLL
#define CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_SIZE 0x00040000
#define CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS 0xff60c00000uLL

#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS      (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00000000)
#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS      0x00000000
#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE      0x00010000

#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS      (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00010000)
#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS      0x00010000
#define CE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE      0x00010000

#define CE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                  (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00020000)
#define CE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                  0x00020000
#define CE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                  0x00008000

#define CE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS                (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00028000)
#define CE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS                0x00028000
#define CE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE                0x00008000

#define CE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS                 (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00030000)
#define CE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS                 0x00030000
#define CE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE                 0x00010000

#define CE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS                 (CE1_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F0_BASE_PHYS + 0x00040000)
#define CE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS                 0x00040000
#define CE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE                 0x00020000

/*----------------------------------------------------------------------------
 * BASE: I0_EMAC_WRAPPER
 *--------------------------------------------------------------------------*/

#define I0_EMAC_WRAPPER_BASE                                        0xff61000000uLL
#define I0_EMAC_WRAPPER_BASE_SIZE                                   0x00020000
#define I0_EMAC_WRAPPER_BASE_PHYS                                   0xff61000000uLL

#define I0_EMAC_REG_BASE_PHYS                                       (I0_EMAC_WRAPPER_BASE_PHYS + 0x00000000)
#define I0_EMAC_REG_BASE_OFFS                                       0x00000000
#define I0_EMAC_REG_BASE_SIZE                                       0x00010000

#define I0_EMAC_XPU2_REG_BASE_PHYS                                  (I0_EMAC_WRAPPER_BASE_PHYS + 0x00010000)
#define I0_EMAC_XPU2_REG_BASE_OFFS                                  0x00010000
#define I0_EMAC_XPU2_REG_BASE_SIZE                                  0x00000280

#define I0_EMAC_VMIDMT_REG_BASE_PHYS                                (I0_EMAC_WRAPPER_BASE_PHYS + 0x00014000)
#define I0_EMAC_VMIDMT_REG_BASE_OFFS                                0x00014000
#define I0_EMAC_VMIDMT_REG_BASE_SIZE                                0x00001000

#define I0_EMAC_EMAC_CSR_REG_BASE_PHYS                              (I0_EMAC_WRAPPER_BASE_PHYS + 0x00016000)
#define I0_EMAC_EMAC_CSR_REG_BASE_OFFS                              0x00016000
#define I0_EMAC_EMAC_CSR_REG_BASE_SIZE                              0x00001000

#define I0_EMAC_EMAC_1588_REG_BASE_PHYS                             (I0_EMAC_WRAPPER_BASE_PHYS + 0x0001c000)
#define I0_EMAC_EMAC_1588_REG_BASE_OFFS                             0x0001c000
#define I0_EMAC_EMAC_1588_REG_BASE_SIZE                             0x00004000

/*----------------------------------------------------------------------------
 * BASE: GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1
 *--------------------------------------------------------------------------*/

#define GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE     0xff61400000uLL
#define GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_SIZE 0x00040000
#define GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS 0xff61400000uLL

#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS     (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00000000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS     0x00000000
#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE     0x00010000

#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS     (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00010000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS     0x00010000
#define GBE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE     0x00010000

#define GBE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                 (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00020000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                 0x00020000
#define GBE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                 0x00008000

#define GBE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS               (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00028000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS               0x00028000
#define GBE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE               0x00008000

#define GBE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS                (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00030000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS                0x00030000
#define GBE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE                0x00010000

#define GBE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS                (GBE0_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00040000)
#define GBE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS                0x00040000
#define GBE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE                0x00020000

/*----------------------------------------------------------------------------
 * BASE: I1_EMAC_WRAPPER
 *--------------------------------------------------------------------------*/

#define I1_EMAC_WRAPPER_BASE                                        0xff61800000uLL
#define I1_EMAC_WRAPPER_BASE_SIZE                                   0x00020000
#define I1_EMAC_WRAPPER_BASE_PHYS                                   0xff61800000uLL

#define I1_EMAC_REG_BASE_PHYS                                       (I1_EMAC_WRAPPER_BASE_PHYS + 0x00000000)
#define I1_EMAC_REG_BASE_OFFS                                       0x00000000
#define I1_EMAC_REG_BASE_SIZE                                       0x00010000

#define I1_EMAC_XPU2_REG_BASE_PHYS                                  (I1_EMAC_WRAPPER_BASE_PHYS + 0x00010000)
#define I1_EMAC_XPU2_REG_BASE_OFFS                                  0x00010000
#define I1_EMAC_XPU2_REG_BASE_SIZE                                  0x00000280

#define I1_EMAC_VMIDMT_REG_BASE_PHYS                                (I1_EMAC_WRAPPER_BASE_PHYS + 0x00014000)
#define I1_EMAC_VMIDMT_REG_BASE_OFFS                                0x00014000
#define I1_EMAC_VMIDMT_REG_BASE_SIZE                                0x00001000

#define I1_EMAC_EMAC_CSR_REG_BASE_PHYS                              (I1_EMAC_WRAPPER_BASE_PHYS + 0x00016000)
#define I1_EMAC_EMAC_CSR_REG_BASE_OFFS                              0x00016000
#define I1_EMAC_EMAC_CSR_REG_BASE_SIZE                              0x00001000

#define I1_EMAC_EMAC_1588_REG_BASE_PHYS                             (I1_EMAC_WRAPPER_BASE_PHYS + 0x0001c000)
#define I1_EMAC_EMAC_1588_REG_BASE_OFFS                             0x0001c000
#define I1_EMAC_EMAC_1588_REG_BASE_SIZE                             0x00004000

/*----------------------------------------------------------------------------
 * BASE: GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1
 *--------------------------------------------------------------------------*/

#define GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE     0xff61c00000uLL
#define GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_SIZE 0x00040000
#define GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS 0xff61c00000uLL

#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS     (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00000000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS     0x00000000
#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE     0x00010000

#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS     (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00010000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS     0x00010000
#define GBE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE     0x00010000

#define GBE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                 (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00020000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                 0x00020000
#define GBE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                 0x00008000

#define GBE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS               (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00028000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS               0x00028000
#define GBE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE               0x00008000

#define GBE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS                (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00030000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS                0x00030000
#define GBE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE                0x00010000

#define GBE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS                (GBE1_QSMMUV3_STQS2_1_1_QAD11100_V64P44D64_C16UA_F1_BASE_PHYS + 0x00040000)
#define GBE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS                0x00040000
#define GBE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE                0x00020000

/*----------------------------------------------------------------------------
 * BASE: IMC
 *--------------------------------------------------------------------------*/

#define IMC_BASE                                                    0xff6f800000uLL
#define IMC_BASE_SIZE                                               0x00800000
#define IMC_BASE_PHYS                                               0xff6f800000uLL

#define BOOT_ROM_REG_BASE_PHYS                                      (IMC_BASE_PHYS + 0x00700000)
#define BOOT_ROM_REG_BASE_OFFS                                      0x00700000
#define BOOT_ROM_REG_BASE_SIZE                                      0x00100000

#define BOOT_ROM_MPU1032_4_M17L10_AHB_REG_BASE_PHYS                 (IMC_BASE_PHYS + 0x007ff000)
#define BOOT_ROM_MPU1032_4_M17L10_AHB_REG_BASE_OFFS                 0x007ff000
#define BOOT_ROM_MPU1032_4_M17L10_AHB_REG_BASE_SIZE                 0x00000400

#define RAM_5_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x00640000)
#define RAM_5_REG_BASE_OFFS                                         0x00640000
#define RAM_5_REG_BASE_SIZE                                         0x0000201c

#define RAM_5_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x00640000)
#define RAM_5_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x00640000
#define RAM_5_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_5_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x00641000)
#define RAM_5_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00641000
#define RAM_5_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define RAM_4_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x00600000)
#define RAM_4_REG_BASE_OFFS                                         0x00600000
#define RAM_4_REG_BASE_SIZE                                         0x0000201c

#define RAM_4_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x00600000)
#define RAM_4_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x00600000
#define RAM_4_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_4_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x00601000)
#define RAM_4_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00601000
#define RAM_4_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define RAM_3_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x005c0000)
#define RAM_3_REG_BASE_OFFS                                         0x005c0000
#define RAM_3_REG_BASE_SIZE                                         0x0000201c

#define RAM_3_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x005c0000)
#define RAM_3_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x005c0000
#define RAM_3_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_3_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x005c1000)
#define RAM_3_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x005c1000
#define RAM_3_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define RAM_2_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x00580000)
#define RAM_2_REG_BASE_OFFS                                         0x00580000
#define RAM_2_REG_BASE_SIZE                                         0x0000201c

#define RAM_2_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x00580000)
#define RAM_2_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x00580000
#define RAM_2_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_2_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x00581000)
#define RAM_2_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00581000
#define RAM_2_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define RAM_1_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x00540000)
#define RAM_1_REG_BASE_OFFS                                         0x00540000
#define RAM_1_REG_BASE_SIZE                                         0x0000201c

#define RAM_1_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x00540000)
#define RAM_1_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x00540000
#define RAM_1_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_1_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x00541000)
#define RAM_1_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00541000
#define RAM_1_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define RAM_0_REG_BASE_PHYS                                         (IMC_BASE_PHYS + 0x00500000)
#define RAM_0_REG_BASE_OFFS                                         0x00500000
#define RAM_0_REG_BASE_SIZE                                         0x0000201c

#define RAM_0_IMEM_IMEM_IMEM_CSRS_REG_BASE_PHYS                     (IMC_BASE_PHYS + 0x00500000)
#define RAM_0_IMEM_IMEM_IMEM_CSRS_REG_BASE_OFFS                     0x00500000
#define RAM_0_IMEM_IMEM_IMEM_CSRS_REG_BASE_SIZE                     0x00001000

#define RAM_0_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_PHYS (IMC_BASE_PHYS + 0x00501000)
#define RAM_0_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_OFFS 0x00501000
#define RAM_0_IMEM_MPU_IMEM_MPU_MPU1132_8_M17L15_AXI_40_REG_BASE_SIZE 0x00000600

#define IMC_HS1_APU_HS1_REG_BASE_PHYS                               (IMC_BASE_PHYS + 0x004c0000)
#define IMC_HS1_APU_HS1_REG_BASE_OFFS                               0x004c0000
#define IMC_HS1_APU_HS1_REG_BASE_SIZE                               0x00000500

#define IMC_CC_REG_BASE_PHYS                                        (IMC_BASE_PHYS + 0x00440000)
#define IMC_CC_REG_BASE_OFFS                                        0x00440000
#define IMC_CC_REG_BASE_SIZE                                        0x00040000

#define IMC_CC_REG_REG_BASE_PHYS                                    (IMC_BASE_PHYS + 0x00440000)
#define IMC_CC_REG_REG_BASE_OFFS                                    0x00440000
#define IMC_CC_REG_REG_BASE_SIZE                                    0x0003e000

#define IMC_IMC_CC_RPU_IMC_CC_RPU_RPU0032_32_L16_REG_BASE_PHYS      (IMC_BASE_PHYS + 0x0047e000)
#define IMC_IMC_CC_RPU_IMC_CC_RPU_RPU0032_32_L16_REG_BASE_OFFS      0x0047e000
#define IMC_IMC_CC_RPU_IMC_CC_RPU_RPU0032_32_L16_REG_BASE_SIZE      0x00001200

#define FABRIC_IMC_AMBERWING_REG_BASE_PHYS                          (IMC_BASE_PHYS + 0x00400000)
#define FABRIC_IMC_AMBERWING_REG_BASE_OFFS                          0x00400000
#define FABRIC_IMC_AMBERWING_REG_BASE_SIZE                          0x00003dd0

#define IMC_CSR_REG_BASE_PHYS                                       (IMC_BASE_PHYS + 0x003c0000)
#define IMC_CSR_REG_BASE_OFFS                                       0x003c0000
#define IMC_CSR_REG_BASE_SIZE                                       0x00004000

#define IMC_QTMR_WDT_REF_REG_BASE_PHYS                              (IMC_BASE_PHYS + 0x00380000)
#define IMC_QTMR_WDT_REF_REG_BASE_OFFS                              0x00380000
#define IMC_QTMR_WDT_REF_REG_BASE_SIZE                              0x00001000

#define IMC_QTMR_WDT_CTL_REG_BASE_PHYS                              (IMC_BASE_PHYS + 0x00340000)
#define IMC_QTMR_WDT_CTL_REG_BASE_OFFS                              0x00340000
#define IMC_QTMR_WDT_CTL_REG_BASE_SIZE                              0x00001000

#define IMC_QTMR_V1_REG_BASE_PHYS                                   (IMC_BASE_PHYS + 0x00300000)
#define IMC_QTMR_V1_REG_BASE_OFFS                                   0x00300000
#define IMC_QTMR_V1_REG_BASE_SIZE                                   0x00001000

#define IMC_QTMR_AC_REG_BASE_PHYS                                   (IMC_BASE_PHYS + 0x002c0000)
#define IMC_QTMR_AC_REG_BASE_OFFS                                   0x002c0000
#define IMC_QTMR_AC_REG_BASE_SIZE                                   0x00001000

#define IMC_QGIC2_MSI_NS_REG_BASE_PHYS                              (IMC_BASE_PHYS + 0x00280000)
#define IMC_QGIC2_MSI_NS_REG_BASE_OFFS                              0x00280000
#define IMC_QGIC2_MSI_NS_REG_BASE_SIZE                              0x00000ffd

#define IMC_QGIC2_REG_BASE_PHYS                                     (IMC_BASE_PHYS + 0x00240000)
#define IMC_QGIC2_REG_BASE_OFFS                                     0x00240000
#define IMC_QGIC2_REG_BASE_SIZE                                     0x00006000

#define IMC_HS0_APU_HS0_REG_BASE_PHYS                               (IMC_BASE_PHYS + 0x00200000)
#define IMC_HS0_APU_HS0_REG_BASE_OFFS                               0x00200000
#define IMC_HS0_APU_HS0_REG_BASE_SIZE                               0x00000680

/*----------------------------------------------------------------------------
 * BASE: SYS_IMEM_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define SYS_IMEM_RAM_START_ADDRESS_BASE                             0xff70000000uLL
#define SYS_IMEM_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define SYS_IMEM_RAM_START_ADDRESS_BASE_PHYS                        0xff70000000uLL

/*----------------------------------------------------------------------------
 * BASE: SYS_IMEM_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define SYS_IMEM_RAM_END_ADDRESS_BASE                               0xff703fffffuLL
#define SYS_IMEM_RAM_END_ADDRESS_BASE_SIZE                          0x100000000
#define SYS_IMEM_RAM_END_ADDRESS_BASE_PHYS                          0xff703fffffuLL

/*----------------------------------------------------------------------------
 * BASE: MSG_IMEM_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define MSG_IMEM_RAM_START_ADDRESS_BASE                             0xff70400000uLL
#define MSG_IMEM_RAM_START_ADDRESS_BASE_SIZE                        0x100000000
#define MSG_IMEM_RAM_START_ADDRESS_BASE_PHYS                        0xff70400000uLL

/*----------------------------------------------------------------------------
 * BASE: MSG_IMEM_RAM_END_ADDRESS
 *--------------------------------------------------------------------------*/

#define MSG_IMEM_RAM_END_ADDRESS_BASE                               0xff707fffffuLL
#define MSG_IMEM_RAM_END_ADDRESS_BASE_SIZE                          0x100000000
#define MSG_IMEM_RAM_END_ADDRESS_BASE_PHYS                          0xff707fffffuLL

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BASE                                              0xff78000000uLL
#define PERIPH_SS_BASE_SIZE                                         0x04000000
#define PERIPH_SS_BASE_PHYS                                         0xff78000000uLL

#define I0_PRNG_TOP_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x00200000)
#define I0_PRNG_TOP_REG_BASE_OFFS                                   0x00200000
#define I0_PRNG_TOP_REG_BASE_SIZE                                   0x00010000

#define I0_CM_CM_PRNG_CM_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00200000)
#define I0_CM_CM_PRNG_CM_REG_BASE_OFFS                              0x00200000
#define I0_CM_CM_PRNG_CM_REG_BASE_SIZE                              0x00001000

#define I0_TZ_TZ_PRNG_TZ_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00201000)
#define I0_TZ_TZ_PRNG_TZ_REG_BASE_OFFS                              0x00201000
#define I0_TZ_TZ_PRNG_TZ_REG_BASE_SIZE                              0x00001000

#define I0_MSA_MSA_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00202000)
#define I0_MSA_MSA_PRNG_SUB_REG_BASE_OFFS                           0x00202000
#define I0_MSA_MSA_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE2_EE2_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00203000)
#define I0_EE2_EE2_PRNG_SUB_REG_BASE_OFFS                           0x00203000
#define I0_EE2_EE2_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE3_EE3_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00204000)
#define I0_EE3_EE3_PRNG_SUB_REG_BASE_OFFS                           0x00204000
#define I0_EE3_EE3_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE4_EE4_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00205000)
#define I0_EE4_EE4_PRNG_SUB_REG_BASE_OFFS                           0x00205000
#define I0_EE4_EE4_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE5_EE5_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00206000)
#define I0_EE5_EE5_PRNG_SUB_REG_BASE_OFFS                           0x00206000
#define I0_EE5_EE5_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE6_EE6_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00207000)
#define I0_EE6_EE6_PRNG_SUB_REG_BASE_OFFS                           0x00207000
#define I0_EE6_EE6_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE7_EE7_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00208000)
#define I0_EE7_EE7_PRNG_SUB_REG_BASE_OFFS                           0x00208000
#define I0_EE7_EE7_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE8_EE8_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00209000)
#define I0_EE8_EE8_PRNG_SUB_REG_BASE_OFFS                           0x00209000
#define I0_EE8_EE8_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE9_EE9_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x0020a000)
#define I0_EE9_EE9_PRNG_SUB_REG_BASE_OFFS                           0x0020a000
#define I0_EE9_EE9_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I0_EE10_EE10_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0020b000)
#define I0_EE10_EE10_PRNG_SUB_REG_BASE_OFFS                         0x0020b000
#define I0_EE10_EE10_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I0_EE11_EE11_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0020c000)
#define I0_EE11_EE11_PRNG_SUB_REG_BASE_OFFS                         0x0020c000
#define I0_EE11_EE11_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I0_EE12_EE12_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0020d000)
#define I0_EE12_EE12_PRNG_SUB_REG_BASE_OFFS                         0x0020d000
#define I0_EE12_EE12_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I0_EE13_EE13_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0020e000)
#define I0_EE13_EE13_PRNG_SUB_REG_BASE_OFFS                         0x0020e000
#define I0_EE13_EE13_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I0_EE14_EE14_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0020f000)
#define I0_EE14_EE14_PRNG_SUB_REG_BASE_OFFS                         0x0020f000
#define I0_EE14_EE14_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_PRNG_TOP_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x00300000)
#define I1_PRNG_TOP_REG_BASE_OFFS                                   0x00300000
#define I1_PRNG_TOP_REG_BASE_SIZE                                   0x00010000

#define I1_CM_CM_PRNG_CM_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00300000)
#define I1_CM_CM_PRNG_CM_REG_BASE_OFFS                              0x00300000
#define I1_CM_CM_PRNG_CM_REG_BASE_SIZE                              0x00001000

#define I1_TZ_TZ_PRNG_TZ_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00301000)
#define I1_TZ_TZ_PRNG_TZ_REG_BASE_OFFS                              0x00301000
#define I1_TZ_TZ_PRNG_TZ_REG_BASE_SIZE                              0x00001000

#define I1_MSA_MSA_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00302000)
#define I1_MSA_MSA_PRNG_SUB_REG_BASE_OFFS                           0x00302000
#define I1_MSA_MSA_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE2_EE2_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00303000)
#define I1_EE2_EE2_PRNG_SUB_REG_BASE_OFFS                           0x00303000
#define I1_EE2_EE2_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE3_EE3_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00304000)
#define I1_EE3_EE3_PRNG_SUB_REG_BASE_OFFS                           0x00304000
#define I1_EE3_EE3_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE4_EE4_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00305000)
#define I1_EE4_EE4_PRNG_SUB_REG_BASE_OFFS                           0x00305000
#define I1_EE4_EE4_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE5_EE5_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00306000)
#define I1_EE5_EE5_PRNG_SUB_REG_BASE_OFFS                           0x00306000
#define I1_EE5_EE5_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE6_EE6_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00307000)
#define I1_EE6_EE6_PRNG_SUB_REG_BASE_OFFS                           0x00307000
#define I1_EE6_EE6_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE7_EE7_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00308000)
#define I1_EE7_EE7_PRNG_SUB_REG_BASE_OFFS                           0x00308000
#define I1_EE7_EE7_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE8_EE8_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x00309000)
#define I1_EE8_EE8_PRNG_SUB_REG_BASE_OFFS                           0x00309000
#define I1_EE8_EE8_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE9_EE9_PRNG_SUB_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x0030a000)
#define I1_EE9_EE9_PRNG_SUB_REG_BASE_OFFS                           0x0030a000
#define I1_EE9_EE9_PRNG_SUB_REG_BASE_SIZE                           0x00001000

#define I1_EE10_EE10_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0030b000)
#define I1_EE10_EE10_PRNG_SUB_REG_BASE_OFFS                         0x0030b000
#define I1_EE10_EE10_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_EE11_EE11_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0030c000)
#define I1_EE11_EE11_PRNG_SUB_REG_BASE_OFFS                         0x0030c000
#define I1_EE11_EE11_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_EE12_EE12_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0030d000)
#define I1_EE12_EE12_PRNG_SUB_REG_BASE_OFFS                         0x0030d000
#define I1_EE12_EE12_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_EE13_EE13_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0030e000)
#define I1_EE13_EE13_PRNG_SUB_REG_BASE_OFFS                         0x0030e000
#define I1_EE13_EE13_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_EE14_EE14_PRNG_SUB_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x0030f000)
#define I1_EE14_EE14_PRNG_SUB_REG_BASE_OFFS                         0x0030f000
#define I1_EE14_EE14_PRNG_SUB_REG_BASE_SIZE                         0x00001000

#define I1_BLSP_REG_BASE_PHYS                                       (PERIPH_SS_BASE_PHYS + 0x00400000)
#define I1_BLSP_REG_BASE_OFFS                                       0x00400000
#define I1_BLSP_REG_BASE_SIZE                                       0x00400000

#define I1_BLSP_BAM_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x00420000)
#define I1_BLSP_BAM_REG_BASE_OFFS                                   0x00420000
#define I1_BLSP_BAM_REG_BASE_SIZE                                   0x001f0000

#define I1_BLSP_BAM_XPU2_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00410000)
#define I1_BLSP_BAM_XPU2_REG_BASE_OFFS                              0x00410000
#define I1_BLSP_BAM_XPU2_REG_BASE_SIZE                              0x00002000

#define I1_BLSP_BAM_VMIDMT_REG_BASE_PHYS                            (PERIPH_SS_BASE_PHYS + 0x00400000)
#define I1_BLSP_BAM_VMIDMT_REG_BASE_OFFS                            0x00400000
#define I1_BLSP_BAM_VMIDMT_REG_BASE_SIZE                            0x00001000

#define I1_BLSP_UART0_UART0_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x006d0000)
#define I1_BLSP_UART0_UART0_DM_REG_BASE_OFFS                        0x006d0000
#define I1_BLSP_UART0_UART0_DM_REG_BASE_SIZE                        0x00000200

#define I1_BLSP_UART1_UART1_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x006e0000)
#define I1_BLSP_UART1_UART1_DM_REG_BASE_OFFS                        0x006e0000
#define I1_BLSP_UART1_UART1_DM_REG_BASE_SIZE                        0x00000200

#define I1_BLSP_QUP0_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00730000)
#define I1_BLSP_QUP0_REG_BASE_OFFS                                  0x00730000
#define I1_BLSP_QUP0_REG_BASE_SIZE                                  0x00000600

#define I1_BLSP_QUP1_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00740000)
#define I1_BLSP_QUP1_REG_BASE_OFFS                                  0x00740000
#define I1_BLSP_QUP1_REG_BASE_SIZE                                  0x00000600

#define I1_BLSP_QUP2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00750000)
#define I1_BLSP_QUP2_REG_BASE_OFFS                                  0x00750000
#define I1_BLSP_QUP2_REG_BASE_SIZE                                  0x00000600

#define I1_BLSP_QUP3_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00760000)
#define I1_BLSP_QUP3_REG_BASE_OFFS                                  0x00760000
#define I1_BLSP_QUP3_REG_BASE_SIZE                                  0x00000600

#define I2_BLSP_REG_BASE_PHYS                                       (PERIPH_SS_BASE_PHYS + 0x00800000)
#define I2_BLSP_REG_BASE_OFFS                                       0x00800000
#define I2_BLSP_REG_BASE_SIZE                                       0x00400000

#define I2_BLSP_BAM_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x00820000)
#define I2_BLSP_BAM_REG_BASE_OFFS                                   0x00820000
#define I2_BLSP_BAM_REG_BASE_SIZE                                   0x001f0000

#define I2_BLSP_BAM_XPU2_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00810000)
#define I2_BLSP_BAM_XPU2_REG_BASE_OFFS                              0x00810000
#define I2_BLSP_BAM_XPU2_REG_BASE_SIZE                              0x00002000

#define I2_BLSP_BAM_VMIDMT_REG_BASE_PHYS                            (PERIPH_SS_BASE_PHYS + 0x00800000)
#define I2_BLSP_BAM_VMIDMT_REG_BASE_OFFS                            0x00800000
#define I2_BLSP_BAM_VMIDMT_REG_BASE_SIZE                            0x00001000

#define I2_BLSP_UART0_UART0_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00ad0000)
#define I2_BLSP_UART0_UART0_DM_REG_BASE_OFFS                        0x00ad0000
#define I2_BLSP_UART0_UART0_DM_REG_BASE_SIZE                        0x00000200

#define I2_BLSP_UART1_UART1_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00ae0000)
#define I2_BLSP_UART1_UART1_DM_REG_BASE_OFFS                        0x00ae0000
#define I2_BLSP_UART1_UART1_DM_REG_BASE_SIZE                        0x00000200

#define I2_BLSP_QUP0_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00b30000)
#define I2_BLSP_QUP0_REG_BASE_OFFS                                  0x00b30000
#define I2_BLSP_QUP0_REG_BASE_SIZE                                  0x00000600

#define I2_BLSP_QUP1_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00b40000)
#define I2_BLSP_QUP1_REG_BASE_OFFS                                  0x00b40000
#define I2_BLSP_QUP1_REG_BASE_SIZE                                  0x00000600

#define I2_BLSP_QUP2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00b50000)
#define I2_BLSP_QUP2_REG_BASE_OFFS                                  0x00b50000
#define I2_BLSP_QUP2_REG_BASE_SIZE                                  0x00000600

#define I2_BLSP_QUP3_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00b60000)
#define I2_BLSP_QUP3_REG_BASE_OFFS                                  0x00b60000
#define I2_BLSP_QUP3_REG_BASE_SIZE                                  0x00000600

#define I3_BLSP_REG_BASE_PHYS                                       (PERIPH_SS_BASE_PHYS + 0x00c00000)
#define I3_BLSP_REG_BASE_OFFS                                       0x00c00000
#define I3_BLSP_REG_BASE_SIZE                                       0x00400000

#define I3_BLSP_BAM_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x00c20000)
#define I3_BLSP_BAM_REG_BASE_OFFS                                   0x00c20000
#define I3_BLSP_BAM_REG_BASE_SIZE                                   0x001f0000

#define I3_BLSP_BAM_XPU2_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x00c10000)
#define I3_BLSP_BAM_XPU2_REG_BASE_OFFS                              0x00c10000
#define I3_BLSP_BAM_XPU2_REG_BASE_SIZE                              0x00002000

#define I3_BLSP_BAM_VMIDMT_REG_BASE_PHYS                            (PERIPH_SS_BASE_PHYS + 0x00c00000)
#define I3_BLSP_BAM_VMIDMT_REG_BASE_OFFS                            0x00c00000
#define I3_BLSP_BAM_VMIDMT_REG_BASE_SIZE                            0x00001000

#define I3_BLSP_UART0_UART0_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00ed0000)
#define I3_BLSP_UART0_UART0_DM_REG_BASE_OFFS                        0x00ed0000
#define I3_BLSP_UART0_UART0_DM_REG_BASE_SIZE                        0x00002000

#define I3_BLSP_UART1_UART1_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00ee0000)
#define I3_BLSP_UART1_UART1_DM_REG_BASE_OFFS                        0x00ee0000
#define I3_BLSP_UART1_UART1_DM_REG_BASE_SIZE                        0x00002000

#define I3_BLSP_UART2_UART2_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00ef0000)
#define I3_BLSP_UART2_UART2_DM_REG_BASE_OFFS                        0x00ef0000
#define I3_BLSP_UART2_UART2_DM_REG_BASE_SIZE                        0x00002000

#define I3_BLSP_UART3_UART3_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x00f00000)
#define I3_BLSP_UART3_UART3_DM_REG_BASE_OFFS                        0x00f00000
#define I3_BLSP_UART3_UART3_DM_REG_BASE_SIZE                        0x00002000

#define I3_BLSP_QUP0_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00f30000)
#define I3_BLSP_QUP0_REG_BASE_OFFS                                  0x00f30000
#define I3_BLSP_QUP0_REG_BASE_SIZE                                  0x00000600

#define I3_BLSP_QUP1_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x00f40000)
#define I3_BLSP_QUP1_REG_BASE_OFFS                                  0x00f40000
#define I3_BLSP_QUP1_REG_BASE_SIZE                                  0x00000600

#define I0_BLSP_REG_BASE_PHYS                                       (PERIPH_SS_BASE_PHYS + 0x01000000)
#define I0_BLSP_REG_BASE_OFFS                                       0x01000000
#define I0_BLSP_REG_BASE_SIZE                                       0x00400000

#define I0_BLSP_BAM_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x01020000)
#define I0_BLSP_BAM_REG_BASE_OFFS                                   0x01020000
#define I0_BLSP_BAM_REG_BASE_SIZE                                   0x001f0000

#define I0_BLSP_BAM_XPU2_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x01010000)
#define I0_BLSP_BAM_XPU2_REG_BASE_OFFS                              0x01010000
#define I0_BLSP_BAM_XPU2_REG_BASE_SIZE                              0x00002000

#define I0_BLSP_BAM_VMIDMT_REG_BASE_PHYS                            (PERIPH_SS_BASE_PHYS + 0x01000000)
#define I0_BLSP_BAM_VMIDMT_REG_BASE_OFFS                            0x01000000
#define I0_BLSP_BAM_VMIDMT_REG_BASE_SIZE                            0x00001000

#define I0_BLSP_UART0_UART0_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x012d0000)
#define I0_BLSP_UART0_UART0_DM_REG_BASE_OFFS                        0x012d0000
#define I0_BLSP_UART0_UART0_DM_REG_BASE_SIZE                        0x00000200

#define I0_BLSP_UART1_UART1_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x012e0000)
#define I0_BLSP_UART1_UART1_DM_REG_BASE_OFFS                        0x012e0000
#define I0_BLSP_UART1_UART1_DM_REG_BASE_SIZE                        0x00000200

#define I0_BLSP_UART2_UART2_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x012f0000)
#define I0_BLSP_UART2_UART2_DM_REG_BASE_OFFS                        0x012f0000
#define I0_BLSP_UART2_UART2_DM_REG_BASE_SIZE                        0x00000200

#define I0_BLSP_UART3_UART3_DM_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x01300000)
#define I0_BLSP_UART3_UART3_DM_REG_BASE_OFFS                        0x01300000
#define I0_BLSP_UART3_UART3_DM_REG_BASE_SIZE                        0x00000200

#define I0_BLSP_QUP0_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01330000)
#define I0_BLSP_QUP0_REG_BASE_OFFS                                  0x01330000
#define I0_BLSP_QUP0_REG_BASE_SIZE                                  0x00000600

#define I0_BLSP_QUP1_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01340000)
#define I0_BLSP_QUP1_REG_BASE_OFFS                                  0x01340000
#define I0_BLSP_QUP1_REG_BASE_SIZE                                  0x00000600

#define I0_SDCC5_TOP_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01400000)
#define I0_SDCC5_TOP_REG_BASE_OFFS                                  0x01400000
#define I0_SDCC5_TOP_REG_BASE_SIZE                                  0x00026800

#define I0_SDCC_XPU2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01402000)
#define I0_SDCC_XPU2_REG_BASE_OFFS                                  0x01402000
#define I0_SDCC_XPU2_REG_BASE_SIZE                                  0x00000300

#define I0_SDCC_SDCC5_REG_BASE_PHYS                                 (PERIPH_SS_BASE_PHYS + 0x01424000)
#define I0_SDCC_SDCC5_REG_BASE_OFFS                                 0x01424000
#define I0_SDCC_SDCC5_REG_BASE_SIZE                                 0x00000800

#define I0_SDCC_SDCC5_HC_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x01424900)
#define I0_SDCC_SDCC5_HC_REG_BASE_OFFS                              0x01424900
#define I0_SDCC_SDCC5_HC_REG_BASE_SIZE                              0x00000500

#define I0_SDCC_SDCC5_HC_SCM_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01425000)
#define I0_SDCC_SDCC5_HC_SCM_REG_BASE_OFFS                          0x01425000
#define I0_SDCC_SDCC5_HC_SCM_REG_BASE_SIZE                          0x00000100

#define I1_SDCC5_TOP_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01500000)
#define I1_SDCC5_TOP_REG_BASE_OFFS                                  0x01500000
#define I1_SDCC5_TOP_REG_BASE_SIZE                                  0x00026800

#define I1_SDCC_XPU2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01502000)
#define I1_SDCC_XPU2_REG_BASE_OFFS                                  0x01502000
#define I1_SDCC_XPU2_REG_BASE_SIZE                                  0x00000300

#define I1_SDCC_SDCC5_REG_BASE_PHYS                                 (PERIPH_SS_BASE_PHYS + 0x01524000)
#define I1_SDCC_SDCC5_REG_BASE_OFFS                                 0x01524000
#define I1_SDCC_SDCC5_REG_BASE_SIZE                                 0x00000800

#define I1_SDCC_SDCC5_HC_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x01524900)
#define I1_SDCC_SDCC5_HC_REG_BASE_OFFS                              0x01524900
#define I1_SDCC_SDCC5_HC_REG_BASE_SIZE                              0x00000500

#define I1_SDCC_SDCC5_HC_SCM_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01525000)
#define I1_SDCC_SDCC5_HC_SCM_REG_BASE_OFFS                          0x01525000
#define I1_SDCC_SDCC5_HC_SCM_REG_BASE_SIZE                          0x00000100

#define I2_SDCC5_TOP_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01600000)
#define I2_SDCC5_TOP_REG_BASE_OFFS                                  0x01600000
#define I2_SDCC5_TOP_REG_BASE_SIZE                                  0x00026800

#define I2_SDCC_XPU2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01602000)
#define I2_SDCC_XPU2_REG_BASE_OFFS                                  0x01602000
#define I2_SDCC_XPU2_REG_BASE_SIZE                                  0x00000300

#define I2_SDCC_SDCC5_REG_BASE_PHYS                                 (PERIPH_SS_BASE_PHYS + 0x01624000)
#define I2_SDCC_SDCC5_REG_BASE_OFFS                                 0x01624000
#define I2_SDCC_SDCC5_REG_BASE_SIZE                                 0x00000800

#define I2_SDCC_SDCC5_HC_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x01624900)
#define I2_SDCC_SDCC5_HC_REG_BASE_OFFS                              0x01624900
#define I2_SDCC_SDCC5_HC_REG_BASE_SIZE                              0x00000500

#define I2_SDCC_SDCC5_HC_SCM_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01625000)
#define I2_SDCC_SDCC5_HC_SCM_REG_BASE_OFFS                          0x01625000
#define I2_SDCC_SDCC5_HC_SCM_REG_BASE_SIZE                          0x00000100

#define I3_SDCC5_TOP_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01700000)
#define I3_SDCC5_TOP_REG_BASE_OFFS                                  0x01700000
#define I3_SDCC5_TOP_REG_BASE_SIZE                                  0x00026800

#define I3_SDCC_XPU2_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x01702000)
#define I3_SDCC_XPU2_REG_BASE_OFFS                                  0x01702000
#define I3_SDCC_XPU2_REG_BASE_SIZE                                  0x00000300

#define I3_SDCC_SDCC5_REG_BASE_PHYS                                 (PERIPH_SS_BASE_PHYS + 0x01724000)
#define I3_SDCC_SDCC5_REG_BASE_OFFS                                 0x01724000
#define I3_SDCC_SDCC5_REG_BASE_SIZE                                 0x00000800

#define I3_SDCC_SDCC5_HC_REG_BASE_PHYS                              (PERIPH_SS_BASE_PHYS + 0x01724900)
#define I3_SDCC_SDCC5_HC_REG_BASE_OFFS                              0x01724900
#define I3_SDCC_SDCC5_HC_REG_BASE_SIZE                              0x00000500

#define I3_SDCC_SDCC5_HC_SCM_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01725000)
#define I3_SDCC_SDCC5_HC_SCM_REG_BASE_OFFS                          0x01725000
#define I3_SDCC_SDCC5_HC_SCM_REG_BASE_SIZE                          0x00000100

#define U0_USB20S_REG_BASE_PHYS                                     (PERIPH_SS_BASE_PHYS + 0x01800000)
#define U0_USB20S_REG_BASE_OFFS                                     0x01800000
#define U0_USB20S_REG_BASE_SIZE                                     0x00200000

#define U0_DWC_USB3_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x01800000)
#define U0_DWC_USB3_REG_BASE_OFFS                                   0x01800000
#define U0_DWC_USB3_REG_BASE_SIZE                                   0x0000cd00

#define U0_USB30_QSCRATCH_REG_BASE_PHYS                             (PERIPH_SS_BASE_PHYS + 0x018f8800)
#define U0_USB30_QSCRATCH_REG_BASE_OFFS                             0x018f8800
#define U0_USB30_QSCRATCH_REG_BASE_SIZE                             0x00000400

#define U0_USB30_QSRAM_REGS_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x018fc000)
#define U0_USB30_QSRAM_REGS_REG_BASE_OFFS                           0x018fc000
#define U0_USB30_QSRAM_REGS_REG_BASE_SIZE                           0x00000100

#define U0_USB30_DBM_REGFILE_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x018f8000)
#define U0_USB30_DBM_REGFILE_REG_BASE_OFFS                          0x018f8000
#define U0_USB30_DBM_REGFILE_REG_BASE_SIZE                          0x00000400

#define U1_USB20S_REG_BASE_PHYS                                     (PERIPH_SS_BASE_PHYS + 0x01a00000)
#define U1_USB20S_REG_BASE_OFFS                                     0x01a00000
#define U1_USB20S_REG_BASE_SIZE                                     0x00200000

#define U1_DWC_USB3_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x01a00000)
#define U1_DWC_USB3_REG_BASE_OFFS                                   0x01a00000
#define U1_DWC_USB3_REG_BASE_SIZE                                   0x0000cd00

#define U1_USB30_QSCRATCH_REG_BASE_PHYS                             (PERIPH_SS_BASE_PHYS + 0x01af8800)
#define U1_USB30_QSCRATCH_REG_BASE_OFFS                             0x01af8800
#define U1_USB30_QSCRATCH_REG_BASE_SIZE                             0x00000400

#define U1_USB30_QSRAM_REGS_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x01afc000)
#define U1_USB30_QSRAM_REGS_REG_BASE_OFFS                           0x01afc000
#define U1_USB30_QSRAM_REGS_REG_BASE_SIZE                           0x00000100

#define U1_USB30_DBM_REGFILE_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01af8000)
#define U1_USB30_DBM_REGFILE_REG_BASE_OFFS                          0x01af8000
#define U1_USB30_DBM_REGFILE_REG_BASE_SIZE                          0x00000400

#define U2_USB20S_REG_BASE_PHYS                                     (PERIPH_SS_BASE_PHYS + 0x01c00000)
#define U2_USB20S_REG_BASE_OFFS                                     0x01c00000
#define U2_USB20S_REG_BASE_SIZE                                     0x00200000

#define U2_DWC_USB3_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x01c00000)
#define U2_DWC_USB3_REG_BASE_OFFS                                   0x01c00000
#define U2_DWC_USB3_REG_BASE_SIZE                                   0x0000cd00

#define U2_USB30_QSCRATCH_REG_BASE_PHYS                             (PERIPH_SS_BASE_PHYS + 0x01cf8800)
#define U2_USB30_QSCRATCH_REG_BASE_OFFS                             0x01cf8800
#define U2_USB30_QSCRATCH_REG_BASE_SIZE                             0x00000400

#define U2_USB30_QSRAM_REGS_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x01cfc000)
#define U2_USB30_QSRAM_REGS_REG_BASE_OFFS                           0x01cfc000
#define U2_USB30_QSRAM_REGS_REG_BASE_SIZE                           0x00000100

#define U2_USB30_DBM_REGFILE_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01cf8000)
#define U2_USB30_DBM_REGFILE_REG_BASE_OFFS                          0x01cf8000
#define U2_USB30_DBM_REGFILE_REG_BASE_SIZE                          0x00000400

#define U3_USB20S_REG_BASE_PHYS                                     (PERIPH_SS_BASE_PHYS + 0x01e00000)
#define U3_USB20S_REG_BASE_OFFS                                     0x01e00000
#define U3_USB20S_REG_BASE_SIZE                                     0x00200000

#define U3_DWC_USB3_REG_BASE_PHYS                                   (PERIPH_SS_BASE_PHYS + 0x01e00000)
#define U3_DWC_USB3_REG_BASE_OFFS                                   0x01e00000
#define U3_DWC_USB3_REG_BASE_SIZE                                   0x0000cd00

#define U3_USB30_QSCRATCH_REG_BASE_PHYS                             (PERIPH_SS_BASE_PHYS + 0x01ef8800)
#define U3_USB30_QSCRATCH_REG_BASE_OFFS                             0x01ef8800
#define U3_USB30_QSCRATCH_REG_BASE_SIZE                             0x00000400

#define U3_USB30_QSRAM_REGS_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x01efc000)
#define U3_USB30_QSRAM_REGS_REG_BASE_OFFS                           0x01efc000
#define U3_USB30_QSRAM_REGS_REG_BASE_SIZE                           0x00000100

#define U3_USB30_DBM_REGFILE_REG_BASE_PHYS                          (PERIPH_SS_BASE_PHYS + 0x01ef8000)
#define U3_USB30_DBM_REGFILE_REG_BASE_OFFS                          0x01ef8000
#define U3_USB30_DBM_REGFILE_REG_BASE_SIZE                          0x00000400

#define APU_USBCTL_APU1032A_4_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x02000000)
#define APU_USBCTL_APU1032A_4_REG_BASE_OFFS                         0x02000000
#define APU_USBCTL_APU1032A_4_REG_BASE_SIZE                         0x00000400

#define USB0_CM_DWC_USB2_SW_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x02400000)
#define USB0_CM_DWC_USB2_SW_REG_BASE_OFFS                           0x02400000
#define USB0_CM_DWC_USB2_SW_REG_BASE_SIZE                           0x00000200

#define USB0_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_PHYS                    (PERIPH_SS_BASE_PHYS + 0x02403800)
#define USB0_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_OFFS                    0x02403800
#define USB0_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_SIZE                    0x00000400

#define USB1_CM_DWC_USB2_SW_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x02500000)
#define USB1_CM_DWC_USB2_SW_REG_BASE_OFFS                           0x02500000
#define USB1_CM_DWC_USB2_SW_REG_BASE_SIZE                           0x00000200

#define USB1_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_PHYS                    (PERIPH_SS_BASE_PHYS + 0x02503800)
#define USB1_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_OFFS                    0x02503800
#define USB1_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_SIZE                    0x00000400

#define USB2_CM_DWC_USB2_SW_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x02600000)
#define USB2_CM_DWC_USB2_SW_REG_BASE_OFFS                           0x02600000
#define USB2_CM_DWC_USB2_SW_REG_BASE_SIZE                           0x00000200

#define USB2_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_PHYS                    (PERIPH_SS_BASE_PHYS + 0x02603800)
#define USB2_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_OFFS                    0x02603800
#define USB2_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_SIZE                    0x00000400

#define USB3_CM_DWC_USB2_SW_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x02700000)
#define USB3_CM_DWC_USB2_SW_REG_BASE_OFFS                           0x02700000
#define USB3_CM_DWC_USB2_SW_REG_BASE_SIZE                           0x00000200

#define USB3_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_PHYS                    (PERIPH_SS_BASE_PHYS + 0x02703800)
#define USB3_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_OFFS                    0x02703800
#define USB3_AHB2PHY_AHB2PHY_SWMAN_REG_BASE_SIZE                    0x00000400

#define APU_USBPHY_APU1032A_5_REG_BASE_PHYS                         (PERIPH_SS_BASE_PHYS + 0x02800000)
#define APU_USBPHY_APU1032A_5_REG_BASE_OFFS                         0x02800000
#define APU_USBPHY_APU1032A_5_REG_BASE_SIZE                         0x00000480

#define PERIPH_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F6_REG_BASE_PHYS (PERIPH_SS_BASE_PHYS + 0x02900000)
#define PERIPH_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F6_REG_BASE_OFFS 0x02900000
#define PERIPH_QSMMUV3_STQS32_5_5_QAD11100_V64P44D64_C16UA_F6_REG_BASE_SIZE 0x00060000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS   (PERIPH_SS_BASE_PHYS + 0x02900000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS   0x02900000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE   0x00010000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS   (PERIPH_SS_BASE_PHYS + 0x02910000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS   0x02910000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE   0x00010000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS               (PERIPH_SS_BASE_PHYS + 0x02920000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS               0x02920000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE               0x00008000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS             (PERIPH_SS_BASE_PHYS + 0x02928000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS             0x02928000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE             0x00008000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS              (PERIPH_SS_BASE_PHYS + 0x02930000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS              0x02930000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE              0x00010000

#define PERIPH_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS              (PERIPH_SS_BASE_PHYS + 0x02940000)
#define PERIPH_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS              0x02940000
#define PERIPH_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE              0x00020000

#define PERIPH_FABRIC_PERIPH_AMBERWING_REG_BASE_PHYS                (PERIPH_SS_BASE_PHYS + 0x02a00000)
#define PERIPH_FABRIC_PERIPH_AMBERWING_REG_BASE_OFFS                0x02a00000
#define PERIPH_FABRIC_PERIPH_AMBERWING_REG_BASE_SIZE                0x00003dd0

#define APU_PRNG_APU1032A_2_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x02b00000)
#define APU_PRNG_APU1032A_2_REG_BASE_OFFS                           0x02b00000
#define APU_PRNG_APU1032A_2_REG_BASE_SIZE                           0x00000300

#define PCC_REG_BASE_PHYS                                           (PERIPH_SS_BASE_PHYS + 0x02c00000)
#define PCC_REG_BASE_OFFS                                           0x02c00000
#define PCC_REG_BASE_SIZE                                           0x00400000

#define PCC_REG_REG_BASE_PHYS                                       (PERIPH_SS_BASE_PHYS + 0x02c00000)
#define PCC_REG_REG_BASE_OFFS                                       0x02c00000
#define PCC_REG_REG_BASE_SIZE                                       0x003f0000

#define PCC_RPU_RPU0032_64_L16_REG_BASE_PHYS                        (PERIPH_SS_BASE_PHYS + 0x02ff0000)
#define PCC_RPU_RPU0032_64_L16_REG_BASE_OFFS                        0x02ff0000
#define PCC_RPU_RPU0032_64_L16_REG_BASE_SIZE                        0x00002200

#define I0_I2C_SLAVE_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x03000000)
#define I0_I2C_SLAVE_REG_BASE_OFFS                                  0x03000000
#define I0_I2C_SLAVE_REG_BASE_SIZE                                  0x00001000

#define I1_I2C_SLAVE_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x03100000)
#define I1_I2C_SLAVE_REG_BASE_OFFS                                  0x03100000
#define I1_I2C_SLAVE_REG_BASE_SIZE                                  0x00001000

#define I2_I2C_SLAVE_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x03200000)
#define I2_I2C_SLAVE_REG_BASE_OFFS                                  0x03200000
#define I2_I2C_SLAVE_REG_BASE_SIZE                                  0x00001000

#define I3_I2C_SLAVE_REG_BASE_PHYS                                  (PERIPH_SS_BASE_PHYS + 0x03300000)
#define I3_I2C_SLAVE_REG_BASE_OFFS                                  0x03300000
#define I3_I2C_SLAVE_REG_BASE_SIZE                                  0x00001000

#define SPI_SLAVE_REG_BASE_PHYS                                     (PERIPH_SS_BASE_PHYS + 0x03400000)
#define SPI_SLAVE_REG_BASE_OFFS                                     0x03400000
#define SPI_SLAVE_REG_BASE_SIZE                                     0x00000100

#define MPU_SPI_MPU1032_16_M43L10_AHB_44_REG_BASE_PHYS              (PERIPH_SS_BASE_PHYS + 0x03500000)
#define MPU_SPI_MPU1032_16_M43L10_AHB_44_REG_BASE_OFFS              0x03500000
#define MPU_SPI_MPU1032_16_M43L10_AHB_44_REG_BASE_SIZE              0x00000a00

#define APU_ISPI_APU1032A_5_REG_BASE_PHYS                           (PERIPH_SS_BASE_PHYS + 0x03600000)
#define APU_ISPI_APU1032A_5_REG_BASE_OFFS                           0x03600000
#define APU_ISPI_APU1032A_5_REG_BASE_SIZE                           0x00000480

/*----------------------------------------------------------------------------
 * BASE: HMSS_PERIPH
 *--------------------------------------------------------------------------*/

#define HMSS_PERIPH_BASE                                            0xff7e000000uLL
#define HMSS_PERIPH_BASE_SIZE                                       0x00f00000
#define HMSS_PERIPH_BASE_PHYS                                       0xff7e000000uLL

#define AMBERWING_AHB_HPSS_WRP_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00000000)
#define AMBERWING_AHB_HPSS_WRP_REG_BASE_OFFS                        0x00000000
#define AMBERWING_AHB_HPSS_WRP_REG_BASE_SIZE                        0x00800000

#define APCS_APC00_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00000000)
#define APCS_APC00_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00000000
#define APCS_APC00_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC00_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00000000)
#define APCS_APC00_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00000000
#define APCS_APC00_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC00_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00000800)
#define APCS_APC00_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00000800
#define APCS_APC00_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC00_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00000800)
#define APCS_APC00_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00000800
#define APCS_APC00_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC01_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00001000)
#define APCS_APC01_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00001000
#define APCS_APC01_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC01_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00001000)
#define APCS_APC01_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00001000
#define APCS_APC01_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC01_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00001800)
#define APCS_APC01_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00001800
#define APCS_APC01_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC01_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00001800)
#define APCS_APC01_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00001800
#define APCS_APC01_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC02_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00002000)
#define APCS_APC02_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00002000
#define APCS_APC02_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC02_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00002000)
#define APCS_APC02_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00002000
#define APCS_APC02_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC02_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00002800)
#define APCS_APC02_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00002800
#define APCS_APC02_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC02_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00002800)
#define APCS_APC02_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00002800
#define APCS_APC02_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC00_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00004000)
#define APCS_APC00_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00004000
#define APCS_APC00_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC00_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00004000)
#define APCS_APC00_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00004000
#define APCS_APC00_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC01_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00004800)
#define APCS_APC01_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00004800
#define APCS_APC01_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC01_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00004800)
#define APCS_APC01_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00004800
#define APCS_APC01_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC02_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00005000)
#define APCS_APC02_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00005000
#define APCS_APC02_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC02_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00005000)
#define APCS_APC02_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00005000
#define APCS_APC02_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC00_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00005800)
#define APCS_APC00_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00005800
#define APCS_APC00_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC01_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00005900)
#define APCS_APC01_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00005900
#define APCS_APC01_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC02_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00005a00)
#define APCS_APC02_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00005a00
#define APCS_APC02_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR0_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00006000)
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x00006000
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR0_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00006000)
#define APCS_APR0_SAW4_2_0_SPM_REG_BASE_OFFS                        0x00006000
#define APCS_APR0_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC03_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00008000)
#define APCS_APC03_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00008000
#define APCS_APC03_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC03_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00008000)
#define APCS_APC03_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00008000
#define APCS_APC03_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC03_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00008800)
#define APCS_APC03_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00008800
#define APCS_APC03_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC03_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00008800)
#define APCS_APC03_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00008800
#define APCS_APC03_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC04_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00009000)
#define APCS_APC04_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00009000
#define APCS_APC04_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC04_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00009000)
#define APCS_APC04_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00009000
#define APCS_APC04_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC04_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00009800)
#define APCS_APC04_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00009800
#define APCS_APC04_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC04_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00009800)
#define APCS_APC04_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00009800
#define APCS_APC04_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC05_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0000a000)
#define APCS_APC05_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0000a000
#define APCS_APC05_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC05_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0000a000)
#define APCS_APC05_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0000a000
#define APCS_APC05_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC05_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0000a800)
#define APCS_APC05_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0000a800
#define APCS_APC05_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC05_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0000a800)
#define APCS_APC05_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0000a800
#define APCS_APC05_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC03_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0000c000)
#define APCS_APC03_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0000c000
#define APCS_APC03_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC03_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000c000)
#define APCS_APC03_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0000c000
#define APCS_APC03_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC04_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0000c800)
#define APCS_APC04_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0000c800
#define APCS_APC04_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC04_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000c800)
#define APCS_APC04_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0000c800
#define APCS_APC04_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC05_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0000d000)
#define APCS_APC05_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0000d000
#define APCS_APC05_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC05_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000d000)
#define APCS_APC05_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0000d000
#define APCS_APC05_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC03_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000d800)
#define APCS_APC03_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0000d800
#define APCS_APC03_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC04_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000d900)
#define APCS_APC04_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0000d900
#define APCS_APC04_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC05_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0000da00)
#define APCS_APC05_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0000da00
#define APCS_APC05_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR1_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0000e000)
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x0000e000
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR1_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0000e000)
#define APCS_APR1_SAW4_2_0_SPM_REG_BASE_OFFS                        0x0000e000
#define APCS_APR1_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC06_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00010000)
#define APCS_APC06_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00010000
#define APCS_APC06_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC06_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00010000)
#define APCS_APC06_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00010000
#define APCS_APC06_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC06_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00010800)
#define APCS_APC06_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00010800
#define APCS_APC06_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC06_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00010800)
#define APCS_APC06_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00010800
#define APCS_APC06_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC07_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00011000)
#define APCS_APC07_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00011000
#define APCS_APC07_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC07_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00011000)
#define APCS_APC07_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00011000
#define APCS_APC07_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC07_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00011800)
#define APCS_APC07_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00011800
#define APCS_APC07_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC07_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00011800)
#define APCS_APC07_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00011800
#define APCS_APC07_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC08_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00012000)
#define APCS_APC08_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00012000
#define APCS_APC08_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC08_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00012000)
#define APCS_APC08_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00012000
#define APCS_APC08_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC08_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00012800)
#define APCS_APC08_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00012800
#define APCS_APC08_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC08_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00012800)
#define APCS_APC08_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00012800
#define APCS_APC08_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC06_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00014000)
#define APCS_APC06_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00014000
#define APCS_APC06_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC06_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00014000)
#define APCS_APC06_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00014000
#define APCS_APC06_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC07_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00014800)
#define APCS_APC07_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00014800
#define APCS_APC07_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC07_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00014800)
#define APCS_APC07_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00014800
#define APCS_APC07_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC08_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00015000)
#define APCS_APC08_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00015000
#define APCS_APC08_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC08_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00015000)
#define APCS_APC08_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00015000
#define APCS_APC08_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC06_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00015800)
#define APCS_APC06_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00015800
#define APCS_APC06_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC07_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00015900)
#define APCS_APC07_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00015900
#define APCS_APC07_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC08_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00015a00)
#define APCS_APC08_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00015a00
#define APCS_APC08_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR2_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00016000)
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x00016000
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR2_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00016000)
#define APCS_APR2_SAW4_2_0_SPM_REG_BASE_OFFS                        0x00016000
#define APCS_APR2_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC09_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00018000)
#define APCS_APC09_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00018000
#define APCS_APC09_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC09_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00018000)
#define APCS_APC09_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00018000
#define APCS_APC09_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC09_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00018800)
#define APCS_APC09_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00018800
#define APCS_APC09_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC09_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00018800)
#define APCS_APC09_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00018800
#define APCS_APC09_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC10_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00019000)
#define APCS_APC10_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00019000
#define APCS_APC10_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC10_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00019000)
#define APCS_APC10_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00019000
#define APCS_APC10_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC10_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00019800)
#define APCS_APC10_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00019800
#define APCS_APC10_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC10_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00019800)
#define APCS_APC10_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00019800
#define APCS_APC10_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC11_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0001a000)
#define APCS_APC11_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0001a000
#define APCS_APC11_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC11_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0001a000)
#define APCS_APC11_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0001a000
#define APCS_APC11_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC11_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0001a800)
#define APCS_APC11_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0001a800
#define APCS_APC11_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC11_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0001a800)
#define APCS_APC11_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0001a800
#define APCS_APC11_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC09_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0001c000)
#define APCS_APC09_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0001c000
#define APCS_APC09_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC09_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001c000)
#define APCS_APC09_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0001c000
#define APCS_APC09_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC10_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0001c800)
#define APCS_APC10_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0001c800
#define APCS_APC10_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC10_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001c800)
#define APCS_APC10_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0001c800
#define APCS_APC10_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC11_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0001d000)
#define APCS_APC11_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0001d000
#define APCS_APC11_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC11_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001d000)
#define APCS_APC11_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0001d000
#define APCS_APC11_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC09_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001d800)
#define APCS_APC09_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0001d800
#define APCS_APC09_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC10_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001d900)
#define APCS_APC10_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0001d900
#define APCS_APC10_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC11_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0001da00)
#define APCS_APC11_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0001da00
#define APCS_APC11_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR3_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0001e000)
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x0001e000
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR3_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0001e000)
#define APCS_APR3_SAW4_2_0_SPM_REG_BASE_OFFS                        0x0001e000
#define APCS_APR3_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC12_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00020000)
#define APCS_APC12_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00020000
#define APCS_APC12_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC12_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00020000)
#define APCS_APC12_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00020000
#define APCS_APC12_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC12_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00020800)
#define APCS_APC12_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00020800
#define APCS_APC12_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC12_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00020800)
#define APCS_APC12_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00020800
#define APCS_APC12_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC13_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00021000)
#define APCS_APC13_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00021000
#define APCS_APC13_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC13_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00021000)
#define APCS_APC13_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00021000
#define APCS_APC13_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC13_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00021800)
#define APCS_APC13_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00021800
#define APCS_APC13_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC13_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00021800)
#define APCS_APC13_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00021800
#define APCS_APC13_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC14_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00022000)
#define APCS_APC14_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00022000
#define APCS_APC14_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC14_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00022000)
#define APCS_APC14_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00022000
#define APCS_APC14_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC14_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00022800)
#define APCS_APC14_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00022800
#define APCS_APC14_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC14_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00022800)
#define APCS_APC14_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00022800
#define APCS_APC14_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC12_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00024000)
#define APCS_APC12_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00024000
#define APCS_APC12_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC12_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00024000)
#define APCS_APC12_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00024000
#define APCS_APC12_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC13_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00024800)
#define APCS_APC13_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00024800
#define APCS_APC13_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC13_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00024800)
#define APCS_APC13_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00024800
#define APCS_APC13_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC14_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00025000)
#define APCS_APC14_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00025000
#define APCS_APC14_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC14_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00025000)
#define APCS_APC14_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00025000
#define APCS_APC14_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC12_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00025800)
#define APCS_APC12_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00025800
#define APCS_APC12_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC13_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00025900)
#define APCS_APC13_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00025900
#define APCS_APC13_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC14_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00025a00)
#define APCS_APC14_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00025a00
#define APCS_APC14_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR4_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00026000)
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x00026000
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR4_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00026000)
#define APCS_APR4_SAW4_2_0_SPM_REG_BASE_OFFS                        0x00026000
#define APCS_APR4_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC15_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00028000)
#define APCS_APC15_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00028000
#define APCS_APC15_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC15_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00028000)
#define APCS_APC15_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00028000
#define APCS_APC15_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC15_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00028800)
#define APCS_APC15_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00028800
#define APCS_APC15_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC15_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00028800)
#define APCS_APC15_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00028800
#define APCS_APC15_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC16_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00029000)
#define APCS_APC16_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00029000
#define APCS_APC16_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC16_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00029000)
#define APCS_APC16_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00029000
#define APCS_APC16_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC16_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00029800)
#define APCS_APC16_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00029800
#define APCS_APC16_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC16_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00029800)
#define APCS_APC16_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00029800
#define APCS_APC16_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC17_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0002a000)
#define APCS_APC17_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0002a000
#define APCS_APC17_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC17_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0002a000)
#define APCS_APC17_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0002a000
#define APCS_APC17_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC17_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0002a800)
#define APCS_APC17_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0002a800
#define APCS_APC17_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC17_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0002a800)
#define APCS_APC17_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0002a800
#define APCS_APC17_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC15_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0002c000)
#define APCS_APC15_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0002c000
#define APCS_APC15_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC15_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002c000)
#define APCS_APC15_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0002c000
#define APCS_APC15_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC16_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0002c800)
#define APCS_APC16_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0002c800
#define APCS_APC16_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC16_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002c800)
#define APCS_APC16_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0002c800
#define APCS_APC16_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC17_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0002d000)
#define APCS_APC17_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0002d000
#define APCS_APC17_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC17_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002d000)
#define APCS_APC17_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0002d000
#define APCS_APC17_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC15_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002d800)
#define APCS_APC15_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0002d800
#define APCS_APC15_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC16_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002d900)
#define APCS_APC16_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0002d900
#define APCS_APC16_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC17_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0002da00)
#define APCS_APC17_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0002da00
#define APCS_APC17_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR5_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0002e000)
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x0002e000
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR5_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0002e000)
#define APCS_APR5_SAW4_2_0_SPM_REG_BASE_OFFS                        0x0002e000
#define APCS_APR5_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC18_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00030000)
#define APCS_APC18_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00030000
#define APCS_APC18_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC18_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00030000)
#define APCS_APC18_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00030000
#define APCS_APC18_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC18_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00030800)
#define APCS_APC18_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00030800
#define APCS_APC18_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC18_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00030800)
#define APCS_APC18_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00030800
#define APCS_APC18_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC19_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00031000)
#define APCS_APC19_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00031000
#define APCS_APC19_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC19_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00031000)
#define APCS_APC19_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00031000
#define APCS_APC19_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC19_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00031800)
#define APCS_APC19_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00031800
#define APCS_APC19_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC19_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00031800)
#define APCS_APC19_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00031800
#define APCS_APC19_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC20_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00032000)
#define APCS_APC20_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00032000
#define APCS_APC20_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC20_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00032000)
#define APCS_APC20_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00032000
#define APCS_APC20_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC20_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00032800)
#define APCS_APC20_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00032800
#define APCS_APC20_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC20_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00032800)
#define APCS_APC20_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00032800
#define APCS_APC20_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC18_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00034000)
#define APCS_APC18_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00034000
#define APCS_APC18_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC18_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00034000)
#define APCS_APC18_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00034000
#define APCS_APC18_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC19_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00034800)
#define APCS_APC19_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00034800
#define APCS_APC19_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC19_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00034800)
#define APCS_APC19_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00034800
#define APCS_APC19_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC20_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x00035000)
#define APCS_APC20_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x00035000
#define APCS_APC20_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC20_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00035000)
#define APCS_APC20_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x00035000
#define APCS_APC20_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC18_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00035800)
#define APCS_APC18_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00035800
#define APCS_APC18_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC19_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00035900)
#define APCS_APC19_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00035900
#define APCS_APC19_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC20_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00035a00)
#define APCS_APC20_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x00035a00
#define APCS_APC20_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR6_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00036000)
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x00036000
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR6_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00036000)
#define APCS_APR6_SAW4_2_0_SPM_REG_BASE_OFFS                        0x00036000
#define APCS_APR6_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC21_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00038000)
#define APCS_APC21_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00038000
#define APCS_APC21_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC21_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00038000)
#define APCS_APC21_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00038000
#define APCS_APC21_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC21_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00038800)
#define APCS_APC21_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00038800
#define APCS_APC21_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC21_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00038800)
#define APCS_APC21_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00038800
#define APCS_APC21_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC22_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00039000)
#define APCS_APC22_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00039000
#define APCS_APC22_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC22_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00039000)
#define APCS_APC22_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00039000
#define APCS_APC22_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC22_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00039800)
#define APCS_APC22_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x00039800
#define APCS_APC22_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC22_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00039800)
#define APCS_APC22_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x00039800
#define APCS_APC22_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC23_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0003a000)
#define APCS_APC23_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0003a000
#define APCS_APC23_CPU0_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC23_CPU0_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0003a000)
#define APCS_APC23_CPU0_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0003a000
#define APCS_APC23_CPU0_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC23_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0003a800)
#define APCS_APC23_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_OFFS              0x0003a800
#define APCS_APC23_CPU1_SAW4_HMSS_L2_SPM_REG_BASE_SIZE              0x00000800

#define APCS_APC23_CPU1_SAW4_2_0_SPM_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0003a800)
#define APCS_APC23_CPU1_SAW4_2_0_SPM_REG_BASE_OFFS                  0x0003a800
#define APCS_APC23_CPU1_SAW4_2_0_SPM_REG_BASE_SIZE                  0x00000800

#define APCS_APC21_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0003c000)
#define APCS_APC21_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0003c000
#define APCS_APC21_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC21_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003c000)
#define APCS_APC21_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0003c000
#define APCS_APC21_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC22_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0003c800)
#define APCS_APC22_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0003c800
#define APCS_APC22_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC22_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003c800)
#define APCS_APC22_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0003c800
#define APCS_APC22_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC23_L2_SAW4_HMSS_L2_SPM_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x0003d000)
#define APCS_APC23_L2_SAW4_HMSS_L2_SPM_REG_BASE_OFFS                0x0003d000
#define APCS_APC23_L2_SAW4_HMSS_L2_SPM_REG_BASE_SIZE                0x00000800

#define APCS_APC23_L2_SAW4_2_0_SPM_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003d000)
#define APCS_APC23_L2_SAW4_2_0_SPM_REG_BASE_OFFS                    0x0003d000
#define APCS_APC23_L2_SAW4_2_0_SPM_REG_BASE_SIZE                    0x00000800

#define APCS_APC21_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003d800)
#define APCS_APC21_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0003d800
#define APCS_APC21_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC22_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003d900)
#define APCS_APC22_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0003d900
#define APCS_APC22_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APC23_L2_L2_DATA_PUSH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x0003da00)
#define APCS_APC23_L2_L2_DATA_PUSH_REG_BASE_OFFS                    0x0003da00
#define APCS_APC23_L2_L2_DATA_PUSH_REG_BASE_SIZE                    0x00000010

#define APCS_APR7_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0003e000)
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_OFFS             0x0003e000
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_SPM_REG_BASE_SIZE             0x00000800

#define APCS_APR7_SAW4_2_0_SPM_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0003e000)
#define APCS_APR7_SAW4_2_0_SPM_REG_BASE_OFFS                        0x0003e000
#define APCS_APR7_SAW4_2_0_SPM_REG_BASE_SIZE                        0x00000800

#define APCS_APC00_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00040000)
#define APCS_APC00_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00040000
#define APCS_APC00_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC00_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00040800)
#define APCS_APC00_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00040800
#define APCS_APC00_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC01_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00041000)
#define APCS_APC01_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00041000
#define APCS_APC01_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC01_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00041800)
#define APCS_APC01_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00041800
#define APCS_APC01_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC02_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00042000)
#define APCS_APC02_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00042000
#define APCS_APC02_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC02_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00042800)
#define APCS_APC02_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00042800
#define APCS_APC02_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC00_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00044000)
#define APCS_APC00_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00044000
#define APCS_APC00_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC01_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00044800)
#define APCS_APC01_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00044800
#define APCS_APC01_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC02_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00045000)
#define APCS_APC02_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00045000
#define APCS_APC02_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR0_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00046000)
#define APCS_APR0_APR_PWR_CTL_REG_BASE_OFFS                         0x00046000
#define APCS_APR0_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC03_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00048000)
#define APCS_APC03_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00048000
#define APCS_APC03_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC03_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00048800)
#define APCS_APC03_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00048800
#define APCS_APC03_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC04_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00049000)
#define APCS_APC04_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00049000
#define APCS_APC04_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC04_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00049800)
#define APCS_APC04_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00049800
#define APCS_APC04_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC05_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0004a000)
#define APCS_APC05_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x0004a000
#define APCS_APC05_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC05_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0004a800)
#define APCS_APC05_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x0004a800
#define APCS_APC05_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC03_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0004c000)
#define APCS_APC03_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0004c000
#define APCS_APC03_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC04_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0004c800)
#define APCS_APC04_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0004c800
#define APCS_APC04_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC05_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0004d000)
#define APCS_APC05_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0004d000
#define APCS_APC05_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR1_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0004e000)
#define APCS_APR1_APR_PWR_CTL_REG_BASE_OFFS                         0x0004e000
#define APCS_APR1_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC06_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00050000)
#define APCS_APC06_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00050000
#define APCS_APC06_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC06_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00050800)
#define APCS_APC06_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00050800
#define APCS_APC06_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC07_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00051000)
#define APCS_APC07_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00051000
#define APCS_APC07_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC07_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00051800)
#define APCS_APC07_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00051800
#define APCS_APC07_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC08_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00052000)
#define APCS_APC08_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00052000
#define APCS_APC08_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC08_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00052800)
#define APCS_APC08_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00052800
#define APCS_APC08_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC06_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00054000)
#define APCS_APC06_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00054000
#define APCS_APC06_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC07_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00054800)
#define APCS_APC07_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00054800
#define APCS_APC07_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC08_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00055000)
#define APCS_APC08_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00055000
#define APCS_APC08_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR2_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00056000)
#define APCS_APR2_APR_PWR_CTL_REG_BASE_OFFS                         0x00056000
#define APCS_APR2_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC09_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00058000)
#define APCS_APC09_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00058000
#define APCS_APC09_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC09_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00058800)
#define APCS_APC09_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00058800
#define APCS_APC09_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC10_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00059000)
#define APCS_APC10_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00059000
#define APCS_APC10_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC10_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00059800)
#define APCS_APC10_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00059800
#define APCS_APC10_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC11_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0005a000)
#define APCS_APC11_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x0005a000
#define APCS_APC11_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC11_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0005a800)
#define APCS_APC11_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x0005a800
#define APCS_APC11_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC09_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0005c000)
#define APCS_APC09_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0005c000
#define APCS_APC09_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC10_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0005c800)
#define APCS_APC10_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0005c800
#define APCS_APC10_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC11_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0005d000)
#define APCS_APC11_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0005d000
#define APCS_APC11_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR3_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0005e000)
#define APCS_APR3_APR_PWR_CTL_REG_BASE_OFFS                         0x0005e000
#define APCS_APR3_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC12_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00060000)
#define APCS_APC12_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00060000
#define APCS_APC12_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC12_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00060800)
#define APCS_APC12_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00060800
#define APCS_APC12_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC13_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00061000)
#define APCS_APC13_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00061000
#define APCS_APC13_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC13_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00061800)
#define APCS_APC13_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00061800
#define APCS_APC13_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC14_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00062000)
#define APCS_APC14_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00062000
#define APCS_APC14_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC14_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00062800)
#define APCS_APC14_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00062800
#define APCS_APC14_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC12_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00064000)
#define APCS_APC12_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00064000
#define APCS_APC12_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC13_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00064800)
#define APCS_APC13_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00064800
#define APCS_APC13_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC14_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00065000)
#define APCS_APC14_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00065000
#define APCS_APC14_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR4_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00066000)
#define APCS_APR4_APR_PWR_CTL_REG_BASE_OFFS                         0x00066000
#define APCS_APR4_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC15_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00068000)
#define APCS_APC15_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00068000
#define APCS_APC15_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC15_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00068800)
#define APCS_APC15_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00068800
#define APCS_APC15_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC16_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00069000)
#define APCS_APC16_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00069000
#define APCS_APC16_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC16_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00069800)
#define APCS_APC16_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00069800
#define APCS_APC16_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC17_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0006a000)
#define APCS_APC17_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x0006a000
#define APCS_APC17_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC17_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0006a800)
#define APCS_APC17_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x0006a800
#define APCS_APC17_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC15_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0006c000)
#define APCS_APC15_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0006c000
#define APCS_APC15_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC16_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0006c800)
#define APCS_APC16_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0006c800
#define APCS_APC16_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC17_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0006d000)
#define APCS_APC17_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0006d000
#define APCS_APC17_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR5_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0006e000)
#define APCS_APR5_APR_PWR_CTL_REG_BASE_OFFS                         0x0006e000
#define APCS_APR5_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC18_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00070000)
#define APCS_APC18_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00070000
#define APCS_APC18_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC18_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00070800)
#define APCS_APC18_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00070800
#define APCS_APC18_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC19_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00071000)
#define APCS_APC19_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00071000
#define APCS_APC19_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC19_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00071800)
#define APCS_APC19_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00071800
#define APCS_APC19_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC20_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00072000)
#define APCS_APC20_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00072000
#define APCS_APC20_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC20_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00072800)
#define APCS_APC20_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00072800
#define APCS_APC20_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC18_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00074000)
#define APCS_APC18_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00074000
#define APCS_APC18_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC19_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00074800)
#define APCS_APC19_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00074800
#define APCS_APC19_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC20_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00075000)
#define APCS_APC20_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x00075000
#define APCS_APC20_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR6_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00076000)
#define APCS_APR6_APR_PWR_CTL_REG_BASE_OFFS                         0x00076000
#define APCS_APR6_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC21_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00078000)
#define APCS_APC21_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00078000
#define APCS_APC21_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC21_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00078800)
#define APCS_APC21_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00078800
#define APCS_APC21_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC22_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00079000)
#define APCS_APC22_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x00079000
#define APCS_APC22_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC22_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00079800)
#define APCS_APC22_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x00079800
#define APCS_APC22_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC23_CPU0_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0007a000)
#define APCS_APC23_CPU0_CPU_PWR_CTL_REG_BASE_OFFS                   0x0007a000
#define APCS_APC23_CPU0_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC23_CPU1_CPU_PWR_CTL_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x0007a800)
#define APCS_APC23_CPU1_CPU_PWR_CTL_REG_BASE_OFFS                   0x0007a800
#define APCS_APC23_CPU1_CPU_PWR_CTL_REG_BASE_SIZE                   0x00000400

#define APCS_APC21_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0007c000)
#define APCS_APC21_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0007c000
#define APCS_APC21_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC22_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0007c800)
#define APCS_APC22_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0007c800
#define APCS_APC22_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APC23_L2_L2_PWR_CTL_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0007d000)
#define APCS_APC23_L2_L2_PWR_CTL_REG_BASE_OFFS                      0x0007d000
#define APCS_APC23_L2_L2_PWR_CTL_REG_BASE_SIZE                      0x00000400

#define APCS_APR7_APR_PWR_CTL_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0007e000)
#define APCS_APR7_APR_PWR_CTL_REG_BASE_OFFS                         0x0007e000
#define APCS_APR7_APR_PWR_CTL_REG_BASE_SIZE                         0x00000400

#define APCS_APC00_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00080000)
#define APCS_APC00_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00080000
#define APCS_APC00_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC00_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00080800)
#define APCS_APC00_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00080800
#define APCS_APC00_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC01_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00081000)
#define APCS_APC01_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00081000
#define APCS_APC01_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC01_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00081800)
#define APCS_APC01_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00081800
#define APCS_APC01_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC02_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00082000)
#define APCS_APC02_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00082000
#define APCS_APC02_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC02_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00082800)
#define APCS_APC02_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00082800
#define APCS_APC02_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC00_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00084000)
#define APCS_APC00_L2_L2_ODCM_REG_BASE_OFFS                         0x00084000
#define APCS_APC00_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC01_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00084800)
#define APCS_APC01_L2_L2_ODCM_REG_BASE_OFFS                         0x00084800
#define APCS_APC01_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC02_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00085000)
#define APCS_APC02_L2_L2_ODCM_REG_BASE_OFFS                         0x00085000
#define APCS_APC02_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC03_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00088000)
#define APCS_APC03_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00088000
#define APCS_APC03_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC03_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00088800)
#define APCS_APC03_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00088800
#define APCS_APC03_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC04_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00089000)
#define APCS_APC04_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00089000
#define APCS_APC04_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC04_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00089800)
#define APCS_APC04_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00089800
#define APCS_APC04_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC05_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0008a000)
#define APCS_APC05_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x0008a000
#define APCS_APC05_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC05_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0008a800)
#define APCS_APC05_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x0008a800
#define APCS_APC05_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC03_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0008c000)
#define APCS_APC03_L2_L2_ODCM_REG_BASE_OFFS                         0x0008c000
#define APCS_APC03_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC04_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0008c800)
#define APCS_APC04_L2_L2_ODCM_REG_BASE_OFFS                         0x0008c800
#define APCS_APC04_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC05_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0008d000)
#define APCS_APC05_L2_L2_ODCM_REG_BASE_OFFS                         0x0008d000
#define APCS_APC05_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC06_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00090000)
#define APCS_APC06_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00090000
#define APCS_APC06_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC06_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00090800)
#define APCS_APC06_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00090800
#define APCS_APC06_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC07_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00091000)
#define APCS_APC07_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00091000
#define APCS_APC07_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC07_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00091800)
#define APCS_APC07_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00091800
#define APCS_APC07_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC08_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00092000)
#define APCS_APC08_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00092000
#define APCS_APC08_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC08_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00092800)
#define APCS_APC08_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00092800
#define APCS_APC08_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC06_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00094000)
#define APCS_APC06_L2_L2_ODCM_REG_BASE_OFFS                         0x00094000
#define APCS_APC06_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC07_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00094800)
#define APCS_APC07_L2_L2_ODCM_REG_BASE_OFFS                         0x00094800
#define APCS_APC07_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC08_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00095000)
#define APCS_APC08_L2_L2_ODCM_REG_BASE_OFFS                         0x00095000
#define APCS_APC08_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC09_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00098000)
#define APCS_APC09_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00098000
#define APCS_APC09_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC09_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00098800)
#define APCS_APC09_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00098800
#define APCS_APC09_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC10_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00099000)
#define APCS_APC10_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x00099000
#define APCS_APC10_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC10_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00099800)
#define APCS_APC10_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x00099800
#define APCS_APC10_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC11_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0009a000)
#define APCS_APC11_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x0009a000
#define APCS_APC11_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC11_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0009a800)
#define APCS_APC11_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x0009a800
#define APCS_APC11_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC09_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0009c000)
#define APCS_APC09_L2_L2_ODCM_REG_BASE_OFFS                         0x0009c000
#define APCS_APC09_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC10_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0009c800)
#define APCS_APC10_L2_L2_ODCM_REG_BASE_OFFS                         0x0009c800
#define APCS_APC10_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC11_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0009d000)
#define APCS_APC11_L2_L2_ODCM_REG_BASE_OFFS                         0x0009d000
#define APCS_APC11_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC12_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a0000)
#define APCS_APC12_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000a0000
#define APCS_APC12_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC12_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a0800)
#define APCS_APC12_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000a0800
#define APCS_APC12_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC13_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a1000)
#define APCS_APC13_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000a1000
#define APCS_APC13_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC13_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a1800)
#define APCS_APC13_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000a1800
#define APCS_APC13_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC14_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a2000)
#define APCS_APC14_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000a2000
#define APCS_APC14_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC14_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a2800)
#define APCS_APC14_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000a2800
#define APCS_APC14_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC12_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000a4000)
#define APCS_APC12_L2_L2_ODCM_REG_BASE_OFFS                         0x000a4000
#define APCS_APC12_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC13_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000a4800)
#define APCS_APC13_L2_L2_ODCM_REG_BASE_OFFS                         0x000a4800
#define APCS_APC13_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC14_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000a5000)
#define APCS_APC14_L2_L2_ODCM_REG_BASE_OFFS                         0x000a5000
#define APCS_APC14_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC15_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a8000)
#define APCS_APC15_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000a8000
#define APCS_APC15_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC15_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a8800)
#define APCS_APC15_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000a8800
#define APCS_APC15_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC16_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a9000)
#define APCS_APC16_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000a9000
#define APCS_APC16_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC16_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000a9800)
#define APCS_APC16_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000a9800
#define APCS_APC16_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC17_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000aa000)
#define APCS_APC17_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000aa000
#define APCS_APC17_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC17_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000aa800)
#define APCS_APC17_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000aa800
#define APCS_APC17_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC15_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000ac000)
#define APCS_APC15_L2_L2_ODCM_REG_BASE_OFFS                         0x000ac000
#define APCS_APC15_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC16_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000ac800)
#define APCS_APC16_L2_L2_ODCM_REG_BASE_OFFS                         0x000ac800
#define APCS_APC16_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC17_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000ad000)
#define APCS_APC17_L2_L2_ODCM_REG_BASE_OFFS                         0x000ad000
#define APCS_APC17_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC18_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b0000)
#define APCS_APC18_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000b0000
#define APCS_APC18_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC18_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b0800)
#define APCS_APC18_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000b0800
#define APCS_APC18_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC19_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b1000)
#define APCS_APC19_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000b1000
#define APCS_APC19_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC19_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b1800)
#define APCS_APC19_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000b1800
#define APCS_APC19_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC20_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b2000)
#define APCS_APC20_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000b2000
#define APCS_APC20_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC20_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b2800)
#define APCS_APC20_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000b2800
#define APCS_APC20_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC18_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000b4000)
#define APCS_APC18_L2_L2_ODCM_REG_BASE_OFFS                         0x000b4000
#define APCS_APC18_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC19_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000b4800)
#define APCS_APC19_L2_L2_ODCM_REG_BASE_OFFS                         0x000b4800
#define APCS_APC19_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC20_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000b5000)
#define APCS_APC20_L2_L2_ODCM_REG_BASE_OFFS                         0x000b5000
#define APCS_APC20_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC21_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b8000)
#define APCS_APC21_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000b8000
#define APCS_APC21_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC21_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b8800)
#define APCS_APC21_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000b8800
#define APCS_APC21_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC22_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b9000)
#define APCS_APC22_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000b9000
#define APCS_APC22_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC22_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000b9800)
#define APCS_APC22_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000b9800
#define APCS_APC22_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC23_CPU0_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000ba000)
#define APCS_APC23_CPU0_CPU_ODCM_REG_BASE_OFFS                      0x000ba000
#define APCS_APC23_CPU0_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC23_CPU1_CPU_ODCM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x000ba800)
#define APCS_APC23_CPU1_CPU_ODCM_REG_BASE_OFFS                      0x000ba800
#define APCS_APC23_CPU1_CPU_ODCM_REG_BASE_SIZE                      0x00000400

#define APCS_APC21_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000bc000)
#define APCS_APC21_L2_L2_ODCM_REG_BASE_OFFS                         0x000bc000
#define APCS_APC21_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC22_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000bc800)
#define APCS_APC22_L2_L2_ODCM_REG_BASE_OFFS                         0x000bc800
#define APCS_APC22_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC23_L2_L2_ODCM_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x000bd000)
#define APCS_APC23_L2_L2_ODCM_REG_BASE_OFFS                         0x000bd000
#define APCS_APC23_L2_L2_ODCM_REG_BASE_SIZE                         0x00000400

#define APCS_APC00_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000c4400)
#define APCS_APC00_APC_APC_VOTE_REG_BASE_OFFS                       0x000c4400
#define APCS_APC00_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000c4c00)
#define APCS_APC01_APC_APC_VOTE_REG_BASE_OFFS                       0x000c4c00
#define APCS_APC01_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000c5400)
#define APCS_APC02_APC_APC_VOTE_REG_BASE_OFFS                       0x000c5400
#define APCS_APC02_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS0_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000c7000)
#define APCS_HPSS0_HPSS_VOTE_REG_BASE_OFFS                          0x000c7000
#define APCS_HPSS0_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC03_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000cc400)
#define APCS_APC03_APC_APC_VOTE_REG_BASE_OFFS                       0x000cc400
#define APCS_APC03_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000ccc00)
#define APCS_APC04_APC_APC_VOTE_REG_BASE_OFFS                       0x000ccc00
#define APCS_APC04_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000cd400)
#define APCS_APC05_APC_APC_VOTE_REG_BASE_OFFS                       0x000cd400
#define APCS_APC05_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS1_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000cf000)
#define APCS_HPSS1_HPSS_VOTE_REG_BASE_OFFS                          0x000cf000
#define APCS_HPSS1_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC06_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000d4400)
#define APCS_APC06_APC_APC_VOTE_REG_BASE_OFFS                       0x000d4400
#define APCS_APC06_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000d4c00)
#define APCS_APC07_APC_APC_VOTE_REG_BASE_OFFS                       0x000d4c00
#define APCS_APC07_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000d5400)
#define APCS_APC08_APC_APC_VOTE_REG_BASE_OFFS                       0x000d5400
#define APCS_APC08_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS2_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000d7000)
#define APCS_HPSS2_HPSS_VOTE_REG_BASE_OFFS                          0x000d7000
#define APCS_HPSS2_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC09_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000dc400)
#define APCS_APC09_APC_APC_VOTE_REG_BASE_OFFS                       0x000dc400
#define APCS_APC09_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000dcc00)
#define APCS_APC10_APC_APC_VOTE_REG_BASE_OFFS                       0x000dcc00
#define APCS_APC10_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000dd400)
#define APCS_APC11_APC_APC_VOTE_REG_BASE_OFFS                       0x000dd400
#define APCS_APC11_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS3_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000df000)
#define APCS_HPSS3_HPSS_VOTE_REG_BASE_OFFS                          0x000df000
#define APCS_HPSS3_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC12_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000e4400)
#define APCS_APC12_APC_APC_VOTE_REG_BASE_OFFS                       0x000e4400
#define APCS_APC12_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000e4c00)
#define APCS_APC13_APC_APC_VOTE_REG_BASE_OFFS                       0x000e4c00
#define APCS_APC13_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000e5400)
#define APCS_APC14_APC_APC_VOTE_REG_BASE_OFFS                       0x000e5400
#define APCS_APC14_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS4_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000e7000)
#define APCS_HPSS4_HPSS_VOTE_REG_BASE_OFFS                          0x000e7000
#define APCS_HPSS4_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC15_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000ec400)
#define APCS_APC15_APC_APC_VOTE_REG_BASE_OFFS                       0x000ec400
#define APCS_APC15_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000ecc00)
#define APCS_APC16_APC_APC_VOTE_REG_BASE_OFFS                       0x000ecc00
#define APCS_APC16_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000ed400)
#define APCS_APC17_APC_APC_VOTE_REG_BASE_OFFS                       0x000ed400
#define APCS_APC17_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS5_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000ef000)
#define APCS_HPSS5_HPSS_VOTE_REG_BASE_OFFS                          0x000ef000
#define APCS_HPSS5_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC18_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000f4400)
#define APCS_APC18_APC_APC_VOTE_REG_BASE_OFFS                       0x000f4400
#define APCS_APC18_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000f4c00)
#define APCS_APC19_APC_APC_VOTE_REG_BASE_OFFS                       0x000f4c00
#define APCS_APC19_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000f5400)
#define APCS_APC20_APC_APC_VOTE_REG_BASE_OFFS                       0x000f5400
#define APCS_APC20_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS6_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000f7000)
#define APCS_HPSS6_HPSS_VOTE_REG_BASE_OFFS                          0x000f7000
#define APCS_HPSS6_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC21_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000fc400)
#define APCS_APC21_APC_APC_VOTE_REG_BASE_OFFS                       0x000fc400
#define APCS_APC21_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000fcc00)
#define APCS_APC22_APC_APC_VOTE_REG_BASE_OFFS                       0x000fcc00
#define APCS_APC22_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_APC_APC_VOTE_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x000fd400)
#define APCS_APC23_APC_APC_VOTE_REG_BASE_OFFS                       0x000fd400
#define APCS_APC23_APC_APC_VOTE_REG_BASE_SIZE                       0x00000400

#define APCS_HPSS7_HPSS_VOTE_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x000ff000)
#define APCS_HPSS7_HPSS_VOTE_REG_BASE_OFFS                          0x000ff000
#define APCS_HPSS7_HPSS_VOTE_REG_BASE_SIZE                          0x00000400

#define APCS_APC00_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00100000)
#define APCS_APC00_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00100000
#define APCS_APC00_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00100800)
#define APCS_APC00_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00100800
#define APCS_APC00_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00101000)
#define APCS_APC01_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00101000
#define APCS_APC01_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00101800)
#define APCS_APC01_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00101800
#define APCS_APC01_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00102000)
#define APCS_APC02_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00102000
#define APCS_APC02_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00102800)
#define APCS_APC02_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00102800
#define APCS_APC02_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00104000)
#define APCS_APC00_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00104000
#define APCS_APC00_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC01_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00104800)
#define APCS_APC01_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00104800
#define APCS_APC01_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC02_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00105000)
#define APCS_APC02_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00105000
#define APCS_APC02_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR0_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00106000)
#define APCS_APR0_APR_SW_EVENT_REG_BASE_OFFS                        0x00106000
#define APCS_APR0_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC03_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00108000)
#define APCS_APC03_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00108000
#define APCS_APC03_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00108800)
#define APCS_APC03_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00108800
#define APCS_APC03_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00109000)
#define APCS_APC04_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00109000
#define APCS_APC04_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00109800)
#define APCS_APC04_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00109800
#define APCS_APC04_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0010a000)
#define APCS_APC05_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x0010a000
#define APCS_APC05_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0010a800)
#define APCS_APC05_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x0010a800
#define APCS_APC05_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0010c000)
#define APCS_APC03_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0010c000
#define APCS_APC03_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC04_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0010c800)
#define APCS_APC04_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0010c800
#define APCS_APC04_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC05_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0010d000)
#define APCS_APC05_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0010d000
#define APCS_APC05_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR1_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0010e000)
#define APCS_APR1_APR_SW_EVENT_REG_BASE_OFFS                        0x0010e000
#define APCS_APR1_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC06_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00110000)
#define APCS_APC06_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00110000
#define APCS_APC06_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00110800)
#define APCS_APC06_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00110800
#define APCS_APC06_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00111000)
#define APCS_APC07_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00111000
#define APCS_APC07_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00111800)
#define APCS_APC07_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00111800
#define APCS_APC07_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00112000)
#define APCS_APC08_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00112000
#define APCS_APC08_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00112800)
#define APCS_APC08_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00112800
#define APCS_APC08_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00114000)
#define APCS_APC06_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00114000
#define APCS_APC06_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC07_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00114800)
#define APCS_APC07_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00114800
#define APCS_APC07_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC08_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00115000)
#define APCS_APC08_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00115000
#define APCS_APC08_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR2_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00116000)
#define APCS_APR2_APR_SW_EVENT_REG_BASE_OFFS                        0x00116000
#define APCS_APR2_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC09_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00118000)
#define APCS_APC09_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00118000
#define APCS_APC09_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00118800)
#define APCS_APC09_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00118800
#define APCS_APC09_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00119000)
#define APCS_APC10_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00119000
#define APCS_APC10_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00119800)
#define APCS_APC10_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00119800
#define APCS_APC10_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0011a000)
#define APCS_APC11_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x0011a000
#define APCS_APC11_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0011a800)
#define APCS_APC11_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x0011a800
#define APCS_APC11_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0011c000)
#define APCS_APC09_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0011c000
#define APCS_APC09_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC10_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0011c800)
#define APCS_APC10_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0011c800
#define APCS_APC10_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC11_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0011d000)
#define APCS_APC11_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0011d000
#define APCS_APC11_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR3_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0011e000)
#define APCS_APR3_APR_SW_EVENT_REG_BASE_OFFS                        0x0011e000
#define APCS_APR3_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC12_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00120000)
#define APCS_APC12_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00120000
#define APCS_APC12_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00120800)
#define APCS_APC12_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00120800
#define APCS_APC12_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00121000)
#define APCS_APC13_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00121000
#define APCS_APC13_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00121800)
#define APCS_APC13_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00121800
#define APCS_APC13_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00122000)
#define APCS_APC14_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00122000
#define APCS_APC14_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00122800)
#define APCS_APC14_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00122800
#define APCS_APC14_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00124000)
#define APCS_APC12_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00124000
#define APCS_APC12_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC13_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00124800)
#define APCS_APC13_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00124800
#define APCS_APC13_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC14_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00125000)
#define APCS_APC14_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00125000
#define APCS_APC14_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR4_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00126000)
#define APCS_APR4_APR_SW_EVENT_REG_BASE_OFFS                        0x00126000
#define APCS_APR4_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC15_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00128000)
#define APCS_APC15_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00128000
#define APCS_APC15_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00128800)
#define APCS_APC15_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00128800
#define APCS_APC15_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00129000)
#define APCS_APC16_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00129000
#define APCS_APC16_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00129800)
#define APCS_APC16_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00129800
#define APCS_APC16_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0012a000)
#define APCS_APC17_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x0012a000
#define APCS_APC17_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0012a800)
#define APCS_APC17_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x0012a800
#define APCS_APC17_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0012c000)
#define APCS_APC15_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0012c000
#define APCS_APC15_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC16_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0012c800)
#define APCS_APC16_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0012c800
#define APCS_APC16_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC17_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0012d000)
#define APCS_APC17_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0012d000
#define APCS_APC17_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR5_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0012e000)
#define APCS_APR5_APR_SW_EVENT_REG_BASE_OFFS                        0x0012e000
#define APCS_APR5_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC18_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00130000)
#define APCS_APC18_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00130000
#define APCS_APC18_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00130800)
#define APCS_APC18_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00130800
#define APCS_APC18_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00131000)
#define APCS_APC19_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00131000
#define APCS_APC19_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00131800)
#define APCS_APC19_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00131800
#define APCS_APC19_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00132000)
#define APCS_APC20_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00132000
#define APCS_APC20_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00132800)
#define APCS_APC20_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00132800
#define APCS_APC20_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00134000)
#define APCS_APC18_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00134000
#define APCS_APC18_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC19_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00134800)
#define APCS_APC19_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00134800
#define APCS_APC19_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC20_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00135000)
#define APCS_APC20_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x00135000
#define APCS_APC20_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR6_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00136000)
#define APCS_APR6_APR_SW_EVENT_REG_BASE_OFFS                        0x00136000
#define APCS_APR6_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC21_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00138000)
#define APCS_APC21_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00138000
#define APCS_APC21_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00138800)
#define APCS_APC21_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00138800
#define APCS_APC21_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00139000)
#define APCS_APC22_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x00139000
#define APCS_APC22_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00139800)
#define APCS_APC22_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x00139800
#define APCS_APC22_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU0_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0013a000)
#define APCS_APC23_CPU0_CPU_SW_EVENT_REG_BASE_OFFS                  0x0013a000
#define APCS_APC23_CPU0_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU1_CPU_SW_EVENT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0013a800)
#define APCS_APC23_CPU1_CPU_SW_EVENT_REG_BASE_OFFS                  0x0013a800
#define APCS_APC23_CPU1_CPU_SW_EVENT_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0013c000)
#define APCS_APC21_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0013c000
#define APCS_APC21_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC22_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0013c800)
#define APCS_APC22_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0013c800
#define APCS_APC22_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APC23_L2_L2_SW_EVENT_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0013d000)
#define APCS_APC23_L2_L2_SW_EVENT_REG_BASE_OFFS                     0x0013d000
#define APCS_APC23_L2_L2_SW_EVENT_REG_BASE_SIZE                     0x00000400

#define APCS_APR7_APR_SW_EVENT_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0013e000)
#define APCS_APR7_APR_SW_EVENT_REG_BASE_OFFS                        0x0013e000
#define APCS_APR7_APR_SW_EVENT_REG_BASE_SIZE                        0x00000400

#define APCS_APC00_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00140000)
#define APCS_APC00_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00140000
#define APCS_APC00_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00140800)
#define APCS_APC00_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00140800
#define APCS_APC00_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00141000)
#define APCS_APC01_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00141000
#define APCS_APC01_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00141800)
#define APCS_APC01_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00141800
#define APCS_APC01_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00142000)
#define APCS_APC02_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00142000
#define APCS_APC02_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00142800)
#define APCS_APC02_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00142800
#define APCS_APC02_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00144000)
#define APCS_APC00_L2_L2_WAR_REG_BASE_OFFS                          0x00144000
#define APCS_APC00_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC01_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00144800)
#define APCS_APC01_L2_L2_WAR_REG_BASE_OFFS                          0x00144800
#define APCS_APC01_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC02_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00145000)
#define APCS_APC02_L2_L2_WAR_REG_BASE_OFFS                          0x00145000
#define APCS_APC02_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR0_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00146000)
#define APCS_APR0_APR_WAR_REG_BASE_OFFS                             0x00146000
#define APCS_APR0_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC03_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00148000)
#define APCS_APC03_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00148000
#define APCS_APC03_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00148800)
#define APCS_APC03_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00148800
#define APCS_APC03_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00149000)
#define APCS_APC04_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00149000
#define APCS_APC04_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00149800)
#define APCS_APC04_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00149800
#define APCS_APC04_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0014a000)
#define APCS_APC05_CPU0_CPU_WAR_REG_BASE_OFFS                       0x0014a000
#define APCS_APC05_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0014a800)
#define APCS_APC05_CPU1_CPU_WAR_REG_BASE_OFFS                       0x0014a800
#define APCS_APC05_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0014c000)
#define APCS_APC03_L2_L2_WAR_REG_BASE_OFFS                          0x0014c000
#define APCS_APC03_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC04_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0014c800)
#define APCS_APC04_L2_L2_WAR_REG_BASE_OFFS                          0x0014c800
#define APCS_APC04_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC05_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0014d000)
#define APCS_APC05_L2_L2_WAR_REG_BASE_OFFS                          0x0014d000
#define APCS_APC05_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR1_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0014e000)
#define APCS_APR1_APR_WAR_REG_BASE_OFFS                             0x0014e000
#define APCS_APR1_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC06_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00150000)
#define APCS_APC06_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00150000
#define APCS_APC06_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00150800)
#define APCS_APC06_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00150800
#define APCS_APC06_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00151000)
#define APCS_APC07_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00151000
#define APCS_APC07_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00151800)
#define APCS_APC07_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00151800
#define APCS_APC07_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00152000)
#define APCS_APC08_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00152000
#define APCS_APC08_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00152800)
#define APCS_APC08_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00152800
#define APCS_APC08_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00154000)
#define APCS_APC06_L2_L2_WAR_REG_BASE_OFFS                          0x00154000
#define APCS_APC06_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC07_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00154800)
#define APCS_APC07_L2_L2_WAR_REG_BASE_OFFS                          0x00154800
#define APCS_APC07_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC08_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00155000)
#define APCS_APC08_L2_L2_WAR_REG_BASE_OFFS                          0x00155000
#define APCS_APC08_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR2_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00156000)
#define APCS_APR2_APR_WAR_REG_BASE_OFFS                             0x00156000
#define APCS_APR2_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC09_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00158000)
#define APCS_APC09_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00158000
#define APCS_APC09_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00158800)
#define APCS_APC09_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00158800
#define APCS_APC09_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00159000)
#define APCS_APC10_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00159000
#define APCS_APC10_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00159800)
#define APCS_APC10_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00159800
#define APCS_APC10_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0015a000)
#define APCS_APC11_CPU0_CPU_WAR_REG_BASE_OFFS                       0x0015a000
#define APCS_APC11_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0015a800)
#define APCS_APC11_CPU1_CPU_WAR_REG_BASE_OFFS                       0x0015a800
#define APCS_APC11_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0015c000)
#define APCS_APC09_L2_L2_WAR_REG_BASE_OFFS                          0x0015c000
#define APCS_APC09_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC10_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0015c800)
#define APCS_APC10_L2_L2_WAR_REG_BASE_OFFS                          0x0015c800
#define APCS_APC10_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC11_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0015d000)
#define APCS_APC11_L2_L2_WAR_REG_BASE_OFFS                          0x0015d000
#define APCS_APC11_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR3_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0015e000)
#define APCS_APR3_APR_WAR_REG_BASE_OFFS                             0x0015e000
#define APCS_APR3_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC12_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00160000)
#define APCS_APC12_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00160000
#define APCS_APC12_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00160800)
#define APCS_APC12_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00160800
#define APCS_APC12_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00161000)
#define APCS_APC13_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00161000
#define APCS_APC13_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00161800)
#define APCS_APC13_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00161800
#define APCS_APC13_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00162000)
#define APCS_APC14_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00162000
#define APCS_APC14_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00162800)
#define APCS_APC14_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00162800
#define APCS_APC14_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00164000)
#define APCS_APC12_L2_L2_WAR_REG_BASE_OFFS                          0x00164000
#define APCS_APC12_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC13_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00164800)
#define APCS_APC13_L2_L2_WAR_REG_BASE_OFFS                          0x00164800
#define APCS_APC13_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC14_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00165000)
#define APCS_APC14_L2_L2_WAR_REG_BASE_OFFS                          0x00165000
#define APCS_APC14_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR4_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00166000)
#define APCS_APR4_APR_WAR_REG_BASE_OFFS                             0x00166000
#define APCS_APR4_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC15_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00168000)
#define APCS_APC15_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00168000
#define APCS_APC15_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00168800)
#define APCS_APC15_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00168800
#define APCS_APC15_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00169000)
#define APCS_APC16_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00169000
#define APCS_APC16_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00169800)
#define APCS_APC16_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00169800
#define APCS_APC16_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0016a000)
#define APCS_APC17_CPU0_CPU_WAR_REG_BASE_OFFS                       0x0016a000
#define APCS_APC17_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0016a800)
#define APCS_APC17_CPU1_CPU_WAR_REG_BASE_OFFS                       0x0016a800
#define APCS_APC17_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0016c000)
#define APCS_APC15_L2_L2_WAR_REG_BASE_OFFS                          0x0016c000
#define APCS_APC15_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC16_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0016c800)
#define APCS_APC16_L2_L2_WAR_REG_BASE_OFFS                          0x0016c800
#define APCS_APC16_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC17_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0016d000)
#define APCS_APC17_L2_L2_WAR_REG_BASE_OFFS                          0x0016d000
#define APCS_APC17_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR5_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0016e000)
#define APCS_APR5_APR_WAR_REG_BASE_OFFS                             0x0016e000
#define APCS_APR5_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC18_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00170000)
#define APCS_APC18_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00170000
#define APCS_APC18_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00170800)
#define APCS_APC18_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00170800
#define APCS_APC18_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00171000)
#define APCS_APC19_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00171000
#define APCS_APC19_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00171800)
#define APCS_APC19_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00171800
#define APCS_APC19_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00172000)
#define APCS_APC20_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00172000
#define APCS_APC20_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00172800)
#define APCS_APC20_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00172800
#define APCS_APC20_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00174000)
#define APCS_APC18_L2_L2_WAR_REG_BASE_OFFS                          0x00174000
#define APCS_APC18_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC19_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00174800)
#define APCS_APC19_L2_L2_WAR_REG_BASE_OFFS                          0x00174800
#define APCS_APC19_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC20_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00175000)
#define APCS_APC20_L2_L2_WAR_REG_BASE_OFFS                          0x00175000
#define APCS_APC20_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR6_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00176000)
#define APCS_APR6_APR_WAR_REG_BASE_OFFS                             0x00176000
#define APCS_APR6_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC21_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00178000)
#define APCS_APC21_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00178000
#define APCS_APC21_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00178800)
#define APCS_APC21_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00178800
#define APCS_APC21_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00179000)
#define APCS_APC22_CPU0_CPU_WAR_REG_BASE_OFFS                       0x00179000
#define APCS_APC22_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00179800)
#define APCS_APC22_CPU1_CPU_WAR_REG_BASE_OFFS                       0x00179800
#define APCS_APC22_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU0_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0017a000)
#define APCS_APC23_CPU0_CPU_WAR_REG_BASE_OFFS                       0x0017a000
#define APCS_APC23_CPU0_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU1_CPU_WAR_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0017a800)
#define APCS_APC23_CPU1_CPU_WAR_REG_BASE_OFFS                       0x0017a800
#define APCS_APC23_CPU1_CPU_WAR_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0017c000)
#define APCS_APC21_L2_L2_WAR_REG_BASE_OFFS                          0x0017c000
#define APCS_APC21_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC22_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0017c800)
#define APCS_APC22_L2_L2_WAR_REG_BASE_OFFS                          0x0017c800
#define APCS_APC22_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APC23_L2_L2_WAR_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0017d000)
#define APCS_APC23_L2_L2_WAR_REG_BASE_OFFS                          0x0017d000
#define APCS_APC23_L2_L2_WAR_REG_BASE_SIZE                          0x00000400

#define APCS_APR7_APR_WAR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0017e000)
#define APCS_APR7_APR_WAR_REG_BASE_OFFS                             0x0017e000
#define APCS_APR7_APR_WAR_REG_BASE_SIZE                             0x00000400

#define APCS_APC00_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00180000)
#define APCS_APC00_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00180000
#define APCS_APC00_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00180000)
#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00180000
#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00180400)
#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00180400
#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC00_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00180800)
#define APCS_APC00_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00180800
#define APCS_APC00_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00180800)
#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00180800
#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00180c00)
#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00180c00
#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC01_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00181000)
#define APCS_APC01_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00181000
#define APCS_APC01_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00181000)
#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00181000
#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00181400)
#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00181400
#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC01_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00181800)
#define APCS_APC01_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00181800
#define APCS_APC01_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00181800)
#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00181800
#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00181c00)
#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00181c00
#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC02_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00182000)
#define APCS_APC02_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00182000
#define APCS_APC02_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00182000)
#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00182000
#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00182400)
#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00182400
#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC02_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00182800)
#define APCS_APC02_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00182800
#define APCS_APC02_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00182800)
#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00182800
#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00182c00)
#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00182c00
#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC00_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00184000)
#define APCS_APC00_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00184000
#define APCS_APC00_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC00_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00184000)
#define APCS_APC00_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00184000
#define APCS_APC00_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC00_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00184400)
#define APCS_APC00_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00184400
#define APCS_APC00_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC01_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00184800)
#define APCS_APC01_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00184800
#define APCS_APC01_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC01_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00184800)
#define APCS_APC01_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00184800
#define APCS_APC01_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC01_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00184c00)
#define APCS_APC01_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00184c00
#define APCS_APC01_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC02_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00185000)
#define APCS_APC02_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00185000
#define APCS_APC02_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC02_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00185000)
#define APCS_APC02_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00185000
#define APCS_APC02_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC02_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00185400)
#define APCS_APC02_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00185400
#define APCS_APC02_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC03_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00188000)
#define APCS_APC03_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00188000
#define APCS_APC03_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00188000)
#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00188000
#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00188400)
#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00188400
#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC03_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00188800)
#define APCS_APC03_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00188800
#define APCS_APC03_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00188800)
#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00188800
#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00188c00)
#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00188c00
#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC04_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00189000)
#define APCS_APC04_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00189000
#define APCS_APC04_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00189000)
#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00189000
#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00189400)
#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00189400
#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC04_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00189800)
#define APCS_APC04_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00189800
#define APCS_APC04_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00189800)
#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00189800
#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00189c00)
#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00189c00
#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC05_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0018a000)
#define APCS_APC05_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x0018a000
#define APCS_APC05_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0018a000)
#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x0018a000
#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0018a400)
#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x0018a400
#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC05_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0018a800)
#define APCS_APC05_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x0018a800
#define APCS_APC05_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0018a800)
#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x0018a800
#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0018ac00)
#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x0018ac00
#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC03_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0018c000)
#define APCS_APC03_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0018c000
#define APCS_APC03_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC03_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018c000)
#define APCS_APC03_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0018c000
#define APCS_APC03_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC03_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018c400)
#define APCS_APC03_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0018c400
#define APCS_APC03_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC04_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0018c800)
#define APCS_APC04_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0018c800
#define APCS_APC04_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC04_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018c800)
#define APCS_APC04_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0018c800
#define APCS_APC04_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC04_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018cc00)
#define APCS_APC04_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0018cc00
#define APCS_APC04_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC05_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0018d000)
#define APCS_APC05_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0018d000
#define APCS_APC05_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC05_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018d000)
#define APCS_APC05_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0018d000
#define APCS_APC05_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC05_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0018d400)
#define APCS_APC05_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0018d400
#define APCS_APC05_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC06_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00190000)
#define APCS_APC06_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00190000
#define APCS_APC06_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00190000)
#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00190000
#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00190400)
#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00190400
#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC06_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00190800)
#define APCS_APC06_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00190800
#define APCS_APC06_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00190800)
#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00190800
#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00190c00)
#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00190c00
#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC07_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00191000)
#define APCS_APC07_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00191000
#define APCS_APC07_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00191000)
#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00191000
#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00191400)
#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00191400
#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC07_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00191800)
#define APCS_APC07_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00191800
#define APCS_APC07_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00191800)
#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00191800
#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00191c00)
#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00191c00
#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC08_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00192000)
#define APCS_APC08_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00192000
#define APCS_APC08_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00192000)
#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00192000
#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00192400)
#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00192400
#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC08_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00192800)
#define APCS_APC08_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00192800
#define APCS_APC08_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00192800)
#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00192800
#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00192c00)
#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00192c00
#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC06_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00194000)
#define APCS_APC06_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00194000
#define APCS_APC06_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC06_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00194000)
#define APCS_APC06_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00194000
#define APCS_APC06_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC06_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00194400)
#define APCS_APC06_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00194400
#define APCS_APC06_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC07_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00194800)
#define APCS_APC07_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00194800
#define APCS_APC07_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC07_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00194800)
#define APCS_APC07_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00194800
#define APCS_APC07_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC07_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00194c00)
#define APCS_APC07_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00194c00
#define APCS_APC07_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC08_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00195000)
#define APCS_APC08_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x00195000
#define APCS_APC08_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC08_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00195000)
#define APCS_APC08_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x00195000
#define APCS_APC08_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC08_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x00195400)
#define APCS_APC08_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x00195400
#define APCS_APC08_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC09_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00198000)
#define APCS_APC09_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00198000
#define APCS_APC09_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00198000)
#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00198000
#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00198400)
#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00198400
#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC09_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00198800)
#define APCS_APC09_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00198800
#define APCS_APC09_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00198800)
#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00198800
#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00198c00)
#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00198c00
#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC10_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00199000)
#define APCS_APC10_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00199000
#define APCS_APC10_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00199000)
#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00199000
#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00199400)
#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00199400
#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC10_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00199800)
#define APCS_APC10_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x00199800
#define APCS_APC10_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00199800)
#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x00199800
#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00199c00)
#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x00199c00
#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC11_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0019a000)
#define APCS_APC11_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x0019a000
#define APCS_APC11_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0019a000)
#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x0019a000
#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0019a400)
#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x0019a400
#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC11_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0019a800)
#define APCS_APC11_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x0019a800
#define APCS_APC11_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0019a800)
#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x0019a800
#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x0019ac00)
#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x0019ac00
#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC09_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0019c000)
#define APCS_APC09_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0019c000
#define APCS_APC09_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC09_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019c000)
#define APCS_APC09_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0019c000
#define APCS_APC09_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC09_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019c400)
#define APCS_APC09_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0019c400
#define APCS_APC09_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC10_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0019c800)
#define APCS_APC10_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0019c800
#define APCS_APC10_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC10_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019c800)
#define APCS_APC10_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0019c800
#define APCS_APC10_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC10_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019cc00)
#define APCS_APC10_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0019cc00
#define APCS_APC10_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC11_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0019d000)
#define APCS_APC11_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x0019d000
#define APCS_APC11_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC11_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019d000)
#define APCS_APC11_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x0019d000
#define APCS_APC11_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC11_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x0019d400)
#define APCS_APC11_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x0019d400
#define APCS_APC11_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC12_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a0000)
#define APCS_APC12_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a0000
#define APCS_APC12_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a0000)
#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a0000
#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a0400)
#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a0400
#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC12_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a0800)
#define APCS_APC12_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a0800
#define APCS_APC12_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a0800)
#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a0800
#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a0c00)
#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a0c00
#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC13_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a1000)
#define APCS_APC13_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a1000
#define APCS_APC13_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a1000)
#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a1000
#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a1400)
#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a1400
#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC13_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a1800)
#define APCS_APC13_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a1800
#define APCS_APC13_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a1800)
#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a1800
#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a1c00)
#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a1c00
#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC14_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a2000)
#define APCS_APC14_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a2000
#define APCS_APC14_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a2000)
#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a2000
#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a2400)
#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a2400
#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC14_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a2800)
#define APCS_APC14_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a2800
#define APCS_APC14_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a2800)
#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a2800
#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a2c00)
#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a2c00
#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC12_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001a4000)
#define APCS_APC12_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001a4000
#define APCS_APC12_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC12_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a4000)
#define APCS_APC12_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001a4000
#define APCS_APC12_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC12_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a4400)
#define APCS_APC12_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001a4400
#define APCS_APC12_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC13_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001a4800)
#define APCS_APC13_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001a4800
#define APCS_APC13_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC13_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a4800)
#define APCS_APC13_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001a4800
#define APCS_APC13_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC13_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a4c00)
#define APCS_APC13_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001a4c00
#define APCS_APC13_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC14_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001a5000)
#define APCS_APC14_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001a5000
#define APCS_APC14_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC14_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a5000)
#define APCS_APC14_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001a5000
#define APCS_APC14_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC14_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001a5400)
#define APCS_APC14_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001a5400
#define APCS_APC14_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC15_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a8000)
#define APCS_APC15_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a8000
#define APCS_APC15_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a8000)
#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a8000
#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a8400)
#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a8400
#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC15_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a8800)
#define APCS_APC15_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a8800
#define APCS_APC15_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a8800)
#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a8800
#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a8c00)
#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a8c00
#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC16_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a9000)
#define APCS_APC16_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a9000
#define APCS_APC16_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a9000)
#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a9000
#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a9400)
#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a9400
#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC16_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001a9800)
#define APCS_APC16_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001a9800
#define APCS_APC16_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a9800)
#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001a9800
#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001a9c00)
#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001a9c00
#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC17_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001aa000)
#define APCS_APC17_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001aa000
#define APCS_APC17_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001aa000)
#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001aa000
#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001aa400)
#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001aa400
#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC17_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001aa800)
#define APCS_APC17_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001aa800
#define APCS_APC17_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001aa800)
#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001aa800
#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001aac00)
#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001aac00
#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC15_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001ac000)
#define APCS_APC15_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001ac000
#define APCS_APC15_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC15_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001ac000)
#define APCS_APC15_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001ac000
#define APCS_APC15_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC15_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001ac400)
#define APCS_APC15_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001ac400
#define APCS_APC15_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC16_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001ac800)
#define APCS_APC16_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001ac800
#define APCS_APC16_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC16_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001ac800)
#define APCS_APC16_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001ac800
#define APCS_APC16_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC16_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001acc00)
#define APCS_APC16_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001acc00
#define APCS_APC16_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC17_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001ad000)
#define APCS_APC17_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001ad000
#define APCS_APC17_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC17_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001ad000)
#define APCS_APC17_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001ad000
#define APCS_APC17_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC17_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001ad400)
#define APCS_APC17_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001ad400
#define APCS_APC17_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC18_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b0000)
#define APCS_APC18_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b0000
#define APCS_APC18_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b0000)
#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b0000
#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b0400)
#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b0400
#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC18_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b0800)
#define APCS_APC18_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b0800
#define APCS_APC18_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b0800)
#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b0800
#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b0c00)
#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b0c00
#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC19_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b1000)
#define APCS_APC19_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b1000
#define APCS_APC19_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b1000)
#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b1000
#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b1400)
#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b1400
#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC19_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b1800)
#define APCS_APC19_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b1800
#define APCS_APC19_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b1800)
#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b1800
#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b1c00)
#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b1c00
#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC20_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b2000)
#define APCS_APC20_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b2000
#define APCS_APC20_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b2000)
#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b2000
#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b2400)
#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b2400
#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC20_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b2800)
#define APCS_APC20_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b2800
#define APCS_APC20_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b2800)
#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b2800
#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b2c00)
#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b2c00
#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC18_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001b4000)
#define APCS_APC18_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001b4000
#define APCS_APC18_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC18_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b4000)
#define APCS_APC18_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001b4000
#define APCS_APC18_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC18_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b4400)
#define APCS_APC18_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001b4400
#define APCS_APC18_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC19_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001b4800)
#define APCS_APC19_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001b4800
#define APCS_APC19_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC19_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b4800)
#define APCS_APC19_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001b4800
#define APCS_APC19_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC19_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b4c00)
#define APCS_APC19_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001b4c00
#define APCS_APC19_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC20_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001b5000)
#define APCS_APC20_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001b5000
#define APCS_APC20_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC20_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b5000)
#define APCS_APC20_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001b5000
#define APCS_APC20_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC20_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001b5400)
#define APCS_APC20_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001b5400
#define APCS_APC20_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC21_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b8000)
#define APCS_APC21_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b8000
#define APCS_APC21_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b8000)
#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b8000
#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b8400)
#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b8400
#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC21_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b8800)
#define APCS_APC21_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b8800
#define APCS_APC21_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b8800)
#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b8800
#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b8c00)
#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b8c00
#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC22_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b9000)
#define APCS_APC22_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b9000
#define APCS_APC22_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b9000)
#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b9000
#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b9400)
#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b9400
#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC22_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001b9800)
#define APCS_APC22_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001b9800
#define APCS_APC22_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b9800)
#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001b9800
#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001b9c00)
#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001b9c00
#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC23_CPU0_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001ba000)
#define APCS_APC23_CPU0_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001ba000
#define APCS_APC23_CPU0_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001ba000)
#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001ba000
#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001ba400)
#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001ba400
#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC23_CPU1_CPU_PCTR_CTL_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x001ba800)
#define APCS_APC23_CPU1_CPU_PCTR_CTL_REG_BASE_OFFS                  0x001ba800
#define APCS_APC23_CPU1_CPU_PCTR_CTL_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001ba800)
#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS            0x001ba800
#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x001bac00)
#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS            0x001bac00
#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE            0x00000010

#define APCS_APC21_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001bc000)
#define APCS_APC21_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001bc000
#define APCS_APC21_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC21_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bc000)
#define APCS_APC21_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001bc000
#define APCS_APC21_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC21_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bc400)
#define APCS_APC21_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001bc400
#define APCS_APC21_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC22_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001bc800)
#define APCS_APC22_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001bc800
#define APCS_APC22_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC22_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bc800)
#define APCS_APC22_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001bc800
#define APCS_APC22_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC22_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bcc00)
#define APCS_APC22_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001bcc00
#define APCS_APC22_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC23_L2_L2_PCTR_CTL_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x001bd000)
#define APCS_APC23_L2_L2_PCTR_CTL_REG_BASE_OFFS                     0x001bd000
#define APCS_APC23_L2_L2_PCTR_CTL_REG_BASE_SIZE                     0x00000400

#define APCS_APC23_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bd000)
#define APCS_APC23_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_OFFS              0x001bd000
#define APCS_APC23_L2_NCTR_NCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC23_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x001bd400)
#define APCS_APC23_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_OFFS              0x001bd400
#define APCS_APC23_L2_DCTR_DCTR_PCTR_CTL_REG_BASE_SIZE              0x00000010

#define APCS_APC00_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001c4400)
#define APCS_APC00_APC_APC_TZ_REG_BASE_OFFS                         0x001c4400
#define APCS_APC00_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC01_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001c4c00)
#define APCS_APC01_APC_APC_TZ_REG_BASE_OFFS                         0x001c4c00
#define APCS_APC01_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC02_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001c5400)
#define APCS_APC02_APC_APC_TZ_REG_BASE_OFFS                         0x001c5400
#define APCS_APC02_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC03_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001cc400)
#define APCS_APC03_APC_APC_TZ_REG_BASE_OFFS                         0x001cc400
#define APCS_APC03_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC04_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001ccc00)
#define APCS_APC04_APC_APC_TZ_REG_BASE_OFFS                         0x001ccc00
#define APCS_APC04_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC05_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001cd400)
#define APCS_APC05_APC_APC_TZ_REG_BASE_OFFS                         0x001cd400
#define APCS_APC05_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC06_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001d4400)
#define APCS_APC06_APC_APC_TZ_REG_BASE_OFFS                         0x001d4400
#define APCS_APC06_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC07_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001d4c00)
#define APCS_APC07_APC_APC_TZ_REG_BASE_OFFS                         0x001d4c00
#define APCS_APC07_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC08_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001d5400)
#define APCS_APC08_APC_APC_TZ_REG_BASE_OFFS                         0x001d5400
#define APCS_APC08_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC09_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001dc400)
#define APCS_APC09_APC_APC_TZ_REG_BASE_OFFS                         0x001dc400
#define APCS_APC09_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC10_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001dcc00)
#define APCS_APC10_APC_APC_TZ_REG_BASE_OFFS                         0x001dcc00
#define APCS_APC10_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC11_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001dd400)
#define APCS_APC11_APC_APC_TZ_REG_BASE_OFFS                         0x001dd400
#define APCS_APC11_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC12_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001e4400)
#define APCS_APC12_APC_APC_TZ_REG_BASE_OFFS                         0x001e4400
#define APCS_APC12_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC13_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001e4c00)
#define APCS_APC13_APC_APC_TZ_REG_BASE_OFFS                         0x001e4c00
#define APCS_APC13_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC14_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001e5400)
#define APCS_APC14_APC_APC_TZ_REG_BASE_OFFS                         0x001e5400
#define APCS_APC14_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC15_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001ec400)
#define APCS_APC15_APC_APC_TZ_REG_BASE_OFFS                         0x001ec400
#define APCS_APC15_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC16_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001ecc00)
#define APCS_APC16_APC_APC_TZ_REG_BASE_OFFS                         0x001ecc00
#define APCS_APC16_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC17_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001ed400)
#define APCS_APC17_APC_APC_TZ_REG_BASE_OFFS                         0x001ed400
#define APCS_APC17_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC18_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001f4400)
#define APCS_APC18_APC_APC_TZ_REG_BASE_OFFS                         0x001f4400
#define APCS_APC18_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC19_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001f4c00)
#define APCS_APC19_APC_APC_TZ_REG_BASE_OFFS                         0x001f4c00
#define APCS_APC19_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC20_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001f5400)
#define APCS_APC20_APC_APC_TZ_REG_BASE_OFFS                         0x001f5400
#define APCS_APC20_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC21_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001fc400)
#define APCS_APC21_APC_APC_TZ_REG_BASE_OFFS                         0x001fc400
#define APCS_APC21_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC22_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001fcc00)
#define APCS_APC22_APC_APC_TZ_REG_BASE_OFFS                         0x001fcc00
#define APCS_APC22_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APC23_APC_APC_TZ_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x001fd400)
#define APCS_APC23_APC_APC_TZ_REG_BASE_OFFS                         0x001fd400
#define APCS_APC23_APC_APC_TZ_REG_BASE_SIZE                         0x00000400

#define APCS_APR0_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00200000)
#define APCS_APR0_CPR3_REG_BASE_OFFS                                0x00200000
#define APCS_APR0_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR0_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00204000)
#define APCS_APR0_APR_CPR_REG_BASE_OFFS                             0x00204000
#define APCS_APR0_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR0_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00204400)
#define APCS_APR0_CORE_TM_REG_BASE_OFFS                             0x00204400
#define APCS_APR0_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR1_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00208000)
#define APCS_APR1_CPR3_REG_BASE_OFFS                                0x00208000
#define APCS_APR1_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR1_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0020c000)
#define APCS_APR1_APR_CPR_REG_BASE_OFFS                             0x0020c000
#define APCS_APR1_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR1_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0020c400)
#define APCS_APR1_CORE_TM_REG_BASE_OFFS                             0x0020c400
#define APCS_APR1_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR2_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00210000)
#define APCS_APR2_CPR3_REG_BASE_OFFS                                0x00210000
#define APCS_APR2_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR2_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00214000)
#define APCS_APR2_APR_CPR_REG_BASE_OFFS                             0x00214000
#define APCS_APR2_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR2_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00214400)
#define APCS_APR2_CORE_TM_REG_BASE_OFFS                             0x00214400
#define APCS_APR2_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR3_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00218000)
#define APCS_APR3_CPR3_REG_BASE_OFFS                                0x00218000
#define APCS_APR3_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR3_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0021c000)
#define APCS_APR3_APR_CPR_REG_BASE_OFFS                             0x0021c000
#define APCS_APR3_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR3_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0021c400)
#define APCS_APR3_CORE_TM_REG_BASE_OFFS                             0x0021c400
#define APCS_APR3_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR4_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00220000)
#define APCS_APR4_CPR3_REG_BASE_OFFS                                0x00220000
#define APCS_APR4_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR4_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00224000)
#define APCS_APR4_APR_CPR_REG_BASE_OFFS                             0x00224000
#define APCS_APR4_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR4_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00224400)
#define APCS_APR4_CORE_TM_REG_BASE_OFFS                             0x00224400
#define APCS_APR4_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR5_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00228000)
#define APCS_APR5_CPR3_REG_BASE_OFFS                                0x00228000
#define APCS_APR5_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR5_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0022c000)
#define APCS_APR5_APR_CPR_REG_BASE_OFFS                             0x0022c000
#define APCS_APR5_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR5_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0022c400)
#define APCS_APR5_CORE_TM_REG_BASE_OFFS                             0x0022c400
#define APCS_APR5_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR6_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00230000)
#define APCS_APR6_CPR3_REG_BASE_OFFS                                0x00230000
#define APCS_APR6_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR6_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00234000)
#define APCS_APR6_APR_CPR_REG_BASE_OFFS                             0x00234000
#define APCS_APR6_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR6_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00234400)
#define APCS_APR6_CORE_TM_REG_BASE_OFFS                             0x00234400
#define APCS_APR6_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APR7_CPR3_REG_BASE_PHYS                                (HMSS_PERIPH_BASE_PHYS + 0x00238000)
#define APCS_APR7_CPR3_REG_BASE_OFFS                                0x00238000
#define APCS_APR7_CPR3_REG_BASE_SIZE                                0x00004000

#define APCS_APR7_APR_CPR_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0023c000)
#define APCS_APR7_APR_CPR_REG_BASE_OFFS                             0x0023c000
#define APCS_APR7_APR_CPR_REG_BASE_SIZE                             0x00000400

#define APCS_APR7_CORE_TM_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0023c400)
#define APCS_APR7_CORE_TM_REG_BASE_OFFS                             0x0023c400
#define APCS_APR7_CORE_TM_REG_BASE_SIZE                             0x00000400

#define APCS_APC00_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00244600)
#define APCS_APC00_DCVS_APC_REG_BASE_OFFS                           0x00244600
#define APCS_APC00_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC01_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00244e00)
#define APCS_APC01_DCVS_APC_REG_BASE_OFFS                           0x00244e00
#define APCS_APC01_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC02_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00245600)
#define APCS_APC02_DCVS_APC_REG_BASE_OFFS                           0x00245600
#define APCS_APC02_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR0_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00246000)
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x00246000
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR0_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00246000)
#define APCS_APR0_SAW4_2_0_AVS_REG_BASE_OFFS                        0x00246000
#define APCS_APR0_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR0_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x00246600)
#define APCS_APR0_DCVS_APR_REG_BASE_OFFS                            0x00246600
#define APCS_APR0_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR0_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00246800)
#define APCS_APR0_FLM_CTL_REG_BASE_OFFS                             0x00246800
#define APCS_APR0_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC03_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0024c600)
#define APCS_APC03_DCVS_APC_REG_BASE_OFFS                           0x0024c600
#define APCS_APC03_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC04_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0024ce00)
#define APCS_APC04_DCVS_APC_REG_BASE_OFFS                           0x0024ce00
#define APCS_APC04_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC05_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0024d600)
#define APCS_APC05_DCVS_APC_REG_BASE_OFFS                           0x0024d600
#define APCS_APC05_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR1_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0024e000)
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x0024e000
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR1_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0024e000)
#define APCS_APR1_SAW4_2_0_AVS_REG_BASE_OFFS                        0x0024e000
#define APCS_APR1_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR1_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x0024e600)
#define APCS_APR1_DCVS_APR_REG_BASE_OFFS                            0x0024e600
#define APCS_APR1_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR1_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0024e800)
#define APCS_APR1_FLM_CTL_REG_BASE_OFFS                             0x0024e800
#define APCS_APR1_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC06_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00254600)
#define APCS_APC06_DCVS_APC_REG_BASE_OFFS                           0x00254600
#define APCS_APC06_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC07_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00254e00)
#define APCS_APC07_DCVS_APC_REG_BASE_OFFS                           0x00254e00
#define APCS_APC07_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC08_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00255600)
#define APCS_APC08_DCVS_APC_REG_BASE_OFFS                           0x00255600
#define APCS_APC08_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR2_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00256000)
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x00256000
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR2_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00256000)
#define APCS_APR2_SAW4_2_0_AVS_REG_BASE_OFFS                        0x00256000
#define APCS_APR2_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR2_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x00256600)
#define APCS_APR2_DCVS_APR_REG_BASE_OFFS                            0x00256600
#define APCS_APR2_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR2_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00256800)
#define APCS_APR2_FLM_CTL_REG_BASE_OFFS                             0x00256800
#define APCS_APR2_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC09_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0025c600)
#define APCS_APC09_DCVS_APC_REG_BASE_OFFS                           0x0025c600
#define APCS_APC09_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC10_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0025ce00)
#define APCS_APC10_DCVS_APC_REG_BASE_OFFS                           0x0025ce00
#define APCS_APC10_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC11_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0025d600)
#define APCS_APC11_DCVS_APC_REG_BASE_OFFS                           0x0025d600
#define APCS_APC11_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR3_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0025e000)
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x0025e000
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR3_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0025e000)
#define APCS_APR3_SAW4_2_0_AVS_REG_BASE_OFFS                        0x0025e000
#define APCS_APR3_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR3_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x0025e600)
#define APCS_APR3_DCVS_APR_REG_BASE_OFFS                            0x0025e600
#define APCS_APR3_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR3_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0025e800)
#define APCS_APR3_FLM_CTL_REG_BASE_OFFS                             0x0025e800
#define APCS_APR3_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC12_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00264600)
#define APCS_APC12_DCVS_APC_REG_BASE_OFFS                           0x00264600
#define APCS_APC12_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC13_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00264e00)
#define APCS_APC13_DCVS_APC_REG_BASE_OFFS                           0x00264e00
#define APCS_APC13_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC14_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00265600)
#define APCS_APC14_DCVS_APC_REG_BASE_OFFS                           0x00265600
#define APCS_APC14_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR4_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00266000)
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x00266000
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR4_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00266000)
#define APCS_APR4_SAW4_2_0_AVS_REG_BASE_OFFS                        0x00266000
#define APCS_APR4_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR4_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x00266600)
#define APCS_APR4_DCVS_APR_REG_BASE_OFFS                            0x00266600
#define APCS_APR4_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR4_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00266800)
#define APCS_APR4_FLM_CTL_REG_BASE_OFFS                             0x00266800
#define APCS_APR4_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC15_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0026c600)
#define APCS_APC15_DCVS_APC_REG_BASE_OFFS                           0x0026c600
#define APCS_APC15_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC16_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0026ce00)
#define APCS_APC16_DCVS_APC_REG_BASE_OFFS                           0x0026ce00
#define APCS_APC16_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC17_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0026d600)
#define APCS_APC17_DCVS_APC_REG_BASE_OFFS                           0x0026d600
#define APCS_APC17_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR5_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0026e000)
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x0026e000
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR5_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0026e000)
#define APCS_APR5_SAW4_2_0_AVS_REG_BASE_OFFS                        0x0026e000
#define APCS_APR5_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR5_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x0026e600)
#define APCS_APR5_DCVS_APR_REG_BASE_OFFS                            0x0026e600
#define APCS_APR5_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR5_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0026e800)
#define APCS_APR5_FLM_CTL_REG_BASE_OFFS                             0x0026e800
#define APCS_APR5_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC18_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00274600)
#define APCS_APC18_DCVS_APC_REG_BASE_OFFS                           0x00274600
#define APCS_APC18_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC19_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00274e00)
#define APCS_APC19_DCVS_APC_REG_BASE_OFFS                           0x00274e00
#define APCS_APC19_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC20_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00275600)
#define APCS_APC20_DCVS_APC_REG_BASE_OFFS                           0x00275600
#define APCS_APC20_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR6_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00276000)
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x00276000
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR6_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00276000)
#define APCS_APR6_SAW4_2_0_AVS_REG_BASE_OFFS                        0x00276000
#define APCS_APR6_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR6_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x00276600)
#define APCS_APR6_DCVS_APR_REG_BASE_OFFS                            0x00276600
#define APCS_APR6_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR6_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00276800)
#define APCS_APR6_FLM_CTL_REG_BASE_OFFS                             0x00276800
#define APCS_APR6_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC21_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0027c600)
#define APCS_APC21_DCVS_APC_REG_BASE_OFFS                           0x0027c600
#define APCS_APC21_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC22_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0027ce00)
#define APCS_APC22_DCVS_APC_REG_BASE_OFFS                           0x0027ce00
#define APCS_APC22_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APC23_DCVS_APC_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0027d600)
#define APCS_APC23_DCVS_APC_REG_BASE_OFFS                           0x0027d600
#define APCS_APC23_DCVS_APC_REG_BASE_SIZE                           0x00000200

#define APCS_APR7_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0027e000)
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_OFFS             0x0027e000
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_AVS_REG_BASE_SIZE             0x00000400

#define APCS_APR7_SAW4_2_0_AVS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0027e000)
#define APCS_APR7_SAW4_2_0_AVS_REG_BASE_OFFS                        0x0027e000
#define APCS_APR7_SAW4_2_0_AVS_REG_BASE_SIZE                        0x00000400

#define APCS_APR7_DCVS_APR_REG_BASE_PHYS                            (HMSS_PERIPH_BASE_PHYS + 0x0027e600)
#define APCS_APR7_DCVS_APR_REG_BASE_OFFS                            0x0027e600
#define APCS_APR7_DCVS_APR_REG_BASE_SIZE                            0x00000200

#define APCS_APR7_FLM_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0027e800)
#define APCS_APR7_FLM_CTL_REG_BASE_OFFS                             0x0027e800
#define APCS_APR7_FLM_CTL_REG_BASE_SIZE                             0x00000100

#define APCS_APC00_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00280000)
#define APCS_APC00_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00280000
#define APCS_APC00_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00280800)
#define APCS_APC00_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00280800
#define APCS_APC00_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00281000)
#define APCS_APC01_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00281000
#define APCS_APC01_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00281800)
#define APCS_APC01_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00281800
#define APCS_APC01_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00282000)
#define APCS_APC02_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00282000
#define APCS_APC02_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00282800)
#define APCS_APC02_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00282800
#define APCS_APC02_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00284000)
#define APCS_APC00_L2_L2_CFG_REG_BASE_OFFS                          0x00284000
#define APCS_APC00_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC00_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00284400)
#define APCS_APC00_APC_APC_CFG_REG_BASE_OFFS                        0x00284400
#define APCS_APC00_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC01_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00284800)
#define APCS_APC01_L2_L2_CFG_REG_BASE_OFFS                          0x00284800
#define APCS_APC01_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC01_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00284c00)
#define APCS_APC01_APC_APC_CFG_REG_BASE_OFFS                        0x00284c00
#define APCS_APC01_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC02_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00285000)
#define APCS_APC02_L2_L2_CFG_REG_BASE_OFFS                          0x00285000
#define APCS_APC02_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC02_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00285400)
#define APCS_APC02_APC_APC_CFG_REG_BASE_OFFS                        0x00285400
#define APCS_APC02_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR0_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00286000)
#define APCS_APR0_APR_CFG_REG_BASE_OFFS                             0x00286000
#define APCS_APR0_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS0_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00287000)
#define APCS_HPSS0_HPSS_CFG_REG_BASE_OFFS                           0x00287000
#define APCS_HPSS0_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC03_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00288000)
#define APCS_APC03_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00288000
#define APCS_APC03_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00288800)
#define APCS_APC03_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00288800
#define APCS_APC03_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00289000)
#define APCS_APC04_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00289000
#define APCS_APC04_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00289800)
#define APCS_APC04_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00289800
#define APCS_APC04_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0028a000)
#define APCS_APC05_CPU0_CPU_CFG_REG_BASE_OFFS                       0x0028a000
#define APCS_APC05_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0028a800)
#define APCS_APC05_CPU1_CPU_CFG_REG_BASE_OFFS                       0x0028a800
#define APCS_APC05_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0028c000)
#define APCS_APC03_L2_L2_CFG_REG_BASE_OFFS                          0x0028c000
#define APCS_APC03_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC03_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0028c400)
#define APCS_APC03_APC_APC_CFG_REG_BASE_OFFS                        0x0028c400
#define APCS_APC03_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC04_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0028c800)
#define APCS_APC04_L2_L2_CFG_REG_BASE_OFFS                          0x0028c800
#define APCS_APC04_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC04_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0028cc00)
#define APCS_APC04_APC_APC_CFG_REG_BASE_OFFS                        0x0028cc00
#define APCS_APC04_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC05_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0028d000)
#define APCS_APC05_L2_L2_CFG_REG_BASE_OFFS                          0x0028d000
#define APCS_APC05_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC05_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0028d400)
#define APCS_APC05_APC_APC_CFG_REG_BASE_OFFS                        0x0028d400
#define APCS_APC05_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR1_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0028e000)
#define APCS_APR1_APR_CFG_REG_BASE_OFFS                             0x0028e000
#define APCS_APR1_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS1_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0028f000)
#define APCS_HPSS1_HPSS_CFG_REG_BASE_OFFS                           0x0028f000
#define APCS_HPSS1_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC06_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00290000)
#define APCS_APC06_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00290000
#define APCS_APC06_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00290800)
#define APCS_APC06_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00290800
#define APCS_APC06_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00291000)
#define APCS_APC07_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00291000
#define APCS_APC07_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00291800)
#define APCS_APC07_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00291800
#define APCS_APC07_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00292000)
#define APCS_APC08_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00292000
#define APCS_APC08_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00292800)
#define APCS_APC08_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00292800
#define APCS_APC08_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00294000)
#define APCS_APC06_L2_L2_CFG_REG_BASE_OFFS                          0x00294000
#define APCS_APC06_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC06_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00294400)
#define APCS_APC06_APC_APC_CFG_REG_BASE_OFFS                        0x00294400
#define APCS_APC06_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC07_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00294800)
#define APCS_APC07_L2_L2_CFG_REG_BASE_OFFS                          0x00294800
#define APCS_APC07_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC07_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00294c00)
#define APCS_APC07_APC_APC_CFG_REG_BASE_OFFS                        0x00294c00
#define APCS_APC07_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC08_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00295000)
#define APCS_APC08_L2_L2_CFG_REG_BASE_OFFS                          0x00295000
#define APCS_APC08_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC08_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00295400)
#define APCS_APC08_APC_APC_CFG_REG_BASE_OFFS                        0x00295400
#define APCS_APC08_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR2_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00296000)
#define APCS_APR2_APR_CFG_REG_BASE_OFFS                             0x00296000
#define APCS_APR2_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS2_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00297000)
#define APCS_HPSS2_HPSS_CFG_REG_BASE_OFFS                           0x00297000
#define APCS_HPSS2_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC09_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00298000)
#define APCS_APC09_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00298000
#define APCS_APC09_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00298800)
#define APCS_APC09_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00298800
#define APCS_APC09_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00299000)
#define APCS_APC10_CPU0_CPU_CFG_REG_BASE_OFFS                       0x00299000
#define APCS_APC10_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00299800)
#define APCS_APC10_CPU1_CPU_CFG_REG_BASE_OFFS                       0x00299800
#define APCS_APC10_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0029a000)
#define APCS_APC11_CPU0_CPU_CFG_REG_BASE_OFFS                       0x0029a000
#define APCS_APC11_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0029a800)
#define APCS_APC11_CPU1_CPU_CFG_REG_BASE_OFFS                       0x0029a800
#define APCS_APC11_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0029c000)
#define APCS_APC09_L2_L2_CFG_REG_BASE_OFFS                          0x0029c000
#define APCS_APC09_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC09_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0029c400)
#define APCS_APC09_APC_APC_CFG_REG_BASE_OFFS                        0x0029c400
#define APCS_APC09_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC10_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0029c800)
#define APCS_APC10_L2_L2_CFG_REG_BASE_OFFS                          0x0029c800
#define APCS_APC10_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC10_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0029cc00)
#define APCS_APC10_APC_APC_CFG_REG_BASE_OFFS                        0x0029cc00
#define APCS_APC10_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC11_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0029d000)
#define APCS_APC11_L2_L2_CFG_REG_BASE_OFFS                          0x0029d000
#define APCS_APC11_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC11_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0029d400)
#define APCS_APC11_APC_APC_CFG_REG_BASE_OFFS                        0x0029d400
#define APCS_APC11_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR3_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0029e000)
#define APCS_APR3_APR_CFG_REG_BASE_OFFS                             0x0029e000
#define APCS_APR3_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS3_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0029f000)
#define APCS_HPSS3_HPSS_CFG_REG_BASE_OFFS                           0x0029f000
#define APCS_HPSS3_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC12_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a0000)
#define APCS_APC12_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002a0000
#define APCS_APC12_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a0800)
#define APCS_APC12_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002a0800
#define APCS_APC12_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a1000)
#define APCS_APC13_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002a1000
#define APCS_APC13_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a1800)
#define APCS_APC13_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002a1800
#define APCS_APC13_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a2000)
#define APCS_APC14_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002a2000
#define APCS_APC14_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a2800)
#define APCS_APC14_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002a2800
#define APCS_APC14_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002a4000)
#define APCS_APC12_L2_L2_CFG_REG_BASE_OFFS                          0x002a4000
#define APCS_APC12_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC12_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002a4400)
#define APCS_APC12_APC_APC_CFG_REG_BASE_OFFS                        0x002a4400
#define APCS_APC12_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC13_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002a4800)
#define APCS_APC13_L2_L2_CFG_REG_BASE_OFFS                          0x002a4800
#define APCS_APC13_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC13_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002a4c00)
#define APCS_APC13_APC_APC_CFG_REG_BASE_OFFS                        0x002a4c00
#define APCS_APC13_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC14_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002a5000)
#define APCS_APC14_L2_L2_CFG_REG_BASE_OFFS                          0x002a5000
#define APCS_APC14_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC14_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002a5400)
#define APCS_APC14_APC_APC_CFG_REG_BASE_OFFS                        0x002a5400
#define APCS_APC14_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR4_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002a6000)
#define APCS_APR4_APR_CFG_REG_BASE_OFFS                             0x002a6000
#define APCS_APR4_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS4_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002a7000)
#define APCS_HPSS4_HPSS_CFG_REG_BASE_OFFS                           0x002a7000
#define APCS_HPSS4_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC15_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a8000)
#define APCS_APC15_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002a8000
#define APCS_APC15_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a8800)
#define APCS_APC15_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002a8800
#define APCS_APC15_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a9000)
#define APCS_APC16_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002a9000
#define APCS_APC16_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002a9800)
#define APCS_APC16_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002a9800
#define APCS_APC16_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002aa000)
#define APCS_APC17_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002aa000
#define APCS_APC17_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002aa800)
#define APCS_APC17_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002aa800
#define APCS_APC17_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ac000)
#define APCS_APC15_L2_L2_CFG_REG_BASE_OFFS                          0x002ac000
#define APCS_APC15_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC15_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ac400)
#define APCS_APC15_APC_APC_CFG_REG_BASE_OFFS                        0x002ac400
#define APCS_APC15_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC16_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ac800)
#define APCS_APC16_L2_L2_CFG_REG_BASE_OFFS                          0x002ac800
#define APCS_APC16_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC16_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002acc00)
#define APCS_APC16_APC_APC_CFG_REG_BASE_OFFS                        0x002acc00
#define APCS_APC16_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC17_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ad000)
#define APCS_APC17_L2_L2_CFG_REG_BASE_OFFS                          0x002ad000
#define APCS_APC17_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC17_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ad400)
#define APCS_APC17_APC_APC_CFG_REG_BASE_OFFS                        0x002ad400
#define APCS_APC17_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR5_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002ae000)
#define APCS_APR5_APR_CFG_REG_BASE_OFFS                             0x002ae000
#define APCS_APR5_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS5_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002af000)
#define APCS_HPSS5_HPSS_CFG_REG_BASE_OFFS                           0x002af000
#define APCS_HPSS5_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC18_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b0000)
#define APCS_APC18_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002b0000
#define APCS_APC18_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b0800)
#define APCS_APC18_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002b0800
#define APCS_APC18_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b1000)
#define APCS_APC19_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002b1000
#define APCS_APC19_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b1800)
#define APCS_APC19_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002b1800
#define APCS_APC19_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b2000)
#define APCS_APC20_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002b2000
#define APCS_APC20_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b2800)
#define APCS_APC20_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002b2800
#define APCS_APC20_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002b4000)
#define APCS_APC18_L2_L2_CFG_REG_BASE_OFFS                          0x002b4000
#define APCS_APC18_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC18_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002b4400)
#define APCS_APC18_APC_APC_CFG_REG_BASE_OFFS                        0x002b4400
#define APCS_APC18_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC19_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002b4800)
#define APCS_APC19_L2_L2_CFG_REG_BASE_OFFS                          0x002b4800
#define APCS_APC19_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC19_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002b4c00)
#define APCS_APC19_APC_APC_CFG_REG_BASE_OFFS                        0x002b4c00
#define APCS_APC19_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC20_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002b5000)
#define APCS_APC20_L2_L2_CFG_REG_BASE_OFFS                          0x002b5000
#define APCS_APC20_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC20_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002b5400)
#define APCS_APC20_APC_APC_CFG_REG_BASE_OFFS                        0x002b5400
#define APCS_APC20_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR6_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002b6000)
#define APCS_APR6_APR_CFG_REG_BASE_OFFS                             0x002b6000
#define APCS_APR6_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS6_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002b7000)
#define APCS_HPSS6_HPSS_CFG_REG_BASE_OFFS                           0x002b7000
#define APCS_HPSS6_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC21_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b8000)
#define APCS_APC21_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002b8000
#define APCS_APC21_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b8800)
#define APCS_APC21_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002b8800
#define APCS_APC21_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b9000)
#define APCS_APC22_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002b9000
#define APCS_APC22_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002b9800)
#define APCS_APC22_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002b9800
#define APCS_APC22_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU0_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002ba000)
#define APCS_APC23_CPU0_CPU_CFG_REG_BASE_OFFS                       0x002ba000
#define APCS_APC23_CPU0_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU1_CPU_CFG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002ba800)
#define APCS_APC23_CPU1_CPU_CFG_REG_BASE_OFFS                       0x002ba800
#define APCS_APC23_CPU1_CPU_CFG_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002bc000)
#define APCS_APC21_L2_L2_CFG_REG_BASE_OFFS                          0x002bc000
#define APCS_APC21_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC21_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002bc400)
#define APCS_APC21_APC_APC_CFG_REG_BASE_OFFS                        0x002bc400
#define APCS_APC21_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC22_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002bc800)
#define APCS_APC22_L2_L2_CFG_REG_BASE_OFFS                          0x002bc800
#define APCS_APC22_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC22_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002bcc00)
#define APCS_APC22_APC_APC_CFG_REG_BASE_OFFS                        0x002bcc00
#define APCS_APC22_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APC23_L2_L2_CFG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002bd000)
#define APCS_APC23_L2_L2_CFG_REG_BASE_OFFS                          0x002bd000
#define APCS_APC23_L2_L2_CFG_REG_BASE_SIZE                          0x00000400

#define APCS_APC23_APC_APC_CFG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002bd400)
#define APCS_APC23_APC_APC_CFG_REG_BASE_OFFS                        0x002bd400
#define APCS_APC23_APC_APC_CFG_REG_BASE_SIZE                        0x00000400

#define APCS_APR7_APR_CFG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002be000)
#define APCS_APR7_APR_CFG_REG_BASE_OFFS                             0x002be000
#define APCS_APR7_APR_CFG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS7_HPSS_CFG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002bf000)
#define APCS_HPSS7_HPSS_CFG_REG_BASE_OFFS                           0x002bf000
#define APCS_HPSS7_HPSS_CFG_REG_BASE_SIZE                           0x00000400

#define APCS_APC00_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c0000)
#define APCS_APC00_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c0000
#define APCS_APC00_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC00_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c0000)
#define APCS_APC00_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c0000
#define APCS_APC00_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c0400)
#define APCS_APC00_CPU0_CPU_STS_REG_BASE_OFFS                       0x002c0400
#define APCS_APC00_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c0800)
#define APCS_APC00_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c0800
#define APCS_APC00_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC00_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c0800)
#define APCS_APC00_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c0800
#define APCS_APC00_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC00_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c0c00)
#define APCS_APC00_CPU1_CPU_STS_REG_BASE_OFFS                       0x002c0c00
#define APCS_APC00_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c1000)
#define APCS_APC01_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c1000
#define APCS_APC01_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC01_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c1000)
#define APCS_APC01_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c1000
#define APCS_APC01_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c1400)
#define APCS_APC01_CPU0_CPU_STS_REG_BASE_OFFS                       0x002c1400
#define APCS_APC01_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c1800)
#define APCS_APC01_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c1800
#define APCS_APC01_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC01_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c1800)
#define APCS_APC01_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c1800
#define APCS_APC01_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC01_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c1c00)
#define APCS_APC01_CPU1_CPU_STS_REG_BASE_OFFS                       0x002c1c00
#define APCS_APC01_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c2000)
#define APCS_APC02_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c2000
#define APCS_APC02_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC02_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c2000)
#define APCS_APC02_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c2000
#define APCS_APC02_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c2400)
#define APCS_APC02_CPU0_CPU_STS_REG_BASE_OFFS                       0x002c2400
#define APCS_APC02_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c2800)
#define APCS_APC02_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c2800
#define APCS_APC02_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC02_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c2800)
#define APCS_APC02_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c2800
#define APCS_APC02_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC02_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c2c00)
#define APCS_APC02_CPU1_CPU_STS_REG_BASE_OFFS                       0x002c2c00
#define APCS_APC02_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002c4000)
#define APCS_APC00_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002c4000
#define APCS_APC00_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC00_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002c4000)
#define APCS_APC00_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002c4000
#define APCS_APC00_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC00_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002c4400)
#define APCS_APC00_L2_L2_STS_REG_BASE_OFFS                          0x002c4400
#define APCS_APC00_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC00_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002c4600)
#define APCS_APC00_APC_APC_STS_REG_BASE_OFFS                        0x002c4600
#define APCS_APC00_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC01_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002c4800)
#define APCS_APC01_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002c4800
#define APCS_APC01_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC01_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002c4800)
#define APCS_APC01_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002c4800
#define APCS_APC01_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC01_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002c4c00)
#define APCS_APC01_L2_L2_STS_REG_BASE_OFFS                          0x002c4c00
#define APCS_APC01_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC01_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002c4e00)
#define APCS_APC01_APC_APC_STS_REG_BASE_OFFS                        0x002c4e00
#define APCS_APC01_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC02_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002c5000)
#define APCS_APC02_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002c5000
#define APCS_APC02_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC02_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002c5000)
#define APCS_APC02_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002c5000
#define APCS_APC02_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC02_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002c5400)
#define APCS_APC02_L2_L2_STS_REG_BASE_OFFS                          0x002c5400
#define APCS_APC02_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC02_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002c5600)
#define APCS_APC02_APC_APC_STS_REG_BASE_OFFS                        0x002c5600
#define APCS_APC02_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR0_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002c6000)
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002c6000
#define APCS_APR0_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR0_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002c6000)
#define APCS_APR0_SAW4_2_0_STS_REG_BASE_OFFS                        0x002c6000
#define APCS_APR0_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR0_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002c6400)
#define APCS_APR0_APR_STS_REG_BASE_OFFS                             0x002c6400
#define APCS_APR0_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR0_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002c6800)
#define APCS_APR0_FLM_STS_REG_BASE_OFFS                             0x002c6800
#define APCS_APR0_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS0_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002c7000)
#define APCS_HPSS0_HPSS_STS_REG_BASE_OFFS                           0x002c7000
#define APCS_HPSS0_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC03_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c8000)
#define APCS_APC03_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c8000
#define APCS_APC03_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC03_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c8000)
#define APCS_APC03_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c8000
#define APCS_APC03_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c8400)
#define APCS_APC03_CPU0_CPU_STS_REG_BASE_OFFS                       0x002c8400
#define APCS_APC03_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c8800)
#define APCS_APC03_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c8800
#define APCS_APC03_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC03_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c8800)
#define APCS_APC03_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c8800
#define APCS_APC03_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC03_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c8c00)
#define APCS_APC03_CPU1_CPU_STS_REG_BASE_OFFS                       0x002c8c00
#define APCS_APC03_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c9000)
#define APCS_APC04_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c9000
#define APCS_APC04_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC04_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c9000)
#define APCS_APC04_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c9000
#define APCS_APC04_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c9400)
#define APCS_APC04_CPU0_CPU_STS_REG_BASE_OFFS                       0x002c9400
#define APCS_APC04_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002c9800)
#define APCS_APC04_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002c9800
#define APCS_APC04_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC04_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002c9800)
#define APCS_APC04_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002c9800
#define APCS_APC04_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC04_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002c9c00)
#define APCS_APC04_CPU1_CPU_STS_REG_BASE_OFFS                       0x002c9c00
#define APCS_APC04_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002ca000)
#define APCS_APC05_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002ca000
#define APCS_APC05_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC05_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002ca000)
#define APCS_APC05_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002ca000
#define APCS_APC05_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002ca400)
#define APCS_APC05_CPU0_CPU_STS_REG_BASE_OFFS                       0x002ca400
#define APCS_APC05_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002ca800)
#define APCS_APC05_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002ca800
#define APCS_APC05_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC05_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002ca800)
#define APCS_APC05_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002ca800
#define APCS_APC05_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC05_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002cac00)
#define APCS_APC05_CPU1_CPU_STS_REG_BASE_OFFS                       0x002cac00
#define APCS_APC05_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002cc000)
#define APCS_APC03_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002cc000
#define APCS_APC03_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC03_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002cc000)
#define APCS_APC03_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002cc000
#define APCS_APC03_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC03_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002cc400)
#define APCS_APC03_L2_L2_STS_REG_BASE_OFFS                          0x002cc400
#define APCS_APC03_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC03_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002cc600)
#define APCS_APC03_APC_APC_STS_REG_BASE_OFFS                        0x002cc600
#define APCS_APC03_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC04_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002cc800)
#define APCS_APC04_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002cc800
#define APCS_APC04_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC04_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002cc800)
#define APCS_APC04_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002cc800
#define APCS_APC04_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC04_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ccc00)
#define APCS_APC04_L2_L2_STS_REG_BASE_OFFS                          0x002ccc00
#define APCS_APC04_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC04_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002cce00)
#define APCS_APC04_APC_APC_STS_REG_BASE_OFFS                        0x002cce00
#define APCS_APC04_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC05_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002cd000)
#define APCS_APC05_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002cd000
#define APCS_APC05_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC05_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002cd000)
#define APCS_APC05_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002cd000
#define APCS_APC05_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC05_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002cd400)
#define APCS_APC05_L2_L2_STS_REG_BASE_OFFS                          0x002cd400
#define APCS_APC05_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC05_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002cd600)
#define APCS_APC05_APC_APC_STS_REG_BASE_OFFS                        0x002cd600
#define APCS_APC05_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR1_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002ce000)
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002ce000
#define APCS_APR1_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR1_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ce000)
#define APCS_APR1_SAW4_2_0_STS_REG_BASE_OFFS                        0x002ce000
#define APCS_APR1_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR1_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002ce400)
#define APCS_APR1_APR_STS_REG_BASE_OFFS                             0x002ce400
#define APCS_APR1_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR1_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002ce800)
#define APCS_APR1_FLM_STS_REG_BASE_OFFS                             0x002ce800
#define APCS_APR1_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS1_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002cf000)
#define APCS_HPSS1_HPSS_STS_REG_BASE_OFFS                           0x002cf000
#define APCS_HPSS1_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC06_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d0000)
#define APCS_APC06_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d0000
#define APCS_APC06_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC06_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d0000)
#define APCS_APC06_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d0000
#define APCS_APC06_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d0400)
#define APCS_APC06_CPU0_CPU_STS_REG_BASE_OFFS                       0x002d0400
#define APCS_APC06_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d0800)
#define APCS_APC06_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d0800
#define APCS_APC06_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC06_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d0800)
#define APCS_APC06_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d0800
#define APCS_APC06_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC06_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d0c00)
#define APCS_APC06_CPU1_CPU_STS_REG_BASE_OFFS                       0x002d0c00
#define APCS_APC06_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d1000)
#define APCS_APC07_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d1000
#define APCS_APC07_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC07_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d1000)
#define APCS_APC07_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d1000
#define APCS_APC07_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d1400)
#define APCS_APC07_CPU0_CPU_STS_REG_BASE_OFFS                       0x002d1400
#define APCS_APC07_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d1800)
#define APCS_APC07_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d1800
#define APCS_APC07_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC07_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d1800)
#define APCS_APC07_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d1800
#define APCS_APC07_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC07_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d1c00)
#define APCS_APC07_CPU1_CPU_STS_REG_BASE_OFFS                       0x002d1c00
#define APCS_APC07_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d2000)
#define APCS_APC08_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d2000
#define APCS_APC08_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC08_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d2000)
#define APCS_APC08_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d2000
#define APCS_APC08_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d2400)
#define APCS_APC08_CPU0_CPU_STS_REG_BASE_OFFS                       0x002d2400
#define APCS_APC08_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d2800)
#define APCS_APC08_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d2800
#define APCS_APC08_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC08_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d2800)
#define APCS_APC08_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d2800
#define APCS_APC08_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC08_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d2c00)
#define APCS_APC08_CPU1_CPU_STS_REG_BASE_OFFS                       0x002d2c00
#define APCS_APC08_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002d4000)
#define APCS_APC06_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002d4000
#define APCS_APC06_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC06_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002d4000)
#define APCS_APC06_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002d4000
#define APCS_APC06_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC06_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002d4400)
#define APCS_APC06_L2_L2_STS_REG_BASE_OFFS                          0x002d4400
#define APCS_APC06_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC06_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002d4600)
#define APCS_APC06_APC_APC_STS_REG_BASE_OFFS                        0x002d4600
#define APCS_APC06_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC07_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002d4800)
#define APCS_APC07_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002d4800
#define APCS_APC07_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC07_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002d4800)
#define APCS_APC07_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002d4800
#define APCS_APC07_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC07_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002d4c00)
#define APCS_APC07_L2_L2_STS_REG_BASE_OFFS                          0x002d4c00
#define APCS_APC07_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC07_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002d4e00)
#define APCS_APC07_APC_APC_STS_REG_BASE_OFFS                        0x002d4e00
#define APCS_APC07_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC08_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002d5000)
#define APCS_APC08_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002d5000
#define APCS_APC08_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC08_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002d5000)
#define APCS_APC08_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002d5000
#define APCS_APC08_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC08_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002d5400)
#define APCS_APC08_L2_L2_STS_REG_BASE_OFFS                          0x002d5400
#define APCS_APC08_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC08_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002d5600)
#define APCS_APC08_APC_APC_STS_REG_BASE_OFFS                        0x002d5600
#define APCS_APC08_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR2_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002d6000)
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002d6000
#define APCS_APR2_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR2_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002d6000)
#define APCS_APR2_SAW4_2_0_STS_REG_BASE_OFFS                        0x002d6000
#define APCS_APR2_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR2_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002d6400)
#define APCS_APR2_APR_STS_REG_BASE_OFFS                             0x002d6400
#define APCS_APR2_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR2_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002d6800)
#define APCS_APR2_FLM_STS_REG_BASE_OFFS                             0x002d6800
#define APCS_APR2_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS2_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002d7000)
#define APCS_HPSS2_HPSS_STS_REG_BASE_OFFS                           0x002d7000
#define APCS_HPSS2_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC09_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d8000)
#define APCS_APC09_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d8000
#define APCS_APC09_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC09_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d8000)
#define APCS_APC09_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d8000
#define APCS_APC09_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d8400)
#define APCS_APC09_CPU0_CPU_STS_REG_BASE_OFFS                       0x002d8400
#define APCS_APC09_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d8800)
#define APCS_APC09_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d8800
#define APCS_APC09_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC09_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d8800)
#define APCS_APC09_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d8800
#define APCS_APC09_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC09_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d8c00)
#define APCS_APC09_CPU1_CPU_STS_REG_BASE_OFFS                       0x002d8c00
#define APCS_APC09_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d9000)
#define APCS_APC10_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d9000
#define APCS_APC10_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC10_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d9000)
#define APCS_APC10_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d9000
#define APCS_APC10_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d9400)
#define APCS_APC10_CPU0_CPU_STS_REG_BASE_OFFS                       0x002d9400
#define APCS_APC10_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002d9800)
#define APCS_APC10_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002d9800
#define APCS_APC10_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC10_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002d9800)
#define APCS_APC10_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002d9800
#define APCS_APC10_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC10_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002d9c00)
#define APCS_APC10_CPU1_CPU_STS_REG_BASE_OFFS                       0x002d9c00
#define APCS_APC10_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002da000)
#define APCS_APC11_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002da000
#define APCS_APC11_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC11_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002da000)
#define APCS_APC11_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002da000
#define APCS_APC11_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002da400)
#define APCS_APC11_CPU0_CPU_STS_REG_BASE_OFFS                       0x002da400
#define APCS_APC11_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002da800)
#define APCS_APC11_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002da800
#define APCS_APC11_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC11_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002da800)
#define APCS_APC11_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002da800
#define APCS_APC11_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC11_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002dac00)
#define APCS_APC11_CPU1_CPU_STS_REG_BASE_OFFS                       0x002dac00
#define APCS_APC11_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002dc000)
#define APCS_APC09_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002dc000
#define APCS_APC09_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC09_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002dc000)
#define APCS_APC09_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002dc000
#define APCS_APC09_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC09_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002dc400)
#define APCS_APC09_L2_L2_STS_REG_BASE_OFFS                          0x002dc400
#define APCS_APC09_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC09_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002dc600)
#define APCS_APC09_APC_APC_STS_REG_BASE_OFFS                        0x002dc600
#define APCS_APC09_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC10_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002dc800)
#define APCS_APC10_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002dc800
#define APCS_APC10_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC10_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002dc800)
#define APCS_APC10_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002dc800
#define APCS_APC10_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC10_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002dcc00)
#define APCS_APC10_L2_L2_STS_REG_BASE_OFFS                          0x002dcc00
#define APCS_APC10_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC10_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002dce00)
#define APCS_APC10_APC_APC_STS_REG_BASE_OFFS                        0x002dce00
#define APCS_APC10_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC11_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002dd000)
#define APCS_APC11_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002dd000
#define APCS_APC11_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC11_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002dd000)
#define APCS_APC11_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002dd000
#define APCS_APC11_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC11_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002dd400)
#define APCS_APC11_L2_L2_STS_REG_BASE_OFFS                          0x002dd400
#define APCS_APC11_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC11_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002dd600)
#define APCS_APC11_APC_APC_STS_REG_BASE_OFFS                        0x002dd600
#define APCS_APC11_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR3_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002de000)
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002de000
#define APCS_APR3_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR3_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002de000)
#define APCS_APR3_SAW4_2_0_STS_REG_BASE_OFFS                        0x002de000
#define APCS_APR3_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR3_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002de400)
#define APCS_APR3_APR_STS_REG_BASE_OFFS                             0x002de400
#define APCS_APR3_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR3_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002de800)
#define APCS_APR3_FLM_STS_REG_BASE_OFFS                             0x002de800
#define APCS_APR3_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS3_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002df000)
#define APCS_HPSS3_HPSS_STS_REG_BASE_OFFS                           0x002df000
#define APCS_HPSS3_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC12_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e0000)
#define APCS_APC12_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e0000
#define APCS_APC12_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC12_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e0000)
#define APCS_APC12_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e0000
#define APCS_APC12_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e0400)
#define APCS_APC12_CPU0_CPU_STS_REG_BASE_OFFS                       0x002e0400
#define APCS_APC12_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e0800)
#define APCS_APC12_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e0800
#define APCS_APC12_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC12_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e0800)
#define APCS_APC12_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e0800
#define APCS_APC12_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC12_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e0c00)
#define APCS_APC12_CPU1_CPU_STS_REG_BASE_OFFS                       0x002e0c00
#define APCS_APC12_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e1000)
#define APCS_APC13_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e1000
#define APCS_APC13_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC13_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e1000)
#define APCS_APC13_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e1000
#define APCS_APC13_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e1400)
#define APCS_APC13_CPU0_CPU_STS_REG_BASE_OFFS                       0x002e1400
#define APCS_APC13_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e1800)
#define APCS_APC13_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e1800
#define APCS_APC13_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC13_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e1800)
#define APCS_APC13_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e1800
#define APCS_APC13_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC13_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e1c00)
#define APCS_APC13_CPU1_CPU_STS_REG_BASE_OFFS                       0x002e1c00
#define APCS_APC13_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e2000)
#define APCS_APC14_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e2000
#define APCS_APC14_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC14_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e2000)
#define APCS_APC14_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e2000
#define APCS_APC14_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e2400)
#define APCS_APC14_CPU0_CPU_STS_REG_BASE_OFFS                       0x002e2400
#define APCS_APC14_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e2800)
#define APCS_APC14_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e2800
#define APCS_APC14_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC14_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e2800)
#define APCS_APC14_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e2800
#define APCS_APC14_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC14_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e2c00)
#define APCS_APC14_CPU1_CPU_STS_REG_BASE_OFFS                       0x002e2c00
#define APCS_APC14_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002e4000)
#define APCS_APC12_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002e4000
#define APCS_APC12_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC12_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002e4000)
#define APCS_APC12_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002e4000
#define APCS_APC12_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC12_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002e4400)
#define APCS_APC12_L2_L2_STS_REG_BASE_OFFS                          0x002e4400
#define APCS_APC12_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC12_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002e4600)
#define APCS_APC12_APC_APC_STS_REG_BASE_OFFS                        0x002e4600
#define APCS_APC12_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC13_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002e4800)
#define APCS_APC13_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002e4800
#define APCS_APC13_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC13_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002e4800)
#define APCS_APC13_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002e4800
#define APCS_APC13_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC13_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002e4c00)
#define APCS_APC13_L2_L2_STS_REG_BASE_OFFS                          0x002e4c00
#define APCS_APC13_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC13_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002e4e00)
#define APCS_APC13_APC_APC_STS_REG_BASE_OFFS                        0x002e4e00
#define APCS_APC13_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC14_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002e5000)
#define APCS_APC14_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002e5000
#define APCS_APC14_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC14_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002e5000)
#define APCS_APC14_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002e5000
#define APCS_APC14_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC14_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002e5400)
#define APCS_APC14_L2_L2_STS_REG_BASE_OFFS                          0x002e5400
#define APCS_APC14_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC14_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002e5600)
#define APCS_APC14_APC_APC_STS_REG_BASE_OFFS                        0x002e5600
#define APCS_APC14_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR4_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002e6000)
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002e6000
#define APCS_APR4_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR4_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002e6000)
#define APCS_APR4_SAW4_2_0_STS_REG_BASE_OFFS                        0x002e6000
#define APCS_APR4_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR4_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002e6400)
#define APCS_APR4_APR_STS_REG_BASE_OFFS                             0x002e6400
#define APCS_APR4_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR4_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002e6800)
#define APCS_APR4_FLM_STS_REG_BASE_OFFS                             0x002e6800
#define APCS_APR4_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS4_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002e7000)
#define APCS_HPSS4_HPSS_STS_REG_BASE_OFFS                           0x002e7000
#define APCS_HPSS4_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC15_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e8000)
#define APCS_APC15_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e8000
#define APCS_APC15_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC15_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e8000)
#define APCS_APC15_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e8000
#define APCS_APC15_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e8400)
#define APCS_APC15_CPU0_CPU_STS_REG_BASE_OFFS                       0x002e8400
#define APCS_APC15_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e8800)
#define APCS_APC15_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e8800
#define APCS_APC15_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC15_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e8800)
#define APCS_APC15_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e8800
#define APCS_APC15_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC15_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e8c00)
#define APCS_APC15_CPU1_CPU_STS_REG_BASE_OFFS                       0x002e8c00
#define APCS_APC15_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e9000)
#define APCS_APC16_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e9000
#define APCS_APC16_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC16_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e9000)
#define APCS_APC16_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e9000
#define APCS_APC16_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e9400)
#define APCS_APC16_CPU0_CPU_STS_REG_BASE_OFFS                       0x002e9400
#define APCS_APC16_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002e9800)
#define APCS_APC16_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002e9800
#define APCS_APC16_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC16_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002e9800)
#define APCS_APC16_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002e9800
#define APCS_APC16_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC16_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002e9c00)
#define APCS_APC16_CPU1_CPU_STS_REG_BASE_OFFS                       0x002e9c00
#define APCS_APC16_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002ea000)
#define APCS_APC17_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002ea000
#define APCS_APC17_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC17_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002ea000)
#define APCS_APC17_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002ea000
#define APCS_APC17_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002ea400)
#define APCS_APC17_CPU0_CPU_STS_REG_BASE_OFFS                       0x002ea400
#define APCS_APC17_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002ea800)
#define APCS_APC17_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002ea800
#define APCS_APC17_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC17_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002ea800)
#define APCS_APC17_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002ea800
#define APCS_APC17_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC17_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002eac00)
#define APCS_APC17_CPU1_CPU_STS_REG_BASE_OFFS                       0x002eac00
#define APCS_APC17_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002ec000)
#define APCS_APC15_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002ec000
#define APCS_APC15_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC15_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002ec000)
#define APCS_APC15_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002ec000
#define APCS_APC15_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC15_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ec400)
#define APCS_APC15_L2_L2_STS_REG_BASE_OFFS                          0x002ec400
#define APCS_APC15_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC15_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ec600)
#define APCS_APC15_APC_APC_STS_REG_BASE_OFFS                        0x002ec600
#define APCS_APC15_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC16_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002ec800)
#define APCS_APC16_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002ec800
#define APCS_APC16_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC16_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002ec800)
#define APCS_APC16_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002ec800
#define APCS_APC16_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC16_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ecc00)
#define APCS_APC16_L2_L2_STS_REG_BASE_OFFS                          0x002ecc00
#define APCS_APC16_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC16_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ece00)
#define APCS_APC16_APC_APC_STS_REG_BASE_OFFS                        0x002ece00
#define APCS_APC16_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC17_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002ed000)
#define APCS_APC17_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002ed000
#define APCS_APC17_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC17_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002ed000)
#define APCS_APC17_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002ed000
#define APCS_APC17_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC17_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002ed400)
#define APCS_APC17_L2_L2_STS_REG_BASE_OFFS                          0x002ed400
#define APCS_APC17_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC17_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ed600)
#define APCS_APC17_APC_APC_STS_REG_BASE_OFFS                        0x002ed600
#define APCS_APC17_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR5_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002ee000)
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002ee000
#define APCS_APR5_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR5_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002ee000)
#define APCS_APR5_SAW4_2_0_STS_REG_BASE_OFFS                        0x002ee000
#define APCS_APR5_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR5_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002ee400)
#define APCS_APR5_APR_STS_REG_BASE_OFFS                             0x002ee400
#define APCS_APR5_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR5_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002ee800)
#define APCS_APR5_FLM_STS_REG_BASE_OFFS                             0x002ee800
#define APCS_APR5_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS5_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002ef000)
#define APCS_HPSS5_HPSS_STS_REG_BASE_OFFS                           0x002ef000
#define APCS_HPSS5_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC18_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f0000)
#define APCS_APC18_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f0000
#define APCS_APC18_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC18_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f0000)
#define APCS_APC18_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f0000
#define APCS_APC18_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f0400)
#define APCS_APC18_CPU0_CPU_STS_REG_BASE_OFFS                       0x002f0400
#define APCS_APC18_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f0800)
#define APCS_APC18_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f0800
#define APCS_APC18_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC18_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f0800)
#define APCS_APC18_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f0800
#define APCS_APC18_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC18_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f0c00)
#define APCS_APC18_CPU1_CPU_STS_REG_BASE_OFFS                       0x002f0c00
#define APCS_APC18_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f1000)
#define APCS_APC19_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f1000
#define APCS_APC19_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC19_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f1000)
#define APCS_APC19_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f1000
#define APCS_APC19_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f1400)
#define APCS_APC19_CPU0_CPU_STS_REG_BASE_OFFS                       0x002f1400
#define APCS_APC19_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f1800)
#define APCS_APC19_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f1800
#define APCS_APC19_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC19_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f1800)
#define APCS_APC19_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f1800
#define APCS_APC19_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC19_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f1c00)
#define APCS_APC19_CPU1_CPU_STS_REG_BASE_OFFS                       0x002f1c00
#define APCS_APC19_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f2000)
#define APCS_APC20_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f2000
#define APCS_APC20_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC20_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f2000)
#define APCS_APC20_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f2000
#define APCS_APC20_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f2400)
#define APCS_APC20_CPU0_CPU_STS_REG_BASE_OFFS                       0x002f2400
#define APCS_APC20_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f2800)
#define APCS_APC20_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f2800
#define APCS_APC20_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC20_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f2800)
#define APCS_APC20_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f2800
#define APCS_APC20_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC20_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f2c00)
#define APCS_APC20_CPU1_CPU_STS_REG_BASE_OFFS                       0x002f2c00
#define APCS_APC20_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002f4000)
#define APCS_APC18_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002f4000
#define APCS_APC18_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC18_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002f4000)
#define APCS_APC18_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002f4000
#define APCS_APC18_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC18_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002f4400)
#define APCS_APC18_L2_L2_STS_REG_BASE_OFFS                          0x002f4400
#define APCS_APC18_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC18_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002f4600)
#define APCS_APC18_APC_APC_STS_REG_BASE_OFFS                        0x002f4600
#define APCS_APC18_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC19_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002f4800)
#define APCS_APC19_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002f4800
#define APCS_APC19_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC19_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002f4800)
#define APCS_APC19_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002f4800
#define APCS_APC19_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC19_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002f4c00)
#define APCS_APC19_L2_L2_STS_REG_BASE_OFFS                          0x002f4c00
#define APCS_APC19_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC19_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002f4e00)
#define APCS_APC19_APC_APC_STS_REG_BASE_OFFS                        0x002f4e00
#define APCS_APC19_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC20_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002f5000)
#define APCS_APC20_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002f5000
#define APCS_APC20_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC20_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002f5000)
#define APCS_APC20_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002f5000
#define APCS_APC20_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC20_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002f5400)
#define APCS_APC20_L2_L2_STS_REG_BASE_OFFS                          0x002f5400
#define APCS_APC20_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC20_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002f5600)
#define APCS_APC20_APC_APC_STS_REG_BASE_OFFS                        0x002f5600
#define APCS_APC20_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR6_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002f6000)
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002f6000
#define APCS_APR6_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR6_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002f6000)
#define APCS_APR6_SAW4_2_0_STS_REG_BASE_OFFS                        0x002f6000
#define APCS_APR6_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR6_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002f6400)
#define APCS_APR6_APR_STS_REG_BASE_OFFS                             0x002f6400
#define APCS_APR6_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR6_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002f6800)
#define APCS_APR6_FLM_STS_REG_BASE_OFFS                             0x002f6800
#define APCS_APR6_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS6_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002f7000)
#define APCS_HPSS6_HPSS_STS_REG_BASE_OFFS                           0x002f7000
#define APCS_HPSS6_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC21_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f8000)
#define APCS_APC21_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f8000
#define APCS_APC21_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC21_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f8000)
#define APCS_APC21_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f8000
#define APCS_APC21_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f8400)
#define APCS_APC21_CPU0_CPU_STS_REG_BASE_OFFS                       0x002f8400
#define APCS_APC21_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f8800)
#define APCS_APC21_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f8800
#define APCS_APC21_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC21_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f8800)
#define APCS_APC21_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f8800
#define APCS_APC21_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC21_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f8c00)
#define APCS_APC21_CPU1_CPU_STS_REG_BASE_OFFS                       0x002f8c00
#define APCS_APC21_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f9000)
#define APCS_APC22_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f9000
#define APCS_APC22_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC22_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f9000)
#define APCS_APC22_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f9000
#define APCS_APC22_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f9400)
#define APCS_APC22_CPU0_CPU_STS_REG_BASE_OFFS                       0x002f9400
#define APCS_APC22_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002f9800)
#define APCS_APC22_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002f9800
#define APCS_APC22_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC22_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002f9800)
#define APCS_APC22_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002f9800
#define APCS_APC22_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC22_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002f9c00)
#define APCS_APC22_CPU1_CPU_STS_REG_BASE_OFFS                       0x002f9c00
#define APCS_APC22_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU0_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002fa000)
#define APCS_APC23_CPU0_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002fa000
#define APCS_APC23_CPU0_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC23_CPU0_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002fa000)
#define APCS_APC23_CPU0_SAW4_2_0_STS_REG_BASE_OFFS                  0x002fa000
#define APCS_APC23_CPU0_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU0_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002fa400)
#define APCS_APC23_CPU0_CPU_STS_REG_BASE_OFFS                       0x002fa400
#define APCS_APC23_CPU0_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU1_SAW4_HMSS_L2_STS_REG_BASE_PHYS              (HMSS_PERIPH_BASE_PHYS + 0x002fa800)
#define APCS_APC23_CPU1_SAW4_HMSS_L2_STS_REG_BASE_OFFS              0x002fa800
#define APCS_APC23_CPU1_SAW4_HMSS_L2_STS_REG_BASE_SIZE              0x00000400

#define APCS_APC23_CPU1_SAW4_2_0_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x002fa800)
#define APCS_APC23_CPU1_SAW4_2_0_STS_REG_BASE_OFFS                  0x002fa800
#define APCS_APC23_CPU1_SAW4_2_0_STS_REG_BASE_SIZE                  0x00000400

#define APCS_APC23_CPU1_CPU_STS_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x002fac00)
#define APCS_APC23_CPU1_CPU_STS_REG_BASE_OFFS                       0x002fac00
#define APCS_APC23_CPU1_CPU_STS_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002fc000)
#define APCS_APC21_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002fc000
#define APCS_APC21_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC21_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002fc000)
#define APCS_APC21_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002fc000
#define APCS_APC21_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC21_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002fc400)
#define APCS_APC21_L2_L2_STS_REG_BASE_OFFS                          0x002fc400
#define APCS_APC21_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC21_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002fc600)
#define APCS_APC21_APC_APC_STS_REG_BASE_OFFS                        0x002fc600
#define APCS_APC21_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC22_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002fc800)
#define APCS_APC22_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002fc800
#define APCS_APC22_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC22_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002fc800)
#define APCS_APC22_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002fc800
#define APCS_APC22_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC22_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002fcc00)
#define APCS_APC22_L2_L2_STS_REG_BASE_OFFS                          0x002fcc00
#define APCS_APC22_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC22_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002fce00)
#define APCS_APC22_APC_APC_STS_REG_BASE_OFFS                        0x002fce00
#define APCS_APC22_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APC23_L2_SAW4_HMSS_L2_STS_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x002fd000)
#define APCS_APC23_L2_SAW4_HMSS_L2_STS_REG_BASE_OFFS                0x002fd000
#define APCS_APC23_L2_SAW4_HMSS_L2_STS_REG_BASE_SIZE                0x00000400

#define APCS_APC23_L2_SAW4_2_0_STS_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x002fd000)
#define APCS_APC23_L2_SAW4_2_0_STS_REG_BASE_OFFS                    0x002fd000
#define APCS_APC23_L2_SAW4_2_0_STS_REG_BASE_SIZE                    0x00000400

#define APCS_APC23_L2_L2_STS_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x002fd400)
#define APCS_APC23_L2_L2_STS_REG_BASE_OFFS                          0x002fd400
#define APCS_APC23_L2_L2_STS_REG_BASE_SIZE                          0x00000200

#define APCS_APC23_APC_APC_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002fd600)
#define APCS_APC23_APC_APC_STS_REG_BASE_OFFS                        0x002fd600
#define APCS_APC23_APC_APC_STS_REG_BASE_SIZE                        0x00000200

#define APCS_APR7_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x002fe000)
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_OFFS             0x002fe000
#define APCS_APR7_SAW4_HMSS_APCC_PDW8_STS_REG_BASE_SIZE             0x00000400

#define APCS_APR7_SAW4_2_0_STS_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x002fe000)
#define APCS_APR7_SAW4_2_0_STS_REG_BASE_OFFS                        0x002fe000
#define APCS_APR7_SAW4_2_0_STS_REG_BASE_SIZE                        0x00000400

#define APCS_APR7_APR_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002fe400)
#define APCS_APR7_APR_STS_REG_BASE_OFFS                             0x002fe400
#define APCS_APR7_APR_STS_REG_BASE_SIZE                             0x00000400

#define APCS_APR7_FLM_STS_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x002fe800)
#define APCS_APR7_FLM_STS_REG_BASE_OFFS                             0x002fe800
#define APCS_APR7_FLM_STS_REG_BASE_SIZE                             0x00000100

#define APCS_HPSS7_HPSS_STS_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x002ff000)
#define APCS_HPSS7_HPSS_STS_REG_BASE_OFFS                           0x002ff000
#define APCS_HPSS7_HPSS_STS_REG_BASE_SIZE                           0x00001000

#define APCS_APC00_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00300000)
#define APCS_APC00_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00300000
#define APCS_APC00_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00300800)
#define APCS_APC00_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00300800
#define APCS_APC00_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00301000)
#define APCS_APC01_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00301000
#define APCS_APC01_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00301800)
#define APCS_APC01_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00301800
#define APCS_APC01_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00302000)
#define APCS_APC02_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00302000
#define APCS_APC02_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00302800)
#define APCS_APC02_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00302800
#define APCS_APC02_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00304000)
#define APCS_APC00_L2_L2_DBG_REG_BASE_OFFS                          0x00304000
#define APCS_APC00_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC00_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00304400)
#define APCS_APC00_APC_APC_DBG_REG_BASE_OFFS                        0x00304400
#define APCS_APC00_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC01_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00304800)
#define APCS_APC01_L2_L2_DBG_REG_BASE_OFFS                          0x00304800
#define APCS_APC01_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC01_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00304c00)
#define APCS_APC01_APC_APC_DBG_REG_BASE_OFFS                        0x00304c00
#define APCS_APC01_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC02_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00305000)
#define APCS_APC02_L2_L2_DBG_REG_BASE_OFFS                          0x00305000
#define APCS_APC02_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC02_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00305400)
#define APCS_APC02_APC_APC_DBG_REG_BASE_OFFS                        0x00305400
#define APCS_APC02_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR0_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00306000)
#define APCS_APR0_APR_DBG_REG_BASE_OFFS                             0x00306000
#define APCS_APR0_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS0_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00307000)
#define APCS_HPSS0_HPSS_DBG_REG_BASE_OFFS                           0x00307000
#define APCS_HPSS0_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC03_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00308000)
#define APCS_APC03_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00308000
#define APCS_APC03_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00308800)
#define APCS_APC03_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00308800
#define APCS_APC03_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00309000)
#define APCS_APC04_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00309000
#define APCS_APC04_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00309800)
#define APCS_APC04_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00309800
#define APCS_APC04_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0030a000)
#define APCS_APC05_CPU0_CPU_DBG_REG_BASE_OFFS                       0x0030a000
#define APCS_APC05_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0030a800)
#define APCS_APC05_CPU1_CPU_DBG_REG_BASE_OFFS                       0x0030a800
#define APCS_APC05_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0030c000)
#define APCS_APC03_L2_L2_DBG_REG_BASE_OFFS                          0x0030c000
#define APCS_APC03_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC03_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0030c400)
#define APCS_APC03_APC_APC_DBG_REG_BASE_OFFS                        0x0030c400
#define APCS_APC03_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC04_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0030c800)
#define APCS_APC04_L2_L2_DBG_REG_BASE_OFFS                          0x0030c800
#define APCS_APC04_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC04_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0030cc00)
#define APCS_APC04_APC_APC_DBG_REG_BASE_OFFS                        0x0030cc00
#define APCS_APC04_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC05_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0030d000)
#define APCS_APC05_L2_L2_DBG_REG_BASE_OFFS                          0x0030d000
#define APCS_APC05_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC05_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0030d400)
#define APCS_APC05_APC_APC_DBG_REG_BASE_OFFS                        0x0030d400
#define APCS_APC05_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR1_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0030e000)
#define APCS_APR1_APR_DBG_REG_BASE_OFFS                             0x0030e000
#define APCS_APR1_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS1_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0030f000)
#define APCS_HPSS1_HPSS_DBG_REG_BASE_OFFS                           0x0030f000
#define APCS_HPSS1_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC06_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00310000)
#define APCS_APC06_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00310000
#define APCS_APC06_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00310800)
#define APCS_APC06_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00310800
#define APCS_APC06_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00311000)
#define APCS_APC07_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00311000
#define APCS_APC07_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00311800)
#define APCS_APC07_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00311800
#define APCS_APC07_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00312000)
#define APCS_APC08_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00312000
#define APCS_APC08_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00312800)
#define APCS_APC08_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00312800
#define APCS_APC08_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00314000)
#define APCS_APC06_L2_L2_DBG_REG_BASE_OFFS                          0x00314000
#define APCS_APC06_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC06_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00314400)
#define APCS_APC06_APC_APC_DBG_REG_BASE_OFFS                        0x00314400
#define APCS_APC06_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC07_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00314800)
#define APCS_APC07_L2_L2_DBG_REG_BASE_OFFS                          0x00314800
#define APCS_APC07_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC07_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00314c00)
#define APCS_APC07_APC_APC_DBG_REG_BASE_OFFS                        0x00314c00
#define APCS_APC07_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC08_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00315000)
#define APCS_APC08_L2_L2_DBG_REG_BASE_OFFS                          0x00315000
#define APCS_APC08_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC08_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00315400)
#define APCS_APC08_APC_APC_DBG_REG_BASE_OFFS                        0x00315400
#define APCS_APC08_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR2_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00316000)
#define APCS_APR2_APR_DBG_REG_BASE_OFFS                             0x00316000
#define APCS_APR2_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS2_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00317000)
#define APCS_HPSS2_HPSS_DBG_REG_BASE_OFFS                           0x00317000
#define APCS_HPSS2_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC09_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00318000)
#define APCS_APC09_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00318000
#define APCS_APC09_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00318800)
#define APCS_APC09_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00318800
#define APCS_APC09_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00319000)
#define APCS_APC10_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00319000
#define APCS_APC10_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00319800)
#define APCS_APC10_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00319800
#define APCS_APC10_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0031a000)
#define APCS_APC11_CPU0_CPU_DBG_REG_BASE_OFFS                       0x0031a000
#define APCS_APC11_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0031a800)
#define APCS_APC11_CPU1_CPU_DBG_REG_BASE_OFFS                       0x0031a800
#define APCS_APC11_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0031c000)
#define APCS_APC09_L2_L2_DBG_REG_BASE_OFFS                          0x0031c000
#define APCS_APC09_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC09_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0031c400)
#define APCS_APC09_APC_APC_DBG_REG_BASE_OFFS                        0x0031c400
#define APCS_APC09_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC10_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0031c800)
#define APCS_APC10_L2_L2_DBG_REG_BASE_OFFS                          0x0031c800
#define APCS_APC10_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC10_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0031cc00)
#define APCS_APC10_APC_APC_DBG_REG_BASE_OFFS                        0x0031cc00
#define APCS_APC10_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC11_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0031d000)
#define APCS_APC11_L2_L2_DBG_REG_BASE_OFFS                          0x0031d000
#define APCS_APC11_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC11_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0031d400)
#define APCS_APC11_APC_APC_DBG_REG_BASE_OFFS                        0x0031d400
#define APCS_APC11_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR3_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0031e000)
#define APCS_APR3_APR_DBG_REG_BASE_OFFS                             0x0031e000
#define APCS_APR3_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS3_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0031f000)
#define APCS_HPSS3_HPSS_DBG_REG_BASE_OFFS                           0x0031f000
#define APCS_HPSS3_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC12_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00320000)
#define APCS_APC12_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00320000
#define APCS_APC12_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00320800)
#define APCS_APC12_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00320800
#define APCS_APC12_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00321000)
#define APCS_APC13_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00321000
#define APCS_APC13_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00321800)
#define APCS_APC13_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00321800
#define APCS_APC13_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00322000)
#define APCS_APC14_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00322000
#define APCS_APC14_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00322800)
#define APCS_APC14_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00322800
#define APCS_APC14_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00324000)
#define APCS_APC12_L2_L2_DBG_REG_BASE_OFFS                          0x00324000
#define APCS_APC12_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC12_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00324400)
#define APCS_APC12_APC_APC_DBG_REG_BASE_OFFS                        0x00324400
#define APCS_APC12_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC13_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00324800)
#define APCS_APC13_L2_L2_DBG_REG_BASE_OFFS                          0x00324800
#define APCS_APC13_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC13_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00324c00)
#define APCS_APC13_APC_APC_DBG_REG_BASE_OFFS                        0x00324c00
#define APCS_APC13_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC14_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00325000)
#define APCS_APC14_L2_L2_DBG_REG_BASE_OFFS                          0x00325000
#define APCS_APC14_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC14_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00325400)
#define APCS_APC14_APC_APC_DBG_REG_BASE_OFFS                        0x00325400
#define APCS_APC14_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR4_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00326000)
#define APCS_APR4_APR_DBG_REG_BASE_OFFS                             0x00326000
#define APCS_APR4_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS4_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00327000)
#define APCS_HPSS4_HPSS_DBG_REG_BASE_OFFS                           0x00327000
#define APCS_HPSS4_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC15_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00328000)
#define APCS_APC15_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00328000
#define APCS_APC15_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00328800)
#define APCS_APC15_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00328800
#define APCS_APC15_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00329000)
#define APCS_APC16_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00329000
#define APCS_APC16_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00329800)
#define APCS_APC16_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00329800
#define APCS_APC16_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0032a000)
#define APCS_APC17_CPU0_CPU_DBG_REG_BASE_OFFS                       0x0032a000
#define APCS_APC17_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0032a800)
#define APCS_APC17_CPU1_CPU_DBG_REG_BASE_OFFS                       0x0032a800
#define APCS_APC17_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0032c000)
#define APCS_APC15_L2_L2_DBG_REG_BASE_OFFS                          0x0032c000
#define APCS_APC15_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC15_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0032c400)
#define APCS_APC15_APC_APC_DBG_REG_BASE_OFFS                        0x0032c400
#define APCS_APC15_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC16_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0032c800)
#define APCS_APC16_L2_L2_DBG_REG_BASE_OFFS                          0x0032c800
#define APCS_APC16_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC16_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0032cc00)
#define APCS_APC16_APC_APC_DBG_REG_BASE_OFFS                        0x0032cc00
#define APCS_APC16_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC17_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0032d000)
#define APCS_APC17_L2_L2_DBG_REG_BASE_OFFS                          0x0032d000
#define APCS_APC17_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC17_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0032d400)
#define APCS_APC17_APC_APC_DBG_REG_BASE_OFFS                        0x0032d400
#define APCS_APC17_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR5_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0032e000)
#define APCS_APR5_APR_DBG_REG_BASE_OFFS                             0x0032e000
#define APCS_APR5_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS5_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0032f000)
#define APCS_HPSS5_HPSS_DBG_REG_BASE_OFFS                           0x0032f000
#define APCS_HPSS5_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC18_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00330000)
#define APCS_APC18_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00330000
#define APCS_APC18_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00330800)
#define APCS_APC18_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00330800
#define APCS_APC18_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00331000)
#define APCS_APC19_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00331000
#define APCS_APC19_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00331800)
#define APCS_APC19_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00331800
#define APCS_APC19_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00332000)
#define APCS_APC20_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00332000
#define APCS_APC20_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00332800)
#define APCS_APC20_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00332800
#define APCS_APC20_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00334000)
#define APCS_APC18_L2_L2_DBG_REG_BASE_OFFS                          0x00334000
#define APCS_APC18_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC18_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00334400)
#define APCS_APC18_APC_APC_DBG_REG_BASE_OFFS                        0x00334400
#define APCS_APC18_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC19_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00334800)
#define APCS_APC19_L2_L2_DBG_REG_BASE_OFFS                          0x00334800
#define APCS_APC19_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC19_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00334c00)
#define APCS_APC19_APC_APC_DBG_REG_BASE_OFFS                        0x00334c00
#define APCS_APC19_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC20_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00335000)
#define APCS_APC20_L2_L2_DBG_REG_BASE_OFFS                          0x00335000
#define APCS_APC20_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC20_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00335400)
#define APCS_APC20_APC_APC_DBG_REG_BASE_OFFS                        0x00335400
#define APCS_APC20_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR6_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00336000)
#define APCS_APR6_APR_DBG_REG_BASE_OFFS                             0x00336000
#define APCS_APR6_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS6_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00337000)
#define APCS_HPSS6_HPSS_DBG_REG_BASE_OFFS                           0x00337000
#define APCS_HPSS6_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC21_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00338000)
#define APCS_APC21_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00338000
#define APCS_APC21_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00338800)
#define APCS_APC21_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00338800
#define APCS_APC21_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00339000)
#define APCS_APC22_CPU0_CPU_DBG_REG_BASE_OFFS                       0x00339000
#define APCS_APC22_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00339800)
#define APCS_APC22_CPU1_CPU_DBG_REG_BASE_OFFS                       0x00339800
#define APCS_APC22_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU0_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0033a000)
#define APCS_APC23_CPU0_CPU_DBG_REG_BASE_OFFS                       0x0033a000
#define APCS_APC23_CPU0_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU1_CPU_DBG_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0033a800)
#define APCS_APC23_CPU1_CPU_DBG_REG_BASE_OFFS                       0x0033a800
#define APCS_APC23_CPU1_CPU_DBG_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0033c000)
#define APCS_APC21_L2_L2_DBG_REG_BASE_OFFS                          0x0033c000
#define APCS_APC21_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC21_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0033c400)
#define APCS_APC21_APC_APC_DBG_REG_BASE_OFFS                        0x0033c400
#define APCS_APC21_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC22_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0033c800)
#define APCS_APC22_L2_L2_DBG_REG_BASE_OFFS                          0x0033c800
#define APCS_APC22_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC22_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0033cc00)
#define APCS_APC22_APC_APC_DBG_REG_BASE_OFFS                        0x0033cc00
#define APCS_APC22_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APC23_L2_L2_DBG_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0033d000)
#define APCS_APC23_L2_L2_DBG_REG_BASE_OFFS                          0x0033d000
#define APCS_APC23_L2_L2_DBG_REG_BASE_SIZE                          0x00000400

#define APCS_APC23_APC_APC_DBG_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x0033d400)
#define APCS_APC23_APC_APC_DBG_REG_BASE_OFFS                        0x0033d400
#define APCS_APC23_APC_APC_DBG_REG_BASE_SIZE                        0x00000400

#define APCS_APR7_APR_DBG_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x0033e000)
#define APCS_APR7_APR_DBG_REG_BASE_OFFS                             0x0033e000
#define APCS_APR7_APR_DBG_REG_BASE_SIZE                             0x00000400

#define APCS_HPSS7_HPSS_DBG_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x0033f000)
#define APCS_HPSS7_HPSS_DBG_REG_BASE_OFFS                           0x0033f000
#define APCS_HPSS7_HPSS_DBG_REG_BASE_SIZE                           0x00000400

#define APCS_APC00_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00340000)
#define APCS_APC00_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00340000
#define APCS_APC00_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00340000)
#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00340000
#define APCS_APC00_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00340400)
#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00340400
#define APCS_APC00_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC00_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00340800)
#define APCS_APC00_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00340800
#define APCS_APC00_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00340800)
#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00340800
#define APCS_APC00_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00340c00)
#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00340c00
#define APCS_APC00_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC01_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00341000)
#define APCS_APC01_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00341000
#define APCS_APC01_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00341000)
#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00341000
#define APCS_APC01_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00341400)
#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00341400
#define APCS_APC01_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC01_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00341800)
#define APCS_APC01_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00341800
#define APCS_APC01_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00341800)
#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00341800
#define APCS_APC01_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00341c00)
#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00341c00
#define APCS_APC01_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC02_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00342000)
#define APCS_APC02_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00342000
#define APCS_APC02_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00342000)
#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00342000
#define APCS_APC02_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00342400)
#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00342400
#define APCS_APC02_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC02_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00342800)
#define APCS_APC02_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00342800
#define APCS_APC02_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00342800)
#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00342800
#define APCS_APC02_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00342c00)
#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00342c00
#define APCS_APC02_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC00_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00344000)
#define APCS_APC00_L2_L2_PCTR_REG_BASE_OFFS                         0x00344000
#define APCS_APC00_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC00_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00344000)
#define APCS_APC00_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00344000
#define APCS_APC00_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC00_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00344400)
#define APCS_APC00_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00344400
#define APCS_APC00_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC01_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00344800)
#define APCS_APC01_L2_L2_PCTR_REG_BASE_OFFS                         0x00344800
#define APCS_APC01_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC01_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00344800)
#define APCS_APC01_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00344800
#define APCS_APC01_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC01_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00344c00)
#define APCS_APC01_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00344c00
#define APCS_APC01_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC02_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00345000)
#define APCS_APC02_L2_L2_PCTR_REG_BASE_OFFS                         0x00345000
#define APCS_APC02_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC02_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00345000)
#define APCS_APC02_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00345000
#define APCS_APC02_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC02_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00345400)
#define APCS_APC02_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00345400
#define APCS_APC02_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC03_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00348000)
#define APCS_APC03_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00348000
#define APCS_APC03_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00348000)
#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00348000
#define APCS_APC03_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00348400)
#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00348400
#define APCS_APC03_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC03_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00348800)
#define APCS_APC03_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00348800
#define APCS_APC03_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00348800)
#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00348800
#define APCS_APC03_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00348c00)
#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00348c00
#define APCS_APC03_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC04_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00349000)
#define APCS_APC04_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00349000
#define APCS_APC04_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00349000)
#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00349000
#define APCS_APC04_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00349400)
#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00349400
#define APCS_APC04_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC04_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00349800)
#define APCS_APC04_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00349800
#define APCS_APC04_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00349800)
#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00349800
#define APCS_APC04_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00349c00)
#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00349c00
#define APCS_APC04_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC05_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0034a000)
#define APCS_APC05_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x0034a000
#define APCS_APC05_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0034a000)
#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0034a000
#define APCS_APC05_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0034a400)
#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0034a400
#define APCS_APC05_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC05_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0034a800)
#define APCS_APC05_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x0034a800
#define APCS_APC05_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0034a800)
#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0034a800
#define APCS_APC05_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0034ac00)
#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0034ac00
#define APCS_APC05_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC03_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0034c000)
#define APCS_APC03_L2_L2_PCTR_REG_BASE_OFFS                         0x0034c000
#define APCS_APC03_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC03_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034c000)
#define APCS_APC03_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034c000
#define APCS_APC03_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC03_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034c400)
#define APCS_APC03_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034c400
#define APCS_APC03_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC04_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0034c800)
#define APCS_APC04_L2_L2_PCTR_REG_BASE_OFFS                         0x0034c800
#define APCS_APC04_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC04_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034c800)
#define APCS_APC04_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034c800
#define APCS_APC04_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC04_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034cc00)
#define APCS_APC04_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034cc00
#define APCS_APC04_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC05_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0034d000)
#define APCS_APC05_L2_L2_PCTR_REG_BASE_OFFS                         0x0034d000
#define APCS_APC05_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC05_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034d000)
#define APCS_APC05_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034d000
#define APCS_APC05_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC05_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0034d400)
#define APCS_APC05_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0034d400
#define APCS_APC05_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC06_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00350000)
#define APCS_APC06_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00350000
#define APCS_APC06_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00350000)
#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00350000
#define APCS_APC06_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00350400)
#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00350400
#define APCS_APC06_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC06_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00350800)
#define APCS_APC06_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00350800
#define APCS_APC06_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00350800)
#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00350800
#define APCS_APC06_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00350c00)
#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00350c00
#define APCS_APC06_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC07_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00351000)
#define APCS_APC07_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00351000
#define APCS_APC07_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00351000)
#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00351000
#define APCS_APC07_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00351400)
#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00351400
#define APCS_APC07_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC07_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00351800)
#define APCS_APC07_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00351800
#define APCS_APC07_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00351800)
#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00351800
#define APCS_APC07_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00351c00)
#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00351c00
#define APCS_APC07_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC08_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00352000)
#define APCS_APC08_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00352000
#define APCS_APC08_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00352000)
#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00352000
#define APCS_APC08_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00352400)
#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00352400
#define APCS_APC08_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC08_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00352800)
#define APCS_APC08_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00352800
#define APCS_APC08_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00352800)
#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00352800
#define APCS_APC08_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00352c00)
#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00352c00
#define APCS_APC08_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC06_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00354000)
#define APCS_APC06_L2_L2_PCTR_REG_BASE_OFFS                         0x00354000
#define APCS_APC06_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC06_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00354000)
#define APCS_APC06_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00354000
#define APCS_APC06_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC06_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00354400)
#define APCS_APC06_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00354400
#define APCS_APC06_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC07_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00354800)
#define APCS_APC07_L2_L2_PCTR_REG_BASE_OFFS                         0x00354800
#define APCS_APC07_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC07_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00354800)
#define APCS_APC07_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00354800
#define APCS_APC07_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC07_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00354c00)
#define APCS_APC07_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00354c00
#define APCS_APC07_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC08_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00355000)
#define APCS_APC08_L2_L2_PCTR_REG_BASE_OFFS                         0x00355000
#define APCS_APC08_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC08_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00355000)
#define APCS_APC08_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00355000
#define APCS_APC08_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC08_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00355400)
#define APCS_APC08_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00355400
#define APCS_APC08_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC09_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00358000)
#define APCS_APC09_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00358000
#define APCS_APC09_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00358000)
#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00358000
#define APCS_APC09_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00358400)
#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00358400
#define APCS_APC09_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC09_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00358800)
#define APCS_APC09_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00358800
#define APCS_APC09_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00358800)
#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00358800
#define APCS_APC09_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00358c00)
#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00358c00
#define APCS_APC09_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC10_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00359000)
#define APCS_APC10_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00359000
#define APCS_APC10_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00359000)
#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00359000
#define APCS_APC10_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00359400)
#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00359400
#define APCS_APC10_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC10_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00359800)
#define APCS_APC10_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00359800
#define APCS_APC10_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00359800)
#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00359800
#define APCS_APC10_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00359c00)
#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00359c00
#define APCS_APC10_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC11_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0035a000)
#define APCS_APC11_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x0035a000
#define APCS_APC11_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0035a000)
#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0035a000
#define APCS_APC11_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0035a400)
#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0035a400
#define APCS_APC11_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC11_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0035a800)
#define APCS_APC11_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x0035a800
#define APCS_APC11_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0035a800)
#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0035a800
#define APCS_APC11_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0035ac00)
#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0035ac00
#define APCS_APC11_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC09_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0035c000)
#define APCS_APC09_L2_L2_PCTR_REG_BASE_OFFS                         0x0035c000
#define APCS_APC09_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC09_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035c000)
#define APCS_APC09_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035c000
#define APCS_APC09_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC09_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035c400)
#define APCS_APC09_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035c400
#define APCS_APC09_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC10_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0035c800)
#define APCS_APC10_L2_L2_PCTR_REG_BASE_OFFS                         0x0035c800
#define APCS_APC10_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC10_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035c800)
#define APCS_APC10_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035c800
#define APCS_APC10_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC10_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035cc00)
#define APCS_APC10_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035cc00
#define APCS_APC10_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC11_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0035d000)
#define APCS_APC11_L2_L2_PCTR_REG_BASE_OFFS                         0x0035d000
#define APCS_APC11_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC11_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035d000)
#define APCS_APC11_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035d000
#define APCS_APC11_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC11_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0035d400)
#define APCS_APC11_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0035d400
#define APCS_APC11_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC12_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00360000)
#define APCS_APC12_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00360000
#define APCS_APC12_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00360000)
#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00360000
#define APCS_APC12_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00360400)
#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00360400
#define APCS_APC12_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC12_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00360800)
#define APCS_APC12_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00360800
#define APCS_APC12_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00360800)
#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00360800
#define APCS_APC12_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00360c00)
#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00360c00
#define APCS_APC12_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC13_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00361000)
#define APCS_APC13_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00361000
#define APCS_APC13_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00361000)
#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00361000
#define APCS_APC13_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00361400)
#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00361400
#define APCS_APC13_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC13_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00361800)
#define APCS_APC13_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00361800
#define APCS_APC13_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00361800)
#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00361800
#define APCS_APC13_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00361c00)
#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00361c00
#define APCS_APC13_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC14_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00362000)
#define APCS_APC14_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00362000
#define APCS_APC14_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00362000)
#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00362000
#define APCS_APC14_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00362400)
#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00362400
#define APCS_APC14_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC14_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00362800)
#define APCS_APC14_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00362800
#define APCS_APC14_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00362800)
#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00362800
#define APCS_APC14_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00362c00)
#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00362c00
#define APCS_APC14_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC12_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00364000)
#define APCS_APC12_L2_L2_PCTR_REG_BASE_OFFS                         0x00364000
#define APCS_APC12_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC12_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00364000)
#define APCS_APC12_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00364000
#define APCS_APC12_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC12_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00364400)
#define APCS_APC12_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00364400
#define APCS_APC12_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC13_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00364800)
#define APCS_APC13_L2_L2_PCTR_REG_BASE_OFFS                         0x00364800
#define APCS_APC13_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC13_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00364800)
#define APCS_APC13_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00364800
#define APCS_APC13_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC13_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00364c00)
#define APCS_APC13_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00364c00
#define APCS_APC13_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC14_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00365000)
#define APCS_APC14_L2_L2_PCTR_REG_BASE_OFFS                         0x00365000
#define APCS_APC14_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC14_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00365000)
#define APCS_APC14_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00365000
#define APCS_APC14_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC14_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00365400)
#define APCS_APC14_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00365400
#define APCS_APC14_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC15_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00368000)
#define APCS_APC15_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00368000
#define APCS_APC15_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00368000)
#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00368000
#define APCS_APC15_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00368400)
#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00368400
#define APCS_APC15_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC15_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00368800)
#define APCS_APC15_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00368800
#define APCS_APC15_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00368800)
#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00368800
#define APCS_APC15_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00368c00)
#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00368c00
#define APCS_APC15_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC16_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00369000)
#define APCS_APC16_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00369000
#define APCS_APC16_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00369000)
#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00369000
#define APCS_APC16_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00369400)
#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00369400
#define APCS_APC16_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC16_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00369800)
#define APCS_APC16_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00369800
#define APCS_APC16_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00369800)
#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00369800
#define APCS_APC16_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00369c00)
#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00369c00
#define APCS_APC16_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC17_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0036a000)
#define APCS_APC17_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x0036a000
#define APCS_APC17_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0036a000)
#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0036a000
#define APCS_APC17_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0036a400)
#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0036a400
#define APCS_APC17_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC17_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0036a800)
#define APCS_APC17_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x0036a800
#define APCS_APC17_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0036a800)
#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0036a800
#define APCS_APC17_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0036ac00)
#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0036ac00
#define APCS_APC17_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC15_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0036c000)
#define APCS_APC15_L2_L2_PCTR_REG_BASE_OFFS                         0x0036c000
#define APCS_APC15_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC15_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036c000)
#define APCS_APC15_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036c000
#define APCS_APC15_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC15_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036c400)
#define APCS_APC15_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036c400
#define APCS_APC15_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC16_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0036c800)
#define APCS_APC16_L2_L2_PCTR_REG_BASE_OFFS                         0x0036c800
#define APCS_APC16_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC16_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036c800)
#define APCS_APC16_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036c800
#define APCS_APC16_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC16_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036cc00)
#define APCS_APC16_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036cc00
#define APCS_APC16_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC17_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0036d000)
#define APCS_APC17_L2_L2_PCTR_REG_BASE_OFFS                         0x0036d000
#define APCS_APC17_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC17_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036d000)
#define APCS_APC17_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036d000
#define APCS_APC17_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC17_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0036d400)
#define APCS_APC17_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0036d400
#define APCS_APC17_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC18_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00370000)
#define APCS_APC18_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00370000
#define APCS_APC18_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00370000)
#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00370000
#define APCS_APC18_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00370400)
#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00370400
#define APCS_APC18_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC18_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00370800)
#define APCS_APC18_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00370800
#define APCS_APC18_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00370800)
#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00370800
#define APCS_APC18_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00370c00)
#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00370c00
#define APCS_APC18_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC19_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00371000)
#define APCS_APC19_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00371000
#define APCS_APC19_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00371000)
#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00371000
#define APCS_APC19_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00371400)
#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00371400
#define APCS_APC19_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC19_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00371800)
#define APCS_APC19_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00371800
#define APCS_APC19_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00371800)
#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00371800
#define APCS_APC19_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00371c00)
#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00371c00
#define APCS_APC19_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC20_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00372000)
#define APCS_APC20_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00372000
#define APCS_APC20_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00372000)
#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00372000
#define APCS_APC20_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00372400)
#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00372400
#define APCS_APC20_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC20_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00372800)
#define APCS_APC20_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00372800
#define APCS_APC20_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00372800)
#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00372800
#define APCS_APC20_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00372c00)
#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00372c00
#define APCS_APC20_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC18_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00374000)
#define APCS_APC18_L2_L2_PCTR_REG_BASE_OFFS                         0x00374000
#define APCS_APC18_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC18_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00374000)
#define APCS_APC18_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00374000
#define APCS_APC18_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC18_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00374400)
#define APCS_APC18_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00374400
#define APCS_APC18_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC19_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00374800)
#define APCS_APC19_L2_L2_PCTR_REG_BASE_OFFS                         0x00374800
#define APCS_APC19_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC19_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00374800)
#define APCS_APC19_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00374800
#define APCS_APC19_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC19_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00374c00)
#define APCS_APC19_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00374c00
#define APCS_APC19_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC20_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00375000)
#define APCS_APC20_L2_L2_PCTR_REG_BASE_OFFS                         0x00375000
#define APCS_APC20_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC20_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00375000)
#define APCS_APC20_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x00375000
#define APCS_APC20_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC20_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x00375400)
#define APCS_APC20_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x00375400
#define APCS_APC20_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC21_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00378000)
#define APCS_APC21_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00378000
#define APCS_APC21_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00378000)
#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00378000
#define APCS_APC21_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00378400)
#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00378400
#define APCS_APC21_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC21_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00378800)
#define APCS_APC21_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00378800
#define APCS_APC21_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00378800)
#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00378800
#define APCS_APC21_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00378c00)
#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00378c00
#define APCS_APC21_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC22_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00379000)
#define APCS_APC22_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x00379000
#define APCS_APC22_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00379000)
#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00379000
#define APCS_APC22_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00379400)
#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00379400
#define APCS_APC22_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC22_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00379800)
#define APCS_APC22_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x00379800
#define APCS_APC22_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00379800)
#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x00379800
#define APCS_APC22_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x00379c00)
#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x00379c00
#define APCS_APC22_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC23_CPU0_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0037a000)
#define APCS_APC23_CPU0_CPU_PCTR_REG_BASE_OFFS                      0x0037a000
#define APCS_APC23_CPU0_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0037a000)
#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0037a000
#define APCS_APC23_CPU0_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0037a400)
#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0037a400
#define APCS_APC23_CPU0_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC23_CPU1_CPU_PCTR_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0037a800)
#define APCS_APC23_CPU1_CPU_PCTR_REG_BASE_OFFS                      0x0037a800
#define APCS_APC23_CPU1_CPU_PCTR_REG_BASE_SIZE                      0x00000800

#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0037a800)
#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS           0x0037a800
#define APCS_APC23_CPU1_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS           (HMSS_PERIPH_BASE_PHYS + 0x0037ac00)
#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS           0x0037ac00
#define APCS_APC23_CPU1_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE           0x00000010

#define APCS_APC21_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0037c000)
#define APCS_APC21_L2_L2_PCTR_REG_BASE_OFFS                         0x0037c000
#define APCS_APC21_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC21_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037c000)
#define APCS_APC21_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037c000
#define APCS_APC21_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC21_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037c400)
#define APCS_APC21_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037c400
#define APCS_APC21_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC22_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0037c800)
#define APCS_APC22_L2_L2_PCTR_REG_BASE_OFFS                         0x0037c800
#define APCS_APC22_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC22_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037c800)
#define APCS_APC22_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037c800
#define APCS_APC22_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC22_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037cc00)
#define APCS_APC22_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037cc00
#define APCS_APC22_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC23_L2_L2_PCTR_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0037d000)
#define APCS_APC23_L2_L2_PCTR_REG_BASE_OFFS                         0x0037d000
#define APCS_APC23_L2_L2_PCTR_REG_BASE_SIZE                         0x00000800

#define APCS_APC23_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037d000)
#define APCS_APC23_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037d000
#define APCS_APC23_L2_NCTR_NCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_APC23_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_PHYS             (HMSS_PERIPH_BASE_PHYS + 0x0037d400)
#define APCS_APC23_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_OFFS             0x0037d400
#define APCS_APC23_L2_DCTR_DCTR_PCTR_CNTR_REG_BASE_SIZE             0x00000010

#define APCS_HPSS0_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00387000)
#define APCS_HPSS0_HPSS_HW_EVENT_REG_BASE_OFFS                      0x00387000
#define APCS_HPSS0_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS1_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0038f000)
#define APCS_HPSS1_HPSS_HW_EVENT_REG_BASE_OFFS                      0x0038f000
#define APCS_HPSS1_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS2_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00397000)
#define APCS_HPSS2_HPSS_HW_EVENT_REG_BASE_OFFS                      0x00397000
#define APCS_HPSS2_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS3_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x0039f000)
#define APCS_HPSS3_HPSS_HW_EVENT_REG_BASE_OFFS                      0x0039f000
#define APCS_HPSS3_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS4_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x003a7000)
#define APCS_HPSS4_HPSS_HW_EVENT_REG_BASE_OFFS                      0x003a7000
#define APCS_HPSS4_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS5_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x003af000)
#define APCS_HPSS5_HPSS_HW_EVENT_REG_BASE_OFFS                      0x003af000
#define APCS_HPSS5_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS6_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x003b7000)
#define APCS_HPSS6_HPSS_HW_EVENT_REG_BASE_OFFS                      0x003b7000
#define APCS_HPSS6_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_HPSS7_HPSS_HW_EVENT_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x003bf000)
#define APCS_HPSS7_HPSS_HW_EVENT_REG_BASE_OFFS                      0x003bf000
#define APCS_HPSS7_HPSS_HW_EVENT_REG_BASE_SIZE                      0x00000400

#define APCS_APR0_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003c0000)
#define APCS_APR0_SMC_CTL_REG_BASE_OFFS                             0x003c0000
#define APCS_APR0_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR1_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003c8000)
#define APCS_APR1_SMC_CTL_REG_BASE_OFFS                             0x003c8000
#define APCS_APR1_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR2_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003d0000)
#define APCS_APR2_SMC_CTL_REG_BASE_OFFS                             0x003d0000
#define APCS_APR2_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR3_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003d8000)
#define APCS_APR3_SMC_CTL_REG_BASE_OFFS                             0x003d8000
#define APCS_APR3_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR4_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003e0000)
#define APCS_APR4_SMC_CTL_REG_BASE_OFFS                             0x003e0000
#define APCS_APR4_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR5_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003e8000)
#define APCS_APR5_SMC_CTL_REG_BASE_OFFS                             0x003e8000
#define APCS_APR5_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR6_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003f0000)
#define APCS_APR6_SMC_CTL_REG_BASE_OFFS                             0x003f0000
#define APCS_APR6_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APR7_SMC_CTL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x003f8000)
#define APCS_APR7_SMC_CTL_REG_BASE_OFFS                             0x003f8000
#define APCS_APR7_SMC_CTL_REG_BASE_SIZE                             0x00000010

#define APCS_APC00_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00400000)
#define APCS_APC00_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00400000
#define APCS_APC00_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400000)
#define APCS_APC00_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400000
#define APCS_APC00_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400010)
#define APCS_APC00_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400010
#define APCS_APC00_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400020)
#define APCS_APC00_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400020
#define APCS_APC00_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400030)
#define APCS_APC00_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400030
#define APCS_APC00_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400040)
#define APCS_APC00_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400040
#define APCS_APC00_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00400800)
#define APCS_APC00_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00400800
#define APCS_APC00_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC00_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400800)
#define APCS_APC00_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400800
#define APCS_APC00_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400810)
#define APCS_APC00_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400810
#define APCS_APC00_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400820)
#define APCS_APC00_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400820
#define APCS_APC00_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400830)
#define APCS_APC00_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400830
#define APCS_APC00_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00400840)
#define APCS_APC00_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00400840
#define APCS_APC00_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00401000)
#define APCS_APC01_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00401000
#define APCS_APC01_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401000)
#define APCS_APC01_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401000
#define APCS_APC01_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401010)
#define APCS_APC01_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401010
#define APCS_APC01_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401020)
#define APCS_APC01_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401020
#define APCS_APC01_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401030)
#define APCS_APC01_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401030
#define APCS_APC01_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401040)
#define APCS_APC01_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401040
#define APCS_APC01_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00401800)
#define APCS_APC01_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00401800
#define APCS_APC01_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC01_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401800)
#define APCS_APC01_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401800
#define APCS_APC01_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401810)
#define APCS_APC01_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401810
#define APCS_APC01_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401820)
#define APCS_APC01_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401820
#define APCS_APC01_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401830)
#define APCS_APC01_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401830
#define APCS_APC01_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC01_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00401840)
#define APCS_APC01_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00401840
#define APCS_APC01_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00402000)
#define APCS_APC02_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00402000
#define APCS_APC02_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402000)
#define APCS_APC02_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402000
#define APCS_APC02_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402010)
#define APCS_APC02_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402010
#define APCS_APC02_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402020)
#define APCS_APC02_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402020
#define APCS_APC02_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402030)
#define APCS_APC02_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402030
#define APCS_APC02_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402040)
#define APCS_APC02_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402040
#define APCS_APC02_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00402800)
#define APCS_APC02_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00402800
#define APCS_APC02_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC02_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402800)
#define APCS_APC02_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402800
#define APCS_APC02_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402810)
#define APCS_APC02_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402810
#define APCS_APC02_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402820)
#define APCS_APC02_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402820
#define APCS_APC02_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402830)
#define APCS_APC02_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402830
#define APCS_APC02_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC02_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00402840)
#define APCS_APC02_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00402840
#define APCS_APC02_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC00_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00404000)
#define APCS_APC00_L2_L2_SMC_REG_BASE_OFFS                          0x00404000
#define APCS_APC00_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC00_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404000)
#define APCS_APC00_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404000
#define APCS_APC00_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC00_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404010)
#define APCS_APC00_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404010
#define APCS_APC00_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC00_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404020)
#define APCS_APC00_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404020
#define APCS_APC00_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC00_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404030)
#define APCS_APC00_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404030
#define APCS_APC00_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC00_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404040)
#define APCS_APC00_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404040
#define APCS_APC00_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC01_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00404800)
#define APCS_APC01_L2_L2_SMC_REG_BASE_OFFS                          0x00404800
#define APCS_APC01_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC01_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404800)
#define APCS_APC01_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404800
#define APCS_APC01_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC01_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404810)
#define APCS_APC01_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404810
#define APCS_APC01_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC01_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404820)
#define APCS_APC01_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404820
#define APCS_APC01_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC01_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404830)
#define APCS_APC01_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404830
#define APCS_APC01_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC01_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00404840)
#define APCS_APC01_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00404840
#define APCS_APC01_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC02_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00405000)
#define APCS_APC02_L2_L2_SMC_REG_BASE_OFFS                          0x00405000
#define APCS_APC02_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC02_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00405000)
#define APCS_APC02_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00405000
#define APCS_APC02_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC02_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00405010)
#define APCS_APC02_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00405010
#define APCS_APC02_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC02_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00405020)
#define APCS_APC02_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00405020
#define APCS_APC02_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC02_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00405030)
#define APCS_APC02_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00405030
#define APCS_APC02_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC02_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00405040)
#define APCS_APC02_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00405040
#define APCS_APC02_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR0_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00406000)
#define APCS_APR0_APR_APR_SMC_REG_BASE_OFFS                         0x00406000
#define APCS_APR0_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR0_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00406000)
#define APCS_APR0_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00406000
#define APCS_APR0_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR0_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00406010)
#define APCS_APR0_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00406010
#define APCS_APR0_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC03_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00408000)
#define APCS_APC03_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00408000
#define APCS_APC03_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408000)
#define APCS_APC03_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408000
#define APCS_APC03_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408010)
#define APCS_APC03_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408010
#define APCS_APC03_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408020)
#define APCS_APC03_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408020
#define APCS_APC03_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408030)
#define APCS_APC03_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408030
#define APCS_APC03_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408040)
#define APCS_APC03_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408040
#define APCS_APC03_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00408800)
#define APCS_APC03_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00408800
#define APCS_APC03_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC03_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408800)
#define APCS_APC03_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408800
#define APCS_APC03_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408810)
#define APCS_APC03_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408810
#define APCS_APC03_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408820)
#define APCS_APC03_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408820
#define APCS_APC03_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408830)
#define APCS_APC03_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408830
#define APCS_APC03_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00408840)
#define APCS_APC03_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00408840
#define APCS_APC03_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00409000)
#define APCS_APC04_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00409000
#define APCS_APC04_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409000)
#define APCS_APC04_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409000
#define APCS_APC04_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409010)
#define APCS_APC04_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409010
#define APCS_APC04_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409020)
#define APCS_APC04_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409020
#define APCS_APC04_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409030)
#define APCS_APC04_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409030
#define APCS_APC04_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409040)
#define APCS_APC04_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409040
#define APCS_APC04_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00409800)
#define APCS_APC04_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00409800
#define APCS_APC04_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC04_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409800)
#define APCS_APC04_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409800
#define APCS_APC04_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409810)
#define APCS_APC04_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409810
#define APCS_APC04_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409820)
#define APCS_APC04_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409820
#define APCS_APC04_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409830)
#define APCS_APC04_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409830
#define APCS_APC04_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC04_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00409840)
#define APCS_APC04_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00409840
#define APCS_APC04_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0040a000)
#define APCS_APC05_CPU0_CPU_SMC_REG_BASE_OFFS                       0x0040a000
#define APCS_APC05_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a000)
#define APCS_APC05_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a000
#define APCS_APC05_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a010)
#define APCS_APC05_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a010
#define APCS_APC05_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a020)
#define APCS_APC05_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a020
#define APCS_APC05_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a030)
#define APCS_APC05_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a030
#define APCS_APC05_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a040)
#define APCS_APC05_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a040
#define APCS_APC05_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0040a800)
#define APCS_APC05_CPU1_CPU_SMC_REG_BASE_OFFS                       0x0040a800
#define APCS_APC05_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC05_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a800)
#define APCS_APC05_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a800
#define APCS_APC05_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a810)
#define APCS_APC05_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a810
#define APCS_APC05_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a820)
#define APCS_APC05_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a820
#define APCS_APC05_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a830)
#define APCS_APC05_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a830
#define APCS_APC05_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC05_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0040a840)
#define APCS_APC05_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0040a840
#define APCS_APC05_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC03_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0040c000)
#define APCS_APC03_L2_L2_SMC_REG_BASE_OFFS                          0x0040c000
#define APCS_APC03_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC03_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c000)
#define APCS_APC03_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c000
#define APCS_APC03_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC03_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c010)
#define APCS_APC03_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c010
#define APCS_APC03_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC03_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c020)
#define APCS_APC03_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c020
#define APCS_APC03_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC03_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c030)
#define APCS_APC03_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c030
#define APCS_APC03_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC03_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c040)
#define APCS_APC03_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c040
#define APCS_APC03_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC04_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0040c800)
#define APCS_APC04_L2_L2_SMC_REG_BASE_OFFS                          0x0040c800
#define APCS_APC04_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC04_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c800)
#define APCS_APC04_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c800
#define APCS_APC04_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC04_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c810)
#define APCS_APC04_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c810
#define APCS_APC04_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC04_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c820)
#define APCS_APC04_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c820
#define APCS_APC04_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC04_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c830)
#define APCS_APC04_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c830
#define APCS_APC04_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC04_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040c840)
#define APCS_APC04_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040c840
#define APCS_APC04_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC05_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0040d000)
#define APCS_APC05_L2_L2_SMC_REG_BASE_OFFS                          0x0040d000
#define APCS_APC05_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC05_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040d000)
#define APCS_APC05_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040d000
#define APCS_APC05_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC05_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040d010)
#define APCS_APC05_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040d010
#define APCS_APC05_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC05_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040d020)
#define APCS_APC05_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040d020
#define APCS_APC05_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC05_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040d030)
#define APCS_APC05_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040d030
#define APCS_APC05_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC05_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040d040)
#define APCS_APC05_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040d040
#define APCS_APC05_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR1_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0040e000)
#define APCS_APR1_APR_APR_SMC_REG_BASE_OFFS                         0x0040e000
#define APCS_APR1_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR1_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040e000)
#define APCS_APR1_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040e000
#define APCS_APR1_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR1_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0040e010)
#define APCS_APR1_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0040e010
#define APCS_APR1_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC06_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00410000)
#define APCS_APC06_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00410000
#define APCS_APC06_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410000)
#define APCS_APC06_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410000
#define APCS_APC06_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410010)
#define APCS_APC06_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410010
#define APCS_APC06_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410020)
#define APCS_APC06_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410020
#define APCS_APC06_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410030)
#define APCS_APC06_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410030
#define APCS_APC06_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410040)
#define APCS_APC06_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410040
#define APCS_APC06_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00410800)
#define APCS_APC06_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00410800
#define APCS_APC06_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC06_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410800)
#define APCS_APC06_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410800
#define APCS_APC06_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410810)
#define APCS_APC06_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410810
#define APCS_APC06_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410820)
#define APCS_APC06_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410820
#define APCS_APC06_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410830)
#define APCS_APC06_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410830
#define APCS_APC06_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00410840)
#define APCS_APC06_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00410840
#define APCS_APC06_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00411000)
#define APCS_APC07_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00411000
#define APCS_APC07_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411000)
#define APCS_APC07_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411000
#define APCS_APC07_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411010)
#define APCS_APC07_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411010
#define APCS_APC07_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411020)
#define APCS_APC07_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411020
#define APCS_APC07_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411030)
#define APCS_APC07_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411030
#define APCS_APC07_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411040)
#define APCS_APC07_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411040
#define APCS_APC07_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00411800)
#define APCS_APC07_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00411800
#define APCS_APC07_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC07_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411800)
#define APCS_APC07_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411800
#define APCS_APC07_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411810)
#define APCS_APC07_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411810
#define APCS_APC07_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411820)
#define APCS_APC07_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411820
#define APCS_APC07_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411830)
#define APCS_APC07_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411830
#define APCS_APC07_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC07_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00411840)
#define APCS_APC07_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00411840
#define APCS_APC07_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00412000)
#define APCS_APC08_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00412000
#define APCS_APC08_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412000)
#define APCS_APC08_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412000
#define APCS_APC08_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412010)
#define APCS_APC08_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412010
#define APCS_APC08_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412020)
#define APCS_APC08_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412020
#define APCS_APC08_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412030)
#define APCS_APC08_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412030
#define APCS_APC08_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412040)
#define APCS_APC08_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412040
#define APCS_APC08_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00412800)
#define APCS_APC08_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00412800
#define APCS_APC08_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC08_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412800)
#define APCS_APC08_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412800
#define APCS_APC08_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412810)
#define APCS_APC08_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412810
#define APCS_APC08_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412820)
#define APCS_APC08_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412820
#define APCS_APC08_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412830)
#define APCS_APC08_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412830
#define APCS_APC08_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC08_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00412840)
#define APCS_APC08_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00412840
#define APCS_APC08_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC06_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00414000)
#define APCS_APC06_L2_L2_SMC_REG_BASE_OFFS                          0x00414000
#define APCS_APC06_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC06_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414000)
#define APCS_APC06_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414000
#define APCS_APC06_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC06_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414010)
#define APCS_APC06_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414010
#define APCS_APC06_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC06_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414020)
#define APCS_APC06_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414020
#define APCS_APC06_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC06_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414030)
#define APCS_APC06_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414030
#define APCS_APC06_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC06_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414040)
#define APCS_APC06_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414040
#define APCS_APC06_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC07_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00414800)
#define APCS_APC07_L2_L2_SMC_REG_BASE_OFFS                          0x00414800
#define APCS_APC07_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC07_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414800)
#define APCS_APC07_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414800
#define APCS_APC07_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC07_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414810)
#define APCS_APC07_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414810
#define APCS_APC07_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC07_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414820)
#define APCS_APC07_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414820
#define APCS_APC07_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC07_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414830)
#define APCS_APC07_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414830
#define APCS_APC07_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC07_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00414840)
#define APCS_APC07_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00414840
#define APCS_APC07_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC08_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00415000)
#define APCS_APC08_L2_L2_SMC_REG_BASE_OFFS                          0x00415000
#define APCS_APC08_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC08_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00415000)
#define APCS_APC08_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00415000
#define APCS_APC08_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC08_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00415010)
#define APCS_APC08_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00415010
#define APCS_APC08_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC08_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00415020)
#define APCS_APC08_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00415020
#define APCS_APC08_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC08_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00415030)
#define APCS_APC08_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00415030
#define APCS_APC08_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC08_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00415040)
#define APCS_APC08_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00415040
#define APCS_APC08_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR2_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00416000)
#define APCS_APR2_APR_APR_SMC_REG_BASE_OFFS                         0x00416000
#define APCS_APR2_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR2_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00416000)
#define APCS_APR2_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00416000
#define APCS_APR2_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR2_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00416010)
#define APCS_APR2_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00416010
#define APCS_APR2_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC09_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00418000)
#define APCS_APC09_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00418000
#define APCS_APC09_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418000)
#define APCS_APC09_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418000
#define APCS_APC09_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418010)
#define APCS_APC09_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418010
#define APCS_APC09_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418020)
#define APCS_APC09_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418020
#define APCS_APC09_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418030)
#define APCS_APC09_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418030
#define APCS_APC09_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418040)
#define APCS_APC09_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418040
#define APCS_APC09_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00418800)
#define APCS_APC09_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00418800
#define APCS_APC09_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC09_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418800)
#define APCS_APC09_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418800
#define APCS_APC09_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418810)
#define APCS_APC09_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418810
#define APCS_APC09_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418820)
#define APCS_APC09_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418820
#define APCS_APC09_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418830)
#define APCS_APC09_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418830
#define APCS_APC09_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00418840)
#define APCS_APC09_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00418840
#define APCS_APC09_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00419000)
#define APCS_APC10_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00419000
#define APCS_APC10_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419000)
#define APCS_APC10_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419000
#define APCS_APC10_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419010)
#define APCS_APC10_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419010
#define APCS_APC10_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419020)
#define APCS_APC10_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419020
#define APCS_APC10_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419030)
#define APCS_APC10_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419030
#define APCS_APC10_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419040)
#define APCS_APC10_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419040
#define APCS_APC10_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00419800)
#define APCS_APC10_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00419800
#define APCS_APC10_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC10_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419800)
#define APCS_APC10_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419800
#define APCS_APC10_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419810)
#define APCS_APC10_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419810
#define APCS_APC10_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419820)
#define APCS_APC10_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419820
#define APCS_APC10_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419830)
#define APCS_APC10_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419830
#define APCS_APC10_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC10_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00419840)
#define APCS_APC10_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00419840
#define APCS_APC10_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0041a000)
#define APCS_APC11_CPU0_CPU_SMC_REG_BASE_OFFS                       0x0041a000
#define APCS_APC11_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a000)
#define APCS_APC11_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a000
#define APCS_APC11_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a010)
#define APCS_APC11_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a010
#define APCS_APC11_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a020)
#define APCS_APC11_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a020
#define APCS_APC11_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a030)
#define APCS_APC11_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a030
#define APCS_APC11_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a040)
#define APCS_APC11_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a040
#define APCS_APC11_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0041a800)
#define APCS_APC11_CPU1_CPU_SMC_REG_BASE_OFFS                       0x0041a800
#define APCS_APC11_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC11_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a800)
#define APCS_APC11_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a800
#define APCS_APC11_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a810)
#define APCS_APC11_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a810
#define APCS_APC11_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a820)
#define APCS_APC11_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a820
#define APCS_APC11_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a830)
#define APCS_APC11_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a830
#define APCS_APC11_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC11_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0041a840)
#define APCS_APC11_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0041a840
#define APCS_APC11_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC09_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0041c000)
#define APCS_APC09_L2_L2_SMC_REG_BASE_OFFS                          0x0041c000
#define APCS_APC09_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC09_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c000)
#define APCS_APC09_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c000
#define APCS_APC09_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC09_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c010)
#define APCS_APC09_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c010
#define APCS_APC09_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC09_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c020)
#define APCS_APC09_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c020
#define APCS_APC09_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC09_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c030)
#define APCS_APC09_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c030
#define APCS_APC09_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC09_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c040)
#define APCS_APC09_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c040
#define APCS_APC09_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC10_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0041c800)
#define APCS_APC10_L2_L2_SMC_REG_BASE_OFFS                          0x0041c800
#define APCS_APC10_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC10_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c800)
#define APCS_APC10_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c800
#define APCS_APC10_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC10_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c810)
#define APCS_APC10_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c810
#define APCS_APC10_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC10_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c820)
#define APCS_APC10_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c820
#define APCS_APC10_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC10_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c830)
#define APCS_APC10_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c830
#define APCS_APC10_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC10_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041c840)
#define APCS_APC10_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041c840
#define APCS_APC10_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC11_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0041d000)
#define APCS_APC11_L2_L2_SMC_REG_BASE_OFFS                          0x0041d000
#define APCS_APC11_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC11_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041d000)
#define APCS_APC11_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041d000
#define APCS_APC11_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC11_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041d010)
#define APCS_APC11_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041d010
#define APCS_APC11_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC11_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041d020)
#define APCS_APC11_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041d020
#define APCS_APC11_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC11_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041d030)
#define APCS_APC11_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041d030
#define APCS_APC11_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC11_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041d040)
#define APCS_APC11_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041d040
#define APCS_APC11_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR3_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0041e000)
#define APCS_APR3_APR_APR_SMC_REG_BASE_OFFS                         0x0041e000
#define APCS_APR3_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR3_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041e000)
#define APCS_APR3_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041e000
#define APCS_APR3_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR3_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0041e010)
#define APCS_APR3_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0041e010
#define APCS_APR3_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC12_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00420000)
#define APCS_APC12_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00420000
#define APCS_APC12_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420000)
#define APCS_APC12_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420000
#define APCS_APC12_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420010)
#define APCS_APC12_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420010
#define APCS_APC12_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420020)
#define APCS_APC12_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420020
#define APCS_APC12_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420030)
#define APCS_APC12_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420030
#define APCS_APC12_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420040)
#define APCS_APC12_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420040
#define APCS_APC12_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00420800)
#define APCS_APC12_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00420800
#define APCS_APC12_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC12_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420800)
#define APCS_APC12_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420800
#define APCS_APC12_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420810)
#define APCS_APC12_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420810
#define APCS_APC12_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420820)
#define APCS_APC12_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420820
#define APCS_APC12_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420830)
#define APCS_APC12_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420830
#define APCS_APC12_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00420840)
#define APCS_APC12_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00420840
#define APCS_APC12_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00421000)
#define APCS_APC13_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00421000
#define APCS_APC13_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421000)
#define APCS_APC13_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421000
#define APCS_APC13_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421010)
#define APCS_APC13_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421010
#define APCS_APC13_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421020)
#define APCS_APC13_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421020
#define APCS_APC13_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421030)
#define APCS_APC13_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421030
#define APCS_APC13_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421040)
#define APCS_APC13_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421040
#define APCS_APC13_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00421800)
#define APCS_APC13_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00421800
#define APCS_APC13_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC13_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421800)
#define APCS_APC13_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421800
#define APCS_APC13_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421810)
#define APCS_APC13_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421810
#define APCS_APC13_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421820)
#define APCS_APC13_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421820
#define APCS_APC13_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421830)
#define APCS_APC13_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421830
#define APCS_APC13_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC13_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00421840)
#define APCS_APC13_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00421840
#define APCS_APC13_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00422000)
#define APCS_APC14_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00422000
#define APCS_APC14_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422000)
#define APCS_APC14_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422000
#define APCS_APC14_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422010)
#define APCS_APC14_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422010
#define APCS_APC14_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422020)
#define APCS_APC14_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422020
#define APCS_APC14_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422030)
#define APCS_APC14_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422030
#define APCS_APC14_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422040)
#define APCS_APC14_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422040
#define APCS_APC14_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00422800)
#define APCS_APC14_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00422800
#define APCS_APC14_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC14_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422800)
#define APCS_APC14_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422800
#define APCS_APC14_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422810)
#define APCS_APC14_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422810
#define APCS_APC14_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422820)
#define APCS_APC14_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422820
#define APCS_APC14_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422830)
#define APCS_APC14_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422830
#define APCS_APC14_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC14_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00422840)
#define APCS_APC14_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00422840
#define APCS_APC14_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC12_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00424000)
#define APCS_APC12_L2_L2_SMC_REG_BASE_OFFS                          0x00424000
#define APCS_APC12_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC12_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424000)
#define APCS_APC12_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424000
#define APCS_APC12_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC12_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424010)
#define APCS_APC12_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424010
#define APCS_APC12_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC12_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424020)
#define APCS_APC12_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424020
#define APCS_APC12_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC12_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424030)
#define APCS_APC12_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424030
#define APCS_APC12_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC12_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424040)
#define APCS_APC12_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424040
#define APCS_APC12_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC13_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00424800)
#define APCS_APC13_L2_L2_SMC_REG_BASE_OFFS                          0x00424800
#define APCS_APC13_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC13_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424800)
#define APCS_APC13_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424800
#define APCS_APC13_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC13_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424810)
#define APCS_APC13_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424810
#define APCS_APC13_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC13_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424820)
#define APCS_APC13_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424820
#define APCS_APC13_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC13_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424830)
#define APCS_APC13_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424830
#define APCS_APC13_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC13_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00424840)
#define APCS_APC13_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00424840
#define APCS_APC13_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC14_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00425000)
#define APCS_APC14_L2_L2_SMC_REG_BASE_OFFS                          0x00425000
#define APCS_APC14_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC14_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00425000)
#define APCS_APC14_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00425000
#define APCS_APC14_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC14_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00425010)
#define APCS_APC14_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00425010
#define APCS_APC14_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC14_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00425020)
#define APCS_APC14_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00425020
#define APCS_APC14_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC14_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00425030)
#define APCS_APC14_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00425030
#define APCS_APC14_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC14_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00425040)
#define APCS_APC14_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00425040
#define APCS_APC14_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR4_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00426000)
#define APCS_APR4_APR_APR_SMC_REG_BASE_OFFS                         0x00426000
#define APCS_APR4_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR4_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00426000)
#define APCS_APR4_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00426000
#define APCS_APR4_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR4_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00426010)
#define APCS_APR4_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00426010
#define APCS_APR4_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC15_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00428000)
#define APCS_APC15_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00428000
#define APCS_APC15_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428000)
#define APCS_APC15_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428000
#define APCS_APC15_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428010)
#define APCS_APC15_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428010
#define APCS_APC15_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428020)
#define APCS_APC15_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428020
#define APCS_APC15_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428030)
#define APCS_APC15_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428030
#define APCS_APC15_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428040)
#define APCS_APC15_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428040
#define APCS_APC15_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00428800)
#define APCS_APC15_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00428800
#define APCS_APC15_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC15_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428800)
#define APCS_APC15_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428800
#define APCS_APC15_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428810)
#define APCS_APC15_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428810
#define APCS_APC15_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428820)
#define APCS_APC15_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428820
#define APCS_APC15_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428830)
#define APCS_APC15_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428830
#define APCS_APC15_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00428840)
#define APCS_APC15_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00428840
#define APCS_APC15_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00429000)
#define APCS_APC16_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00429000
#define APCS_APC16_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429000)
#define APCS_APC16_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429000
#define APCS_APC16_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429010)
#define APCS_APC16_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429010
#define APCS_APC16_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429020)
#define APCS_APC16_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429020
#define APCS_APC16_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429030)
#define APCS_APC16_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429030
#define APCS_APC16_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429040)
#define APCS_APC16_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429040
#define APCS_APC16_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00429800)
#define APCS_APC16_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00429800
#define APCS_APC16_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC16_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429800)
#define APCS_APC16_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429800
#define APCS_APC16_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429810)
#define APCS_APC16_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429810
#define APCS_APC16_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429820)
#define APCS_APC16_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429820
#define APCS_APC16_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429830)
#define APCS_APC16_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429830
#define APCS_APC16_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC16_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00429840)
#define APCS_APC16_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00429840
#define APCS_APC16_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0042a000)
#define APCS_APC17_CPU0_CPU_SMC_REG_BASE_OFFS                       0x0042a000
#define APCS_APC17_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a000)
#define APCS_APC17_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a000
#define APCS_APC17_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a010)
#define APCS_APC17_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a010
#define APCS_APC17_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a020)
#define APCS_APC17_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a020
#define APCS_APC17_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a030)
#define APCS_APC17_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a030
#define APCS_APC17_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a040)
#define APCS_APC17_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a040
#define APCS_APC17_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0042a800)
#define APCS_APC17_CPU1_CPU_SMC_REG_BASE_OFFS                       0x0042a800
#define APCS_APC17_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC17_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a800)
#define APCS_APC17_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a800
#define APCS_APC17_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a810)
#define APCS_APC17_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a810
#define APCS_APC17_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a820)
#define APCS_APC17_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a820
#define APCS_APC17_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a830)
#define APCS_APC17_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a830
#define APCS_APC17_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC17_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0042a840)
#define APCS_APC17_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0042a840
#define APCS_APC17_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC15_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0042c000)
#define APCS_APC15_L2_L2_SMC_REG_BASE_OFFS                          0x0042c000
#define APCS_APC15_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC15_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c000)
#define APCS_APC15_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c000
#define APCS_APC15_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC15_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c010)
#define APCS_APC15_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c010
#define APCS_APC15_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC15_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c020)
#define APCS_APC15_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c020
#define APCS_APC15_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC15_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c030)
#define APCS_APC15_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c030
#define APCS_APC15_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC15_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c040)
#define APCS_APC15_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c040
#define APCS_APC15_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC16_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0042c800)
#define APCS_APC16_L2_L2_SMC_REG_BASE_OFFS                          0x0042c800
#define APCS_APC16_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC16_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c800)
#define APCS_APC16_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c800
#define APCS_APC16_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC16_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c810)
#define APCS_APC16_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c810
#define APCS_APC16_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC16_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c820)
#define APCS_APC16_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c820
#define APCS_APC16_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC16_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c830)
#define APCS_APC16_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c830
#define APCS_APC16_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC16_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042c840)
#define APCS_APC16_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042c840
#define APCS_APC16_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC17_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0042d000)
#define APCS_APC17_L2_L2_SMC_REG_BASE_OFFS                          0x0042d000
#define APCS_APC17_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC17_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042d000)
#define APCS_APC17_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042d000
#define APCS_APC17_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC17_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042d010)
#define APCS_APC17_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042d010
#define APCS_APC17_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC17_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042d020)
#define APCS_APC17_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042d020
#define APCS_APC17_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC17_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042d030)
#define APCS_APC17_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042d030
#define APCS_APC17_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC17_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042d040)
#define APCS_APC17_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042d040
#define APCS_APC17_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR5_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0042e000)
#define APCS_APR5_APR_APR_SMC_REG_BASE_OFFS                         0x0042e000
#define APCS_APR5_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR5_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042e000)
#define APCS_APR5_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042e000
#define APCS_APR5_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR5_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0042e010)
#define APCS_APR5_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0042e010
#define APCS_APR5_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC18_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00430000)
#define APCS_APC18_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00430000
#define APCS_APC18_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430000)
#define APCS_APC18_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430000
#define APCS_APC18_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430010)
#define APCS_APC18_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430010
#define APCS_APC18_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430020)
#define APCS_APC18_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430020
#define APCS_APC18_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430030)
#define APCS_APC18_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430030
#define APCS_APC18_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430040)
#define APCS_APC18_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430040
#define APCS_APC18_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00430800)
#define APCS_APC18_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00430800
#define APCS_APC18_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC18_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430800)
#define APCS_APC18_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430800
#define APCS_APC18_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430810)
#define APCS_APC18_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430810
#define APCS_APC18_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430820)
#define APCS_APC18_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430820
#define APCS_APC18_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430830)
#define APCS_APC18_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430830
#define APCS_APC18_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00430840)
#define APCS_APC18_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00430840
#define APCS_APC18_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00431000)
#define APCS_APC19_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00431000
#define APCS_APC19_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431000)
#define APCS_APC19_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431000
#define APCS_APC19_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431010)
#define APCS_APC19_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431010
#define APCS_APC19_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431020)
#define APCS_APC19_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431020
#define APCS_APC19_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431030)
#define APCS_APC19_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431030
#define APCS_APC19_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431040)
#define APCS_APC19_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431040
#define APCS_APC19_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00431800)
#define APCS_APC19_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00431800
#define APCS_APC19_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC19_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431800)
#define APCS_APC19_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431800
#define APCS_APC19_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431810)
#define APCS_APC19_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431810
#define APCS_APC19_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431820)
#define APCS_APC19_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431820
#define APCS_APC19_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431830)
#define APCS_APC19_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431830
#define APCS_APC19_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC19_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00431840)
#define APCS_APC19_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00431840
#define APCS_APC19_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00432000)
#define APCS_APC20_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00432000
#define APCS_APC20_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432000)
#define APCS_APC20_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432000
#define APCS_APC20_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432010)
#define APCS_APC20_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432010
#define APCS_APC20_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432020)
#define APCS_APC20_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432020
#define APCS_APC20_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432030)
#define APCS_APC20_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432030
#define APCS_APC20_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432040)
#define APCS_APC20_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432040
#define APCS_APC20_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00432800)
#define APCS_APC20_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00432800
#define APCS_APC20_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC20_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432800)
#define APCS_APC20_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432800
#define APCS_APC20_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432810)
#define APCS_APC20_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432810
#define APCS_APC20_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432820)
#define APCS_APC20_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432820
#define APCS_APC20_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432830)
#define APCS_APC20_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432830
#define APCS_APC20_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC20_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00432840)
#define APCS_APC20_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00432840
#define APCS_APC20_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC18_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00434000)
#define APCS_APC18_L2_L2_SMC_REG_BASE_OFFS                          0x00434000
#define APCS_APC18_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC18_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434000)
#define APCS_APC18_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434000
#define APCS_APC18_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC18_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434010)
#define APCS_APC18_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434010
#define APCS_APC18_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC18_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434020)
#define APCS_APC18_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434020
#define APCS_APC18_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC18_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434030)
#define APCS_APC18_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434030
#define APCS_APC18_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC18_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434040)
#define APCS_APC18_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434040
#define APCS_APC18_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC19_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00434800)
#define APCS_APC19_L2_L2_SMC_REG_BASE_OFFS                          0x00434800
#define APCS_APC19_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC19_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434800)
#define APCS_APC19_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434800
#define APCS_APC19_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC19_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434810)
#define APCS_APC19_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434810
#define APCS_APC19_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC19_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434820)
#define APCS_APC19_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434820
#define APCS_APC19_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC19_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434830)
#define APCS_APC19_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434830
#define APCS_APC19_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC19_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00434840)
#define APCS_APC19_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00434840
#define APCS_APC19_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC20_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x00435000)
#define APCS_APC20_L2_L2_SMC_REG_BASE_OFFS                          0x00435000
#define APCS_APC20_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC20_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00435000)
#define APCS_APC20_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00435000
#define APCS_APC20_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC20_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00435010)
#define APCS_APC20_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00435010
#define APCS_APC20_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC20_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00435020)
#define APCS_APC20_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x00435020
#define APCS_APC20_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC20_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00435030)
#define APCS_APC20_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x00435030
#define APCS_APC20_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC20_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00435040)
#define APCS_APC20_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x00435040
#define APCS_APC20_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR6_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x00436000)
#define APCS_APR6_APR_APR_SMC_REG_BASE_OFFS                         0x00436000
#define APCS_APR6_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR6_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00436000)
#define APCS_APR6_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x00436000
#define APCS_APR6_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR6_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00436010)
#define APCS_APR6_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x00436010
#define APCS_APR6_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC21_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00438000)
#define APCS_APC21_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00438000
#define APCS_APC21_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438000)
#define APCS_APC21_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438000
#define APCS_APC21_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438010)
#define APCS_APC21_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438010
#define APCS_APC21_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438020)
#define APCS_APC21_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438020
#define APCS_APC21_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438030)
#define APCS_APC21_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438030
#define APCS_APC21_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438040)
#define APCS_APC21_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438040
#define APCS_APC21_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00438800)
#define APCS_APC21_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00438800
#define APCS_APC21_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC21_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438800)
#define APCS_APC21_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438800
#define APCS_APC21_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438810)
#define APCS_APC21_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438810
#define APCS_APC21_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438820)
#define APCS_APC21_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438820
#define APCS_APC21_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438830)
#define APCS_APC21_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438830
#define APCS_APC21_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00438840)
#define APCS_APC21_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00438840
#define APCS_APC21_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00439000)
#define APCS_APC22_CPU0_CPU_SMC_REG_BASE_OFFS                       0x00439000
#define APCS_APC22_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439000)
#define APCS_APC22_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439000
#define APCS_APC22_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439010)
#define APCS_APC22_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439010
#define APCS_APC22_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439020)
#define APCS_APC22_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439020
#define APCS_APC22_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439030)
#define APCS_APC22_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439030
#define APCS_APC22_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439040)
#define APCS_APC22_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439040
#define APCS_APC22_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x00439800)
#define APCS_APC22_CPU1_CPU_SMC_REG_BASE_OFFS                       0x00439800
#define APCS_APC22_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC22_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439800)
#define APCS_APC22_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439800
#define APCS_APC22_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439810)
#define APCS_APC22_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439810
#define APCS_APC22_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439820)
#define APCS_APC22_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439820
#define APCS_APC22_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439830)
#define APCS_APC22_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439830
#define APCS_APC22_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC22_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x00439840)
#define APCS_APC22_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x00439840
#define APCS_APC22_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU0_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0043a000)
#define APCS_APC23_CPU0_CPU_SMC_REG_BASE_OFFS                       0x0043a000
#define APCS_APC23_CPU0_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a000)
#define APCS_APC23_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a000
#define APCS_APC23_CPU0_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a010)
#define APCS_APC23_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a010
#define APCS_APC23_CPU0_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a020)
#define APCS_APC23_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a020
#define APCS_APC23_CPU0_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a030)
#define APCS_APC23_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a030
#define APCS_APC23_CPU0_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a040)
#define APCS_APC23_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a040
#define APCS_APC23_CPU0_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU1_CPU_SMC_REG_BASE_PHYS                       (HMSS_PERIPH_BASE_PHYS + 0x0043a800)
#define APCS_APC23_CPU1_CPU_SMC_REG_BASE_OFFS                       0x0043a800
#define APCS_APC23_CPU1_CPU_SMC_REG_BASE_SIZE                       0x00000400

#define APCS_APC23_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a800)
#define APCS_APC23_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a800
#define APCS_APC23_CPU1_C1_SMC_C1_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a810)
#define APCS_APC23_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a810
#define APCS_APC23_CPU1_C2_SMC_C2_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a820)
#define APCS_APC23_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a820
#define APCS_APC23_CPU1_C3_SMC_C3_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a830)
#define APCS_APC23_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a830
#define APCS_APC23_CPU1_C4_SMC_C4_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC23_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_PHYS        (HMSS_PERIPH_BASE_PHYS + 0x0043a840)
#define APCS_APC23_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_OFFS        0x0043a840
#define APCS_APC23_CPU1_C5_SMC_C5_SMC_SMC_CNTR_REG_BASE_SIZE        0x00000010

#define APCS_APC21_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0043c000)
#define APCS_APC21_L2_L2_SMC_REG_BASE_OFFS                          0x0043c000
#define APCS_APC21_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC21_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c000)
#define APCS_APC21_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c000
#define APCS_APC21_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC21_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c010)
#define APCS_APC21_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c010
#define APCS_APC21_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC21_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c020)
#define APCS_APC21_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c020
#define APCS_APC21_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC21_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c030)
#define APCS_APC21_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c030
#define APCS_APC21_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC21_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c040)
#define APCS_APC21_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c040
#define APCS_APC21_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC22_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0043c800)
#define APCS_APC22_L2_L2_SMC_REG_BASE_OFFS                          0x0043c800
#define APCS_APC22_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC22_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c800)
#define APCS_APC22_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c800
#define APCS_APC22_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC22_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c810)
#define APCS_APC22_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c810
#define APCS_APC22_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC22_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c820)
#define APCS_APC22_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c820
#define APCS_APC22_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC22_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c830)
#define APCS_APC22_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c830
#define APCS_APC22_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC22_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043c840)
#define APCS_APC22_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043c840
#define APCS_APC22_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC23_L2_L2_SMC_REG_BASE_PHYS                          (HMSS_PERIPH_BASE_PHYS + 0x0043d000)
#define APCS_APC23_L2_L2_SMC_REG_BASE_OFFS                          0x0043d000
#define APCS_APC23_L2_L2_SMC_REG_BASE_SIZE                          0x00000400

#define APCS_APC23_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043d000)
#define APCS_APC23_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043d000
#define APCS_APC23_L2_D1_SMC_D1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC23_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043d010)
#define APCS_APC23_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043d010
#define APCS_APC23_L2_D2_SMC_D2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC23_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043d020)
#define APCS_APC23_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043d020
#define APCS_APC23_L2_D3_SMC_D3_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC23_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043d030)
#define APCS_APC23_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043d030
#define APCS_APC23_L2_D4_SMC_D4_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APC23_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043d040)
#define APCS_APC23_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043d040
#define APCS_APC23_L2_D5_SMC_D5_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR7_APR_APR_SMC_REG_BASE_PHYS                         (HMSS_PERIPH_BASE_PHYS + 0x0043e000)
#define APCS_APR7_APR_APR_SMC_REG_BASE_OFFS                         0x0043e000
#define APCS_APR7_APR_APR_SMC_REG_BASE_SIZE                         0x00000400

#define APCS_APR7_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043e000)
#define APCS_APR7_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043e000
#define APCS_APR7_APR_G1_SMC_G1_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_APR7_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x0043e010)
#define APCS_APR7_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_OFFS          0x0043e010
#define APCS_APR7_APR_G2_SMC_G2_SMC_SMC_CNTR_REG_BASE_SIZE          0x00000010

#define APCS_HMSS_CBF_PLL_REG_BASE_PHYS                             (HMSS_PERIPH_BASE_PHYS + 0x00800000)
#define APCS_HMSS_CBF_PLL_REG_BASE_OFFS                             0x00800000
#define APCS_HMSS_CBF_PLL_REG_BASE_SIZE                             0x00010000

#define APCS_HPLL_HPLL_HMSS_CBF_H_PLL_REG_BASE_PHYS                 (HMSS_PERIPH_BASE_PHYS + 0x00800000)
#define APCS_HPLL_HPLL_HMSS_CBF_H_PLL_REG_BASE_OFFS                 0x00800000
#define APCS_HPLL_HPLL_HMSS_CBF_H_PLL_REG_BASE_SIZE                 0x00001000

#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_AVS_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00810000)
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_AVS_REG_BASE_OFFS            0x00810000
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_AVS_REG_BASE_SIZE            0x00000400

#define APCS_PM_CBF_SAW4_2_0_AVS_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00810000)
#define APCS_PM_CBF_SAW4_2_0_AVS_REG_BASE_OFFS                      0x00810000
#define APCS_PM_CBF_SAW4_2_0_AVS_REG_BASE_SIZE                      0x00000400

#define APCS_PM_CBF_HMSS_PM_CBF_DCVS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00820000)
#define APCS_PM_CBF_HMSS_PM_CBF_DCVS_REG_BASE_OFFS                  0x00820000
#define APCS_PM_CBF_HMSS_PM_CBF_DCVS_REG_BASE_SIZE                  0x00010000

#define APCS_PM_CBF_HMSS_CBF_CSR_DCVS_REG_BASE_PHYS                 (HMSS_PERIPH_BASE_PHYS + 0x00820000)
#define APCS_PM_CBF_HMSS_CBF_CSR_DCVS_REG_BASE_OFFS                 0x00820000
#define APCS_PM_CBF_HMSS_CBF_CSR_DCVS_REG_BASE_SIZE                 0x00001000

#define APCS_PM_CBF_CPR3_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00830000)
#define APCS_PM_CBF_CPR3_REG_BASE_OFFS                              0x00830000
#define APCS_PM_CBF_CPR3_REG_BASE_SIZE                              0x00004000

#define APCS_PM_CBF_HMSS_PM_CBF_PWR_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00850000)
#define APCS_PM_CBF_HMSS_PM_CBF_PWR_REG_BASE_OFFS                   0x00850000
#define APCS_PM_CBF_HMSS_PM_CBF_PWR_REG_BASE_SIZE                   0x00010000

#define APCS_PM_CBF_HMSS_CBF_CSR_PWR_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x0085e000)
#define APCS_PM_CBF_HMSS_CBF_CSR_PWR_REG_BASE_OFFS                  0x0085e000
#define APCS_PM_CBF_HMSS_CBF_CSR_PWR_REG_BASE_SIZE                  0x00001000

#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_SPM_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x00860000)
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_SPM_REG_BASE_OFFS            0x00860000
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_SPM_REG_BASE_SIZE            0x00000400

#define APCS_PM_CBF_SAW4_2_0_SPM_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00860000)
#define APCS_PM_CBF_SAW4_2_0_SPM_REG_BASE_OFFS                      0x00860000
#define APCS_PM_CBF_SAW4_2_0_SPM_REG_BASE_SIZE                      0x00000800

#define APCS_PM_CBF_HMSS_PM_CBF_SMC_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x00870000)
#define APCS_PM_CBF_HMSS_PM_CBF_SMC_REG_BASE_OFFS                   0x00870000
#define APCS_PM_CBF_HMSS_PM_CBF_SMC_REG_BASE_SIZE                   0x00010000

#define APCS_PM_CBF_SMC_CTL_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00870000)
#define APCS_PM_CBF_SMC_CTL_REG_BASE_OFFS                           0x00870000
#define APCS_PM_CBF_SMC_CTL_REG_BASE_SIZE                           0x00000010

#define APCS_PM_CBF_SMC_SMC_SMC_CNTR_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00871000)
#define APCS_PM_CBF_SMC_SMC_SMC_CNTR_REG_BASE_OFFS                  0x00871000
#define APCS_PM_CBF_SMC_SMC_SMC_CNTR_REG_BASE_SIZE                  0x00000010

#define APCS_PM_CBF_HMSS_PM_CBF_STS_REG_BASE_PHYS                   (HMSS_PERIPH_BASE_PHYS + 0x008a0000)
#define APCS_PM_CBF_HMSS_PM_CBF_STS_REG_BASE_OFFS                   0x008a0000
#define APCS_PM_CBF_HMSS_PM_CBF_STS_REG_BASE_SIZE                   0x00020000

#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a0000)
#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a0000
#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a1000)
#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a1000
#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a2000)
#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a2000
#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a3000)
#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a3000
#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a4000)
#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a4000
#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a5000)
#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a5000
#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a6000)
#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a6000
#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a7000)
#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a7000
#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a8000)
#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a8000
#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008a9000)
#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008a9000
#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008aa000)
#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008aa000
#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008ab000)
#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_OFFS 0x008ab000
#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_STS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_HMSS_CBF_CSR_STS_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x008b0000)
#define APCS_PM_CBF_HMSS_CBF_CSR_STS_REG_BASE_OFFS                  0x008b0000
#define APCS_PM_CBF_HMSS_CBF_CSR_STS_REG_BASE_SIZE                  0x00001000

#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_STS_REG_BASE_PHYS            (HMSS_PERIPH_BASE_PHYS + 0x008c0000)
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_STS_REG_BASE_OFFS            0x008c0000
#define APCS_PM_CBF_SAW4_HMSS_CBF_PDW8_STS_REG_BASE_SIZE            0x00000400

#define APCS_PM_CBF_SAW4_2_0_STS_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x008c0000)
#define APCS_PM_CBF_SAW4_2_0_STS_REG_BASE_OFFS                      0x008c0000
#define APCS_PM_CBF_SAW4_2_0_STS_REG_BASE_SIZE                      0x00000400

#define APCS_PM_CBF_HMSS_PM_CBF_BOOT_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x008e0000)
#define APCS_PM_CBF_HMSS_PM_CBF_BOOT_REG_BASE_OFFS                  0x008e0000
#define APCS_PM_CBF_HMSS_PM_CBF_BOOT_REG_BASE_SIZE                  0x00010000

#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e0000)
#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e0000
#define APCS_PM_CBF_L3U00_L3U00_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e1000)
#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e1000
#define APCS_PM_CBF_L3U01_L3U01_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e2000)
#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e2000
#define APCS_PM_CBF_L3U02_L3U02_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e3000)
#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e3000
#define APCS_PM_CBF_L3U03_L3U03_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e4000)
#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e4000
#define APCS_PM_CBF_L3U04_L3U04_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e5000)
#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e5000
#define APCS_PM_CBF_L3U05_L3U05_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e6000)
#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e6000
#define APCS_PM_CBF_L3U06_L3U06_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e7000)
#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e7000
#define APCS_PM_CBF_L3U07_L3U07_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e8000)
#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e8000
#define APCS_PM_CBF_L3U08_L3U08_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008e9000)
#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008e9000
#define APCS_PM_CBF_L3U09_L3U09_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008ea000)
#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008ea000
#define APCS_PM_CBF_L3U10_L3U10_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x008eb000)
#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_OFFS 0x008eb000
#define APCS_PM_CBF_L3U11_L3U11_HMSS_PM_CBF_L3UX_CSR_DCVS_REG_BASE_SIZE 0x00001000

#define APCS_PM_CBF_HMSS_CBF_CSR_BOOT_REG_BASE_PHYS                 (HMSS_PERIPH_BASE_PHYS + 0x008ee000)
#define APCS_PM_CBF_HMSS_CBF_CSR_BOOT_REG_BASE_OFFS                 0x008ee000
#define APCS_PM_CBF_HMSS_CBF_CSR_BOOT_REG_BASE_SIZE                 0x00001000

#define APCS_HMSS_PERIPH_CSR_TOP_REG_BASE_PHYS                      (HMSS_PERIPH_BASE_PHYS + 0x00940000)
#define APCS_HMSS_PERIPH_CSR_TOP_REG_BASE_OFFS                      0x00940000
#define APCS_HMSS_PERIPH_CSR_TOP_REG_BASE_SIZE                      0x00040000

#define APCS_CSR_CSR_HMSS_SECURE_CSR_REG_BASE_PHYS                  (HMSS_PERIPH_BASE_PHYS + 0x00940000)
#define APCS_CSR_CSR_HMSS_SECURE_CSR_REG_BASE_OFFS                  0x00940000
#define APCS_CSR_CSR_HMSS_SECURE_CSR_REG_BASE_SIZE                  0x00001000

#define APCS_CSR_CSR_HMSS_DBG_CSR_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00944000)
#define APCS_CSR_CSR_HMSS_DBG_CSR_REG_BASE_OFFS                     0x00944000
#define APCS_CSR_CSR_HMSS_DBG_CSR_REG_BASE_SIZE                     0x00001000

#define APCS_CSR_CSR_HMSS_MSC_CSR_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x00948000)
#define APCS_CSR_CSR_HMSS_MSC_CSR_REG_BASE_OFFS                     0x00948000
#define APCS_CSR_CSR_HMSS_MSC_CSR_REG_BASE_SIZE                     0x00001000

#define APCS_CSR_CSR_HMSS_CBC_CSR_REG_BASE_PHYS                     (HMSS_PERIPH_BASE_PHYS + 0x0094c000)
#define APCS_CSR_CSR_HMSS_CBC_CSR_REG_BASE_OFFS                     0x0094c000
#define APCS_CSR_CSR_HMSS_CBC_CSR_REG_BASE_SIZE                     0x00001000

#define APCS_BOOT_CFG_BOOT_CFG_HMSS_BOOT_CFG_REG_BASE_PHYS          (HMSS_PERIPH_BASE_PHYS + 0x00960000)
#define APCS_BOOT_CFG_BOOT_CFG_HMSS_BOOT_CFG_REG_BASE_OFFS          0x00960000
#define APCS_BOOT_CFG_BOOT_CFG_HMSS_BOOT_CFG_REG_BASE_SIZE          0x00010000

#define APCS_MPU1132_36_M23L12_AHB_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00980000)
#define APCS_MPU1132_36_M23L12_AHB_REG_BASE_OFFS                    0x00980000
#define APCS_MPU1132_36_M23L12_AHB_REG_BASE_SIZE                    0x00001400

#define APCS_SFPB_HMSS_WEST_REG_BASE_PHYS                           (HMSS_PERIPH_BASE_PHYS + 0x00990000)
#define APCS_SFPB_HMSS_WEST_REG_BASE_OFFS                           0x00990000
#define APCS_SFPB_HMSS_WEST_REG_BASE_SIZE                           0x00000068

#define APCS_HMSS_WEST_HMSS_WEST_SYSTEM_FPB_V22_REG_BASE_PHYS       (HMSS_PERIPH_BASE_PHYS + 0x00990000)
#define APCS_HMSS_WEST_HMSS_WEST_SYSTEM_FPB_V22_REG_BASE_OFFS       0x00990000
#define APCS_HMSS_WEST_HMSS_WEST_SYSTEM_FPB_V22_REG_BASE_SIZE       0x00000068

#define APCS_SFPB_HMSS_NW_CHNL_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x009a0000)
#define APCS_SFPB_HMSS_NW_CHNL_REG_BASE_OFFS                        0x009a0000
#define APCS_SFPB_HMSS_NW_CHNL_REG_BASE_SIZE                        0x00000068

#define APCS_HMSS_NW_CHNL_HMSS_NW_CHNL_SYSTEM_FPB_V22_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x009a0000)
#define APCS_HMSS_NW_CHNL_HMSS_NW_CHNL_SYSTEM_FPB_V22_REG_BASE_OFFS 0x009a0000
#define APCS_HMSS_NW_CHNL_HMSS_NW_CHNL_SYSTEM_FPB_V22_REG_BASE_SIZE 0x00000068

#define APCS_SFPB_HMSS_SW_CHNL_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x009b0000)
#define APCS_SFPB_HMSS_SW_CHNL_REG_BASE_OFFS                        0x009b0000
#define APCS_SFPB_HMSS_SW_CHNL_REG_BASE_SIZE                        0x00000068

#define APCS_HMSS_SW_CHNL_HMSS_SW_CHNL_SYSTEM_FPB_V22_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x009b0000)
#define APCS_HMSS_SW_CHNL_HMSS_SW_CHNL_SYSTEM_FPB_V22_REG_BASE_OFFS 0x009b0000
#define APCS_HMSS_SW_CHNL_HMSS_SW_CHNL_SYSTEM_FPB_V22_REG_BASE_SIZE 0x00000068

#define APCS_NORTH_SFPB_HMSS_EAST_CHNL_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x009c0000)
#define APCS_NORTH_SFPB_HMSS_EAST_CHNL_REG_BASE_OFFS                0x009c0000
#define APCS_NORTH_SFPB_HMSS_EAST_CHNL_REG_BASE_SIZE                0x00000068

#define APCS_NORTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x009c0000)
#define APCS_NORTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_OFFS 0x009c0000
#define APCS_NORTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_SIZE 0x00000068

#define APCS_SOUTH_SFPB_HMSS_EAST_CHNL_REG_BASE_PHYS                (HMSS_PERIPH_BASE_PHYS + 0x009d0000)
#define APCS_SOUTH_SFPB_HMSS_EAST_CHNL_REG_BASE_OFFS                0x009d0000
#define APCS_SOUTH_SFPB_HMSS_EAST_CHNL_REG_BASE_SIZE                0x00000068

#define APCS_SOUTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_PHYS (HMSS_PERIPH_BASE_PHYS + 0x009d0000)
#define APCS_SOUTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_OFFS 0x009d0000
#define APCS_SOUTH_HMSS_EAST_CHNL_HMSS_EAST_CHNL_SYSTEM_FPB_V22_REG_BASE_SIZE 0x00000068

#define APCS_WDR0_QTMR_WDT_REFRESH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00a00000)
#define APCS_WDR0_QTMR_WDT_REFRESH_REG_BASE_OFFS                    0x00a00000
#define APCS_WDR0_QTMR_WDT_REFRESH_REG_BASE_SIZE                    0x00001000

#define APCS_WDC0_QTMR_WDT_CTL_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00a10000)
#define APCS_WDC0_QTMR_WDT_CTL_REG_BASE_OFFS                        0x00a10000
#define APCS_WDC0_QTMR_WDT_CTL_REG_BASE_SIZE                        0x00001000

#define APCS_WDR1_QTMR_WDT_REFRESH_REG_BASE_PHYS                    (HMSS_PERIPH_BASE_PHYS + 0x00a20000)
#define APCS_WDR1_QTMR_WDT_REFRESH_REG_BASE_OFFS                    0x00a20000
#define APCS_WDR1_QTMR_WDT_REFRESH_REG_BASE_SIZE                    0x00001000

#define APCS_WDC1_QTMR_WDT_CTL_REG_BASE_PHYS                        (HMSS_PERIPH_BASE_PHYS + 0x00a30000)
#define APCS_WDC1_QTMR_WDT_CTL_REG_BASE_OFFS                        0x00a30000
#define APCS_WDC1_QTMR_WDT_CTL_REG_BASE_SIZE                        0x00001000

#define APCS_QTMR_AC_REG_BASE_PHYS                                  (HMSS_PERIPH_BASE_PHYS + 0x00a40000)
#define APCS_QTMR_AC_REG_BASE_OFFS                                  0x00a40000
#define APCS_QTMR_AC_REG_BASE_SIZE                                  0x00001000

#define APCS_F0_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00a50000)
#define APCS_F0_QTMR_V1_REG_BASE_OFFS                               0x00a50000
#define APCS_F0_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F0_QTMR_V2_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00a60000)
#define APCS_F0_QTMR_V2_REG_BASE_OFFS                               0x00a60000
#define APCS_F0_QTMR_V2_REG_BASE_SIZE                               0x00001000

#define APCS_F1_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00a70000)
#define APCS_F1_QTMR_V1_REG_BASE_OFFS                               0x00a70000
#define APCS_F1_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F2_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00a80000)
#define APCS_F2_QTMR_V1_REG_BASE_OFFS                               0x00a80000
#define APCS_F2_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F3_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00a90000)
#define APCS_F3_QTMR_V1_REG_BASE_OFFS                               0x00a90000
#define APCS_F3_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F4_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00aa0000)
#define APCS_F4_QTMR_V1_REG_BASE_OFFS                               0x00aa0000
#define APCS_F4_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F5_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00ab0000)
#define APCS_F5_QTMR_V1_REG_BASE_OFFS                               0x00ab0000
#define APCS_F5_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F6_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00ac0000)
#define APCS_F6_QTMR_V1_REG_BASE_OFFS                               0x00ac0000
#define APCS_F6_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F7_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00ad0000)
#define APCS_F7_QTMR_V1_REG_BASE_OFFS                               0x00ad0000
#define APCS_F7_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F8_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00ae0000)
#define APCS_F8_QTMR_V1_REG_BASE_OFFS                               0x00ae0000
#define APCS_F8_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F9_QTMR_V1_REG_BASE_PHYS                               (HMSS_PERIPH_BASE_PHYS + 0x00af0000)
#define APCS_F9_QTMR_V1_REG_BASE_OFFS                               0x00af0000
#define APCS_F9_QTMR_V1_REG_BASE_SIZE                               0x00001000

#define APCS_F10_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b00000)
#define APCS_F10_QTMR_V1_REG_BASE_OFFS                              0x00b00000
#define APCS_F10_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F11_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b10000)
#define APCS_F11_QTMR_V1_REG_BASE_OFFS                              0x00b10000
#define APCS_F11_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F12_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b20000)
#define APCS_F12_QTMR_V1_REG_BASE_OFFS                              0x00b20000
#define APCS_F12_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F13_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b30000)
#define APCS_F13_QTMR_V1_REG_BASE_OFFS                              0x00b30000
#define APCS_F13_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F14_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b40000)
#define APCS_F14_QTMR_V1_REG_BASE_OFFS                              0x00b40000
#define APCS_F14_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F15_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b50000)
#define APCS_F15_QTMR_V1_REG_BASE_OFFS                              0x00b50000
#define APCS_F15_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F16_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b60000)
#define APCS_F16_QTMR_V1_REG_BASE_OFFS                              0x00b60000
#define APCS_F16_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F17_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b70000)
#define APCS_F17_QTMR_V1_REG_BASE_OFFS                              0x00b70000
#define APCS_F17_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F18_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b80000)
#define APCS_F18_QTMR_V1_REG_BASE_OFFS                              0x00b80000
#define APCS_F18_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F19_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00b90000)
#define APCS_F19_QTMR_V1_REG_BASE_OFFS                              0x00b90000
#define APCS_F19_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F20_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00ba0000)
#define APCS_F20_QTMR_V1_REG_BASE_OFFS                              0x00ba0000
#define APCS_F20_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F21_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00bb0000)
#define APCS_F21_QTMR_V1_REG_BASE_OFFS                              0x00bb0000
#define APCS_F21_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F22_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00bc0000)
#define APCS_F22_QTMR_V1_REG_BASE_OFFS                              0x00bc0000
#define APCS_F22_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F23_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00bd0000)
#define APCS_F23_QTMR_V1_REG_BASE_OFFS                              0x00bd0000
#define APCS_F23_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F24_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00be0000)
#define APCS_F24_QTMR_V1_REG_BASE_OFFS                              0x00be0000
#define APCS_F24_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F25_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00bf0000)
#define APCS_F25_QTMR_V1_REG_BASE_OFFS                              0x00bf0000
#define APCS_F25_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F26_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c00000)
#define APCS_F26_QTMR_V1_REG_BASE_OFFS                              0x00c00000
#define APCS_F26_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F27_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c10000)
#define APCS_F27_QTMR_V1_REG_BASE_OFFS                              0x00c10000
#define APCS_F27_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F28_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c20000)
#define APCS_F28_QTMR_V1_REG_BASE_OFFS                              0x00c20000
#define APCS_F28_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F29_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c30000)
#define APCS_F29_QTMR_V1_REG_BASE_OFFS                              0x00c30000
#define APCS_F29_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F30_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c40000)
#define APCS_F30_QTMR_V1_REG_BASE_OFFS                              0x00c40000
#define APCS_F30_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F31_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c50000)
#define APCS_F31_QTMR_V1_REG_BASE_OFFS                              0x00c50000
#define APCS_F31_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F32_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c60000)
#define APCS_F32_QTMR_V1_REG_BASE_OFFS                              0x00c60000
#define APCS_F32_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F33_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c70000)
#define APCS_F33_QTMR_V1_REG_BASE_OFFS                              0x00c70000
#define APCS_F33_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F34_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c80000)
#define APCS_F34_QTMR_V1_REG_BASE_OFFS                              0x00c80000
#define APCS_F34_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F35_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00c90000)
#define APCS_F35_QTMR_V1_REG_BASE_OFFS                              0x00c90000
#define APCS_F35_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F36_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00ca0000)
#define APCS_F36_QTMR_V1_REG_BASE_OFFS                              0x00ca0000
#define APCS_F36_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F37_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00cb0000)
#define APCS_F37_QTMR_V1_REG_BASE_OFFS                              0x00cb0000
#define APCS_F37_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F38_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00cc0000)
#define APCS_F38_QTMR_V1_REG_BASE_OFFS                              0x00cc0000
#define APCS_F38_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F39_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00cd0000)
#define APCS_F39_QTMR_V1_REG_BASE_OFFS                              0x00cd0000
#define APCS_F39_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F40_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00ce0000)
#define APCS_F40_QTMR_V1_REG_BASE_OFFS                              0x00ce0000
#define APCS_F40_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F41_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00cf0000)
#define APCS_F41_QTMR_V1_REG_BASE_OFFS                              0x00cf0000
#define APCS_F41_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F42_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d00000)
#define APCS_F42_QTMR_V1_REG_BASE_OFFS                              0x00d00000
#define APCS_F42_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F43_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d10000)
#define APCS_F43_QTMR_V1_REG_BASE_OFFS                              0x00d10000
#define APCS_F43_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F44_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d20000)
#define APCS_F44_QTMR_V1_REG_BASE_OFFS                              0x00d20000
#define APCS_F44_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F45_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d30000)
#define APCS_F45_QTMR_V1_REG_BASE_OFFS                              0x00d30000
#define APCS_F45_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F46_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d40000)
#define APCS_F46_QTMR_V1_REG_BASE_OFFS                              0x00d40000
#define APCS_F46_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F47_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d50000)
#define APCS_F47_QTMR_V1_REG_BASE_OFFS                              0x00d50000
#define APCS_F47_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F48_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d60000)
#define APCS_F48_QTMR_V1_REG_BASE_OFFS                              0x00d60000
#define APCS_F48_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F49_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d70000)
#define APCS_F49_QTMR_V1_REG_BASE_OFFS                              0x00d70000
#define APCS_F49_QTMR_V1_REG_BASE_SIZE                              0x00001000

#define APCS_F50_QTMR_V1_REG_BASE_PHYS                              (HMSS_PERIPH_BASE_PHYS + 0x00d80000)
#define APCS_F50_QTMR_V1_REG_BASE_OFFS                              0x00d80000
#define APCS_F50_QTMR_V1_REG_BASE_SIZE                              0x00001000

/*----------------------------------------------------------------------------
 * BASE: HMSS_QGIC
 *--------------------------------------------------------------------------*/

#define HMSS_QGIC_BASE                                              0xff7ef00000uLL
#define HMSS_QGIC_BASE_SIZE                                         0x00d00000
#define HMSS_QGIC_BASE_PHYS                                         0xff7ef00000uLL

#define APCS_QGICDR_QGICDR_GICD_GITS_REG_BASE_PHYS                  (HMSS_QGIC_BASE_PHYS + 0x000c0000)
#define APCS_QGICDR_QGICDR_GICD_GITS_REG_BASE_OFFS                  0x000c0000
#define APCS_QGICDR_QGICDR_GICD_GITS_REG_BASE_SIZE                  0x00040000

#define APCS_QGICDR_QGICDR_GICD_REG_BASE_PHYS                       (HMSS_QGIC_BASE_PHYS + 0x000c0000)
#define APCS_QGICDR_QGICDR_GICD_REG_BASE_OFFS                       0x000c0000
#define APCS_QGICDR_QGICDR_GICD_REG_BASE_SIZE                       0x00010000

#define APCS_QGICDR_QGICDR_GICM_REG_BASE_PHYS                       (HMSS_QGIC_BASE_PHYS + 0x000d0000)
#define APCS_QGICDR_QGICDR_GICM_REG_BASE_OFFS                       0x000d0000
#define APCS_QGICDR_QGICDR_GICM_REG_BASE_SIZE                       0x00010000

#define APCS_QGICDR_QGICDR_GITS_REG_BASE_PHYS                       (HMSS_QGIC_BASE_PHYS + 0x000e0000)
#define APCS_QGICDR_QGICDR_GITS_REG_BASE_OFFS                       0x000e0000
#define APCS_QGICDR_QGICDR_GITS_REG_BASE_SIZE                       0x00020000

#define APCS_QGICDR_QGICDR_GICR_PAGE_REG_BASE_PHYS                  (HMSS_QGIC_BASE_PHYS + 0x00100000)
#define APCS_QGICDR_QGICDR_GICR_PAGE_REG_BASE_OFFS                  0x00100000
#define APCS_QGICDR_QGICDR_GICR_PAGE_REG_BASE_SIZE                  0x00c00000

#define APCS_QGICDR_R0_R0_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00100000)
#define APCS_QGICDR_R0_R0_QGICDR_GICR_REG_BASE_OFFS                 0x00100000
#define APCS_QGICDR_R0_R0_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R1_R1_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00140000)
#define APCS_QGICDR_R1_R1_QGICDR_GICR_REG_BASE_OFFS                 0x00140000
#define APCS_QGICDR_R1_R1_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R2_R2_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00180000)
#define APCS_QGICDR_R2_R2_QGICDR_GICR_REG_BASE_OFFS                 0x00180000
#define APCS_QGICDR_R2_R2_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R3_R3_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x001c0000)
#define APCS_QGICDR_R3_R3_QGICDR_GICR_REG_BASE_OFFS                 0x001c0000
#define APCS_QGICDR_R3_R3_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R4_R4_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00200000)
#define APCS_QGICDR_R4_R4_QGICDR_GICR_REG_BASE_OFFS                 0x00200000
#define APCS_QGICDR_R4_R4_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R5_R5_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00240000)
#define APCS_QGICDR_R5_R5_QGICDR_GICR_REG_BASE_OFFS                 0x00240000
#define APCS_QGICDR_R5_R5_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R6_R6_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00280000)
#define APCS_QGICDR_R6_R6_QGICDR_GICR_REG_BASE_OFFS                 0x00280000
#define APCS_QGICDR_R6_R6_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R7_R7_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x002c0000)
#define APCS_QGICDR_R7_R7_QGICDR_GICR_REG_BASE_OFFS                 0x002c0000
#define APCS_QGICDR_R7_R7_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R8_R8_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00300000)
#define APCS_QGICDR_R8_R8_QGICDR_GICR_REG_BASE_OFFS                 0x00300000
#define APCS_QGICDR_R8_R8_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R9_R9_QGICDR_GICR_REG_BASE_PHYS                 (HMSS_QGIC_BASE_PHYS + 0x00340000)
#define APCS_QGICDR_R9_R9_QGICDR_GICR_REG_BASE_OFFS                 0x00340000
#define APCS_QGICDR_R9_R9_QGICDR_GICR_REG_BASE_SIZE                 0x00040000

#define APCS_QGICDR_R10_R10_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00380000)
#define APCS_QGICDR_R10_R10_QGICDR_GICR_REG_BASE_OFFS               0x00380000
#define APCS_QGICDR_R10_R10_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R11_R11_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x003c0000)
#define APCS_QGICDR_R11_R11_QGICDR_GICR_REG_BASE_OFFS               0x003c0000
#define APCS_QGICDR_R11_R11_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R12_R12_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00400000)
#define APCS_QGICDR_R12_R12_QGICDR_GICR_REG_BASE_OFFS               0x00400000
#define APCS_QGICDR_R12_R12_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R13_R13_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00440000)
#define APCS_QGICDR_R13_R13_QGICDR_GICR_REG_BASE_OFFS               0x00440000
#define APCS_QGICDR_R13_R13_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R14_R14_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00480000)
#define APCS_QGICDR_R14_R14_QGICDR_GICR_REG_BASE_OFFS               0x00480000
#define APCS_QGICDR_R14_R14_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R15_R15_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x004c0000)
#define APCS_QGICDR_R15_R15_QGICDR_GICR_REG_BASE_OFFS               0x004c0000
#define APCS_QGICDR_R15_R15_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R16_R16_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00500000)
#define APCS_QGICDR_R16_R16_QGICDR_GICR_REG_BASE_OFFS               0x00500000
#define APCS_QGICDR_R16_R16_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R17_R17_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00540000)
#define APCS_QGICDR_R17_R17_QGICDR_GICR_REG_BASE_OFFS               0x00540000
#define APCS_QGICDR_R17_R17_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R18_R18_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00580000)
#define APCS_QGICDR_R18_R18_QGICDR_GICR_REG_BASE_OFFS               0x00580000
#define APCS_QGICDR_R18_R18_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R19_R19_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x005c0000)
#define APCS_QGICDR_R19_R19_QGICDR_GICR_REG_BASE_OFFS               0x005c0000
#define APCS_QGICDR_R19_R19_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R20_R20_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00600000)
#define APCS_QGICDR_R20_R20_QGICDR_GICR_REG_BASE_OFFS               0x00600000
#define APCS_QGICDR_R20_R20_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R21_R21_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00640000)
#define APCS_QGICDR_R21_R21_QGICDR_GICR_REG_BASE_OFFS               0x00640000
#define APCS_QGICDR_R21_R21_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R22_R22_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00680000)
#define APCS_QGICDR_R22_R22_QGICDR_GICR_REG_BASE_OFFS               0x00680000
#define APCS_QGICDR_R22_R22_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R23_R23_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x006c0000)
#define APCS_QGICDR_R23_R23_QGICDR_GICR_REG_BASE_OFFS               0x006c0000
#define APCS_QGICDR_R23_R23_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R24_R24_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00700000)
#define APCS_QGICDR_R24_R24_QGICDR_GICR_REG_BASE_OFFS               0x00700000
#define APCS_QGICDR_R24_R24_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R25_R25_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00740000)
#define APCS_QGICDR_R25_R25_QGICDR_GICR_REG_BASE_OFFS               0x00740000
#define APCS_QGICDR_R25_R25_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R26_R26_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00780000)
#define APCS_QGICDR_R26_R26_QGICDR_GICR_REG_BASE_OFFS               0x00780000
#define APCS_QGICDR_R26_R26_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R27_R27_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x007c0000)
#define APCS_QGICDR_R27_R27_QGICDR_GICR_REG_BASE_OFFS               0x007c0000
#define APCS_QGICDR_R27_R27_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R28_R28_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00800000)
#define APCS_QGICDR_R28_R28_QGICDR_GICR_REG_BASE_OFFS               0x00800000
#define APCS_QGICDR_R28_R28_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R29_R29_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00840000)
#define APCS_QGICDR_R29_R29_QGICDR_GICR_REG_BASE_OFFS               0x00840000
#define APCS_QGICDR_R29_R29_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R30_R30_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00880000)
#define APCS_QGICDR_R30_R30_QGICDR_GICR_REG_BASE_OFFS               0x00880000
#define APCS_QGICDR_R30_R30_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R31_R31_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x008c0000)
#define APCS_QGICDR_R31_R31_QGICDR_GICR_REG_BASE_OFFS               0x008c0000
#define APCS_QGICDR_R31_R31_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R32_R32_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00900000)
#define APCS_QGICDR_R32_R32_QGICDR_GICR_REG_BASE_OFFS               0x00900000
#define APCS_QGICDR_R32_R32_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R33_R33_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00940000)
#define APCS_QGICDR_R33_R33_QGICDR_GICR_REG_BASE_OFFS               0x00940000
#define APCS_QGICDR_R33_R33_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R34_R34_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00980000)
#define APCS_QGICDR_R34_R34_QGICDR_GICR_REG_BASE_OFFS               0x00980000
#define APCS_QGICDR_R34_R34_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R35_R35_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x009c0000)
#define APCS_QGICDR_R35_R35_QGICDR_GICR_REG_BASE_OFFS               0x009c0000
#define APCS_QGICDR_R35_R35_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R36_R36_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00a00000)
#define APCS_QGICDR_R36_R36_QGICDR_GICR_REG_BASE_OFFS               0x00a00000
#define APCS_QGICDR_R36_R36_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R37_R37_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00a40000)
#define APCS_QGICDR_R37_R37_QGICDR_GICR_REG_BASE_OFFS               0x00a40000
#define APCS_QGICDR_R37_R37_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R38_R38_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00a80000)
#define APCS_QGICDR_R38_R38_QGICDR_GICR_REG_BASE_OFFS               0x00a80000
#define APCS_QGICDR_R38_R38_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R39_R39_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00ac0000)
#define APCS_QGICDR_R39_R39_QGICDR_GICR_REG_BASE_OFFS               0x00ac0000
#define APCS_QGICDR_R39_R39_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R40_R40_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00b00000)
#define APCS_QGICDR_R40_R40_QGICDR_GICR_REG_BASE_OFFS               0x00b00000
#define APCS_QGICDR_R40_R40_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R41_R41_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00b40000)
#define APCS_QGICDR_R41_R41_QGICDR_GICR_REG_BASE_OFFS               0x00b40000
#define APCS_QGICDR_R41_R41_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R42_R42_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00b80000)
#define APCS_QGICDR_R42_R42_QGICDR_GICR_REG_BASE_OFFS               0x00b80000
#define APCS_QGICDR_R42_R42_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R43_R43_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00bc0000)
#define APCS_QGICDR_R43_R43_QGICDR_GICR_REG_BASE_OFFS               0x00bc0000
#define APCS_QGICDR_R43_R43_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R44_R44_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00c00000)
#define APCS_QGICDR_R44_R44_QGICDR_GICR_REG_BASE_OFFS               0x00c00000
#define APCS_QGICDR_R44_R44_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R45_R45_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00c40000)
#define APCS_QGICDR_R45_R45_QGICDR_GICR_REG_BASE_OFFS               0x00c40000
#define APCS_QGICDR_R45_R45_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R46_R46_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00c80000)
#define APCS_QGICDR_R46_R46_QGICDR_GICR_REG_BASE_OFFS               0x00c80000
#define APCS_QGICDR_R46_R46_QGICDR_GICR_REG_BASE_SIZE               0x00040000

#define APCS_QGICDR_R47_R47_QGICDR_GICR_REG_BASE_PHYS               (HMSS_QGIC_BASE_PHYS + 0x00cc0000)
#define APCS_QGICDR_R47_R47_QGICDR_GICR_REG_BASE_OFFS               0x00cc0000
#define APCS_QGICDR_R47_R47_QGICDR_GICR_REG_BASE_SIZE               0x00040000

/*----------------------------------------------------------------------------
 * BASE: HMSS_QLL
 *--------------------------------------------------------------------------*/

#define HMSS_QLL_BASE                                               0xff80000000uLL
#define HMSS_QLL_BASE_SIZE                                          0x08000000
#define HMSS_QLL_BASE_PHYS                                          0xff80000000uLL

#define APCS_PBSU0_PBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00000000)
#define APCS_PBSU0_PBSU_TOP_REG_BASE_OFFS                           0x00000000
#define APCS_PBSU0_PBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_PBSU0_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00030000)
#define APCS_PBSU0_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00030000
#define APCS_PBSU0_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_PBSU0_MNC_PBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00000000)
#define APCS_PBSU0_MNC_PBSU_B10_REG_BASE_OFFS                       0x00000000
#define APCS_PBSU0_MNC_PBSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_PBSU1_PBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00100000)
#define APCS_PBSU1_PBSU_TOP_REG_BASE_OFFS                           0x00100000
#define APCS_PBSU1_PBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_PBSU1_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00130000)
#define APCS_PBSU1_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00130000
#define APCS_PBSU1_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_PBSU1_MNC_PBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00100000)
#define APCS_PBSU1_MNC_PBSU_B10_REG_BASE_OFFS                       0x00100000
#define APCS_PBSU1_MNC_PBSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_PBSU2_PBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00200000)
#define APCS_PBSU2_PBSU_TOP_REG_BASE_OFFS                           0x00200000
#define APCS_PBSU2_PBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_PBSU2_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00230000)
#define APCS_PBSU2_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00230000
#define APCS_PBSU2_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_PBSU2_MNC_PBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00200000)
#define APCS_PBSU2_MNC_PBSU_B10_REG_BASE_OFFS                       0x00200000
#define APCS_PBSU2_MNC_PBSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_PBSU3_PBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00300000)
#define APCS_PBSU3_PBSU_TOP_REG_BASE_OFFS                           0x00300000
#define APCS_PBSU3_PBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_PBSU3_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00330000)
#define APCS_PBSU3_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00330000
#define APCS_PBSU3_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_PBSU3_MNC_PBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00300000)
#define APCS_PBSU3_MNC_PBSU_B10_REG_BASE_OFFS                       0x00300000
#define APCS_PBSU3_MNC_PBSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_PBSU4_PBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00400000)
#define APCS_PBSU4_PBSU_TOP_REG_BASE_OFFS                           0x00400000
#define APCS_PBSU4_PBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_PBSU4_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00430000)
#define APCS_PBSU4_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00430000
#define APCS_PBSU4_PBSU_PBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_PBSU4_MNC_PBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00400000)
#define APCS_PBSU4_MNC_PBSU_B10_REG_BASE_OFFS                       0x00400000
#define APCS_PBSU4_MNC_PBSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_MBSU0_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00500000)
#define APCS_MBSU0_MBSU_TOP_REG_BASE_OFFS                           0x00500000
#define APCS_MBSU0_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU0_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00530000)
#define APCS_MBSU0_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00530000
#define APCS_MBSU0_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU0_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00500000)
#define APCS_MBSU0_MNC_MBSU_B10_REG_BASE_OFFS                       0x00500000
#define APCS_MBSU0_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC00_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00540000)
#define APCS_APC00_HY_TOP_QLL_REG_BASE_OFFS                         0x00540000
#define APCS_APC00_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC00_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00540000)
#define APCS_APC00_CPM_REG_BASE_OFFS                                0x00540000
#define APCS_APC00_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U00_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00580000)
#define APCS_L3U00_HML3_QLL_REG_BASE_OFFS                           0x00580000
#define APCS_L3U00_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U00_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00580000)
#define APCS_L3U00_HML3_CSR_REG_BASE_OFFS                           0x00580000
#define APCS_L3U00_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U00_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00590000)
#define APCS_L3U00_HML3_CFG_REG_BASE_OFFS                           0x00590000
#define APCS_L3U00_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U00_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x005a0000)
#define APCS_L3U00_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x005a0000
#define APCS_L3U00_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U00_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x005b0000)
#define APCS_L3U00_HML3_QOS_REG_BASE_OFFS                           0x005b0000
#define APCS_L3U00_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU1_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00600000)
#define APCS_MBSU1_MBSU_TOP_REG_BASE_OFFS                           0x00600000
#define APCS_MBSU1_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU1_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00630000)
#define APCS_MBSU1_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00630000
#define APCS_MBSU1_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU1_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00600000)
#define APCS_MBSU1_MNC_MBSU_B10_REG_BASE_OFFS                       0x00600000
#define APCS_MBSU1_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC03_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00640000)
#define APCS_APC03_HY_TOP_QLL_REG_BASE_OFFS                         0x00640000
#define APCS_APC03_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC03_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00640000)
#define APCS_APC03_CPM_REG_BASE_OFFS                                0x00640000
#define APCS_APC03_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U01_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00680000)
#define APCS_L3U01_HML3_QLL_REG_BASE_OFFS                           0x00680000
#define APCS_L3U01_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U01_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00680000)
#define APCS_L3U01_HML3_CSR_REG_BASE_OFFS                           0x00680000
#define APCS_L3U01_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U01_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00690000)
#define APCS_L3U01_HML3_CFG_REG_BASE_OFFS                           0x00690000
#define APCS_L3U01_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U01_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x006a0000)
#define APCS_L3U01_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x006a0000
#define APCS_L3U01_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U01_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x006b0000)
#define APCS_L3U01_HML3_QOS_REG_BASE_OFFS                           0x006b0000
#define APCS_L3U01_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU2_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00700000)
#define APCS_MBSU2_MBSU_TOP_REG_BASE_OFFS                           0x00700000
#define APCS_MBSU2_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU2_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00730000)
#define APCS_MBSU2_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00730000
#define APCS_MBSU2_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU2_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00700000)
#define APCS_MBSU2_MNC_MBSU_B10_REG_BASE_OFFS                       0x00700000
#define APCS_MBSU2_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC04_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00740000)
#define APCS_APC04_HY_TOP_QLL_REG_BASE_OFFS                         0x00740000
#define APCS_APC04_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC04_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00740000)
#define APCS_APC04_CPM_REG_BASE_OFFS                                0x00740000
#define APCS_APC04_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U02_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00780000)
#define APCS_L3U02_HML3_QLL_REG_BASE_OFFS                           0x00780000
#define APCS_L3U02_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U02_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00780000)
#define APCS_L3U02_HML3_CSR_REG_BASE_OFFS                           0x00780000
#define APCS_L3U02_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U02_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00790000)
#define APCS_L3U02_HML3_CFG_REG_BASE_OFFS                           0x00790000
#define APCS_L3U02_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U02_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x007a0000)
#define APCS_L3U02_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x007a0000
#define APCS_L3U02_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U02_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x007b0000)
#define APCS_L3U02_HML3_QOS_REG_BASE_OFFS                           0x007b0000
#define APCS_L3U02_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU3_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00800000)
#define APCS_MBSU3_MBSU_TOP_REG_BASE_OFFS                           0x00800000
#define APCS_MBSU3_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU3_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00830000)
#define APCS_MBSU3_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00830000
#define APCS_MBSU3_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU3_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00800000)
#define APCS_MBSU3_MNC_MBSU_B10_REG_BASE_OFFS                       0x00800000
#define APCS_MBSU3_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC07_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00840000)
#define APCS_APC07_HY_TOP_QLL_REG_BASE_OFFS                         0x00840000
#define APCS_APC07_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC07_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00840000)
#define APCS_APC07_CPM_REG_BASE_OFFS                                0x00840000
#define APCS_APC07_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U03_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00880000)
#define APCS_L3U03_HML3_QLL_REG_BASE_OFFS                           0x00880000
#define APCS_L3U03_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U03_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00880000)
#define APCS_L3U03_HML3_CSR_REG_BASE_OFFS                           0x00880000
#define APCS_L3U03_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U03_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00890000)
#define APCS_L3U03_HML3_CFG_REG_BASE_OFFS                           0x00890000
#define APCS_L3U03_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U03_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x008a0000)
#define APCS_L3U03_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x008a0000
#define APCS_L3U03_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U03_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x008b0000)
#define APCS_L3U03_HML3_QOS_REG_BASE_OFFS                           0x008b0000
#define APCS_L3U03_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU4_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00900000)
#define APCS_MBSU4_MBSU_TOP_REG_BASE_OFFS                           0x00900000
#define APCS_MBSU4_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU4_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00930000)
#define APCS_MBSU4_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00930000
#define APCS_MBSU4_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU4_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00900000)
#define APCS_MBSU4_MNC_MBSU_B10_REG_BASE_OFFS                       0x00900000
#define APCS_MBSU4_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC08_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00940000)
#define APCS_APC08_HY_TOP_QLL_REG_BASE_OFFS                         0x00940000
#define APCS_APC08_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC08_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00940000)
#define APCS_APC08_CPM_REG_BASE_OFFS                                0x00940000
#define APCS_APC08_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U04_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00980000)
#define APCS_L3U04_HML3_QLL_REG_BASE_OFFS                           0x00980000
#define APCS_L3U04_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U04_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00980000)
#define APCS_L3U04_HML3_CSR_REG_BASE_OFFS                           0x00980000
#define APCS_L3U04_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U04_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00990000)
#define APCS_L3U04_HML3_CFG_REG_BASE_OFFS                           0x00990000
#define APCS_L3U04_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U04_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x009a0000)
#define APCS_L3U04_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x009a0000
#define APCS_L3U04_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U04_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x009b0000)
#define APCS_L3U04_HML3_QOS_REG_BASE_OFFS                           0x009b0000
#define APCS_L3U04_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU5_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00a00000)
#define APCS_MBSU5_MBSU_TOP_REG_BASE_OFFS                           0x00a00000
#define APCS_MBSU5_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU5_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00a30000)
#define APCS_MBSU5_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00a30000
#define APCS_MBSU5_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU5_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00a00000)
#define APCS_MBSU5_MNC_MBSU_B10_REG_BASE_OFFS                       0x00a00000
#define APCS_MBSU5_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC11_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00a40000)
#define APCS_APC11_HY_TOP_QLL_REG_BASE_OFFS                         0x00a40000
#define APCS_APC11_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC11_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00a40000)
#define APCS_APC11_CPM_REG_BASE_OFFS                                0x00a40000
#define APCS_APC11_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U05_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00a80000)
#define APCS_L3U05_HML3_QLL_REG_BASE_OFFS                           0x00a80000
#define APCS_L3U05_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U05_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00a80000)
#define APCS_L3U05_HML3_CSR_REG_BASE_OFFS                           0x00a80000
#define APCS_L3U05_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U05_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00a90000)
#define APCS_L3U05_HML3_CFG_REG_BASE_OFFS                           0x00a90000
#define APCS_L3U05_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U05_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00aa0000)
#define APCS_L3U05_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00aa0000
#define APCS_L3U05_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U05_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00ab0000)
#define APCS_L3U05_HML3_QOS_REG_BASE_OFFS                           0x00ab0000
#define APCS_L3U05_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU6_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00b00000)
#define APCS_MBSU6_MBSU_TOP_REG_BASE_OFFS                           0x00b00000
#define APCS_MBSU6_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU6_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00b30000)
#define APCS_MBSU6_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00b30000
#define APCS_MBSU6_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU6_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00b00000)
#define APCS_MBSU6_MNC_MBSU_B10_REG_BASE_OFFS                       0x00b00000
#define APCS_MBSU6_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC12_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00b40000)
#define APCS_APC12_HY_TOP_QLL_REG_BASE_OFFS                         0x00b40000
#define APCS_APC12_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC12_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00b40000)
#define APCS_APC12_CPM_REG_BASE_OFFS                                0x00b40000
#define APCS_APC12_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U06_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00b80000)
#define APCS_L3U06_HML3_QLL_REG_BASE_OFFS                           0x00b80000
#define APCS_L3U06_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U06_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00b80000)
#define APCS_L3U06_HML3_CSR_REG_BASE_OFFS                           0x00b80000
#define APCS_L3U06_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U06_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00b90000)
#define APCS_L3U06_HML3_CFG_REG_BASE_OFFS                           0x00b90000
#define APCS_L3U06_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U06_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00ba0000)
#define APCS_L3U06_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00ba0000
#define APCS_L3U06_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U06_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00bb0000)
#define APCS_L3U06_HML3_QOS_REG_BASE_OFFS                           0x00bb0000
#define APCS_L3U06_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU7_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00c00000)
#define APCS_MBSU7_MBSU_TOP_REG_BASE_OFFS                           0x00c00000
#define APCS_MBSU7_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU7_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00c30000)
#define APCS_MBSU7_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00c30000
#define APCS_MBSU7_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU7_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00c00000)
#define APCS_MBSU7_MNC_MBSU_B10_REG_BASE_OFFS                       0x00c00000
#define APCS_MBSU7_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC15_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00c40000)
#define APCS_APC15_HY_TOP_QLL_REG_BASE_OFFS                         0x00c40000
#define APCS_APC15_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC15_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00c40000)
#define APCS_APC15_CPM_REG_BASE_OFFS                                0x00c40000
#define APCS_APC15_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U07_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00c80000)
#define APCS_L3U07_HML3_QLL_REG_BASE_OFFS                           0x00c80000
#define APCS_L3U07_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U07_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00c80000)
#define APCS_L3U07_HML3_CSR_REG_BASE_OFFS                           0x00c80000
#define APCS_L3U07_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U07_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00c90000)
#define APCS_L3U07_HML3_CFG_REG_BASE_OFFS                           0x00c90000
#define APCS_L3U07_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U07_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00ca0000)
#define APCS_L3U07_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00ca0000
#define APCS_L3U07_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U07_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00cb0000)
#define APCS_L3U07_HML3_QOS_REG_BASE_OFFS                           0x00cb0000
#define APCS_L3U07_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU8_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00d00000)
#define APCS_MBSU8_MBSU_TOP_REG_BASE_OFFS                           0x00d00000
#define APCS_MBSU8_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU8_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00d30000)
#define APCS_MBSU8_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00d30000
#define APCS_MBSU8_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU8_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00d00000)
#define APCS_MBSU8_MNC_MBSU_B10_REG_BASE_OFFS                       0x00d00000
#define APCS_MBSU8_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC16_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00d40000)
#define APCS_APC16_HY_TOP_QLL_REG_BASE_OFFS                         0x00d40000
#define APCS_APC16_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC16_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00d40000)
#define APCS_APC16_CPM_REG_BASE_OFFS                                0x00d40000
#define APCS_APC16_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U08_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00d80000)
#define APCS_L3U08_HML3_QLL_REG_BASE_OFFS                           0x00d80000
#define APCS_L3U08_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U08_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00d80000)
#define APCS_L3U08_HML3_CSR_REG_BASE_OFFS                           0x00d80000
#define APCS_L3U08_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U08_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00d90000)
#define APCS_L3U08_HML3_CFG_REG_BASE_OFFS                           0x00d90000
#define APCS_L3U08_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U08_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00da0000)
#define APCS_L3U08_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00da0000
#define APCS_L3U08_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U08_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00db0000)
#define APCS_L3U08_HML3_QOS_REG_BASE_OFFS                           0x00db0000
#define APCS_L3U08_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU9_MBSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00e00000)
#define APCS_MBSU9_MBSU_TOP_REG_BASE_OFFS                           0x00e00000
#define APCS_MBSU9_MBSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MBSU9_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x00e30000)
#define APCS_MBSU9_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS             0x00e30000
#define APCS_MBSU9_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MBSU9_MNC_MBSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x00e00000)
#define APCS_MBSU9_MNC_MBSU_B10_REG_BASE_OFFS                       0x00e00000
#define APCS_MBSU9_MNC_MBSU_B10_REG_BASE_SIZE                       0x0001017c

#define APCS_APC19_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00e40000)
#define APCS_APC19_HY_TOP_QLL_REG_BASE_OFFS                         0x00e40000
#define APCS_APC19_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC19_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00e40000)
#define APCS_APC19_CPM_REG_BASE_OFFS                                0x00e40000
#define APCS_APC19_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U09_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00e80000)
#define APCS_L3U09_HML3_QLL_REG_BASE_OFFS                           0x00e80000
#define APCS_L3U09_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U09_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00e80000)
#define APCS_L3U09_HML3_CSR_REG_BASE_OFFS                           0x00e80000
#define APCS_L3U09_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U09_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00e90000)
#define APCS_L3U09_HML3_CFG_REG_BASE_OFFS                           0x00e90000
#define APCS_L3U09_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U09_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00ea0000)
#define APCS_L3U09_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00ea0000
#define APCS_L3U09_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U09_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00eb0000)
#define APCS_L3U09_HML3_QOS_REG_BASE_OFFS                           0x00eb0000
#define APCS_L3U09_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU10_MBSU_TOP_REG_BASE_PHYS                          (HMSS_QLL_BASE_PHYS + 0x00f00000)
#define APCS_MBSU10_MBSU_TOP_REG_BASE_OFFS                          0x00f00000
#define APCS_MBSU10_MBSU_TOP_REG_BASE_SIZE                          0x00040000

#define APCS_MBSU10_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS            (HMSS_QLL_BASE_PHYS + 0x00f30000)
#define APCS_MBSU10_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS            0x00f30000
#define APCS_MBSU10_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE            0x00010000

#define APCS_MBSU10_MNC_MBSU_B10_REG_BASE_PHYS                      (HMSS_QLL_BASE_PHYS + 0x00f00000)
#define APCS_MBSU10_MNC_MBSU_B10_REG_BASE_OFFS                      0x00f00000
#define APCS_MBSU10_MNC_MBSU_B10_REG_BASE_SIZE                      0x0001017c

#define APCS_APC20_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x00f40000)
#define APCS_APC20_HY_TOP_QLL_REG_BASE_OFFS                         0x00f40000
#define APCS_APC20_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC20_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x00f40000)
#define APCS_APC20_CPM_REG_BASE_OFFS                                0x00f40000
#define APCS_APC20_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U10_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00f80000)
#define APCS_L3U10_HML3_QLL_REG_BASE_OFFS                           0x00f80000
#define APCS_L3U10_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U10_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00f80000)
#define APCS_L3U10_HML3_CSR_REG_BASE_OFFS                           0x00f80000
#define APCS_L3U10_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U10_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00f90000)
#define APCS_L3U10_HML3_CFG_REG_BASE_OFFS                           0x00f90000
#define APCS_L3U10_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U10_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x00fa0000)
#define APCS_L3U10_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x00fa0000
#define APCS_L3U10_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U10_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x00fb0000)
#define APCS_L3U10_HML3_QOS_REG_BASE_OFFS                           0x00fb0000
#define APCS_L3U10_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_MBSU11_MBSU_TOP_REG_BASE_PHYS                          (HMSS_QLL_BASE_PHYS + 0x01000000)
#define APCS_MBSU11_MBSU_TOP_REG_BASE_OFFS                          0x01000000
#define APCS_MBSU11_MBSU_TOP_REG_BASE_SIZE                          0x00040000

#define APCS_MBSU11_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_PHYS            (HMSS_QLL_BASE_PHYS + 0x01030000)
#define APCS_MBSU11_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_OFFS            0x01030000
#define APCS_MBSU11_MBSU_MBSU_MNC_PMON_QLL_REG_BASE_SIZE            0x00010000

#define APCS_MBSU11_MNC_MBSU_B10_REG_BASE_PHYS                      (HMSS_QLL_BASE_PHYS + 0x01000000)
#define APCS_MBSU11_MNC_MBSU_B10_REG_BASE_OFFS                      0x01000000
#define APCS_MBSU11_MNC_MBSU_B10_REG_BASE_SIZE                      0x0001017c

#define APCS_APC23_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01040000)
#define APCS_APC23_HY_TOP_QLL_REG_BASE_OFFS                         0x01040000
#define APCS_APC23_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC23_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01040000)
#define APCS_APC23_CPM_REG_BASE_OFFS                                0x01040000
#define APCS_APC23_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_L3U11_HML3_QLL_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01080000)
#define APCS_L3U11_HML3_QLL_REG_BASE_OFFS                           0x01080000
#define APCS_L3U11_HML3_QLL_REG_BASE_SIZE                           0x00040000

#define APCS_L3U11_HML3_CSR_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01080000)
#define APCS_L3U11_HML3_CSR_REG_BASE_OFFS                           0x01080000
#define APCS_L3U11_HML3_CSR_REG_BASE_SIZE                           0x00010000

#define APCS_L3U11_HML3_CFG_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01090000)
#define APCS_L3U11_HML3_CFG_REG_BASE_OFFS                           0x01090000
#define APCS_L3U11_HML3_CFG_REG_BASE_SIZE                           0x00010000

#define APCS_L3U11_HML3_QLL_PERFMON_REG_BASE_PHYS                   (HMSS_QLL_BASE_PHYS + 0x010a0000)
#define APCS_L3U11_HML3_QLL_PERFMON_REG_BASE_OFFS                   0x010a0000
#define APCS_L3U11_HML3_QLL_PERFMON_REG_BASE_SIZE                   0x00010000

#define APCS_L3U11_HML3_QOS_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x010b0000)
#define APCS_L3U11_HML3_QOS_REG_BASE_OFFS                           0x010b0000
#define APCS_L3U11_HML3_QOS_REG_BASE_SIZE                           0x00010000

#define APCS_DMSU0_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01100000)
#define APCS_DMSU0_DMSU_TOP_REG_BASE_OFFS                           0x01100000
#define APCS_DMSU0_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU0_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01130000)
#define APCS_DMSU0_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01130000
#define APCS_DMSU0_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU0_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01100000)
#define APCS_DMSU0_MNC_DMSU_B10_REG_BASE_OFFS                       0x01100000
#define APCS_DMSU0_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC10_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01140000)
#define APCS_APC10_HY_TOP_QLL_REG_BASE_OFFS                         0x01140000
#define APCS_APC10_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC10_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01140000)
#define APCS_APC10_CPM_REG_BASE_OFFS                                0x01140000
#define APCS_APC10_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC13_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01180000)
#define APCS_APC13_HY_TOP_QLL_REG_BASE_OFFS                         0x01180000
#define APCS_APC13_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC13_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01180000)
#define APCS_APC13_CPM_REG_BASE_OFFS                                0x01180000
#define APCS_APC13_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_DMSU1_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01200000)
#define APCS_DMSU1_DMSU_TOP_REG_BASE_OFFS                           0x01200000
#define APCS_DMSU1_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU1_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01230000)
#define APCS_DMSU1_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01230000
#define APCS_DMSU1_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU1_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01200000)
#define APCS_DMSU1_MNC_DMSU_B10_REG_BASE_OFFS                       0x01200000
#define APCS_DMSU1_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC09_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01240000)
#define APCS_APC09_HY_TOP_QLL_REG_BASE_OFFS                         0x01240000
#define APCS_APC09_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC09_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01240000)
#define APCS_APC09_CPM_REG_BASE_OFFS                                0x01240000
#define APCS_APC09_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC14_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01280000)
#define APCS_APC14_HY_TOP_QLL_REG_BASE_OFFS                         0x01280000
#define APCS_APC14_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC14_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01280000)
#define APCS_APC14_CPM_REG_BASE_OFFS                                0x01280000
#define APCS_APC14_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_DMSU2_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01300000)
#define APCS_DMSU2_DMSU_TOP_REG_BASE_OFFS                           0x01300000
#define APCS_DMSU2_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU2_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01330000)
#define APCS_DMSU2_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01330000
#define APCS_DMSU2_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU2_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01300000)
#define APCS_DMSU2_MNC_DMSU_B10_REG_BASE_OFFS                       0x01300000
#define APCS_DMSU2_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC06_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01340000)
#define APCS_APC06_HY_TOP_QLL_REG_BASE_OFFS                         0x01340000
#define APCS_APC06_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC06_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01340000)
#define APCS_APC06_CPM_REG_BASE_OFFS                                0x01340000
#define APCS_APC06_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC17_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01380000)
#define APCS_APC17_HY_TOP_QLL_REG_BASE_OFFS                         0x01380000
#define APCS_APC17_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC17_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01380000)
#define APCS_APC17_CPM_REG_BASE_OFFS                                0x01380000
#define APCS_APC17_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_DMSU3_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01400000)
#define APCS_DMSU3_DMSU_TOP_REG_BASE_OFFS                           0x01400000
#define APCS_DMSU3_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU3_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01430000)
#define APCS_DMSU3_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01430000
#define APCS_DMSU3_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU3_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01400000)
#define APCS_DMSU3_MNC_DMSU_B10_REG_BASE_OFFS                       0x01400000
#define APCS_DMSU3_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC05_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01440000)
#define APCS_APC05_HY_TOP_QLL_REG_BASE_OFFS                         0x01440000
#define APCS_APC05_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC05_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01440000)
#define APCS_APC05_CPM_REG_BASE_OFFS                                0x01440000
#define APCS_APC05_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC18_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01480000)
#define APCS_APC18_HY_TOP_QLL_REG_BASE_OFFS                         0x01480000
#define APCS_APC18_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC18_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01480000)
#define APCS_APC18_CPM_REG_BASE_OFFS                                0x01480000
#define APCS_APC18_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_DMSU4_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01500000)
#define APCS_DMSU4_DMSU_TOP_REG_BASE_OFFS                           0x01500000
#define APCS_DMSU4_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU4_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01530000)
#define APCS_DMSU4_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01530000
#define APCS_DMSU4_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU4_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01500000)
#define APCS_DMSU4_MNC_DMSU_B10_REG_BASE_OFFS                       0x01500000
#define APCS_DMSU4_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC02_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01540000)
#define APCS_APC02_HY_TOP_QLL_REG_BASE_OFFS                         0x01540000
#define APCS_APC02_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC02_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01540000)
#define APCS_APC02_CPM_REG_BASE_OFFS                                0x01540000
#define APCS_APC02_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC21_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01580000)
#define APCS_APC21_HY_TOP_QLL_REG_BASE_OFFS                         0x01580000
#define APCS_APC21_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC21_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01580000)
#define APCS_APC21_CPM_REG_BASE_OFFS                                0x01580000
#define APCS_APC21_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_DMSU5_DMSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01600000)
#define APCS_DMSU5_DMSU_TOP_REG_BASE_OFFS                           0x01600000
#define APCS_DMSU5_DMSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_DMSU5_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01630000)
#define APCS_DMSU5_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01630000
#define APCS_DMSU5_DMSU_DMSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_DMSU5_MNC_DMSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01600000)
#define APCS_DMSU5_MNC_DMSU_B10_REG_BASE_OFFS                       0x01600000
#define APCS_DMSU5_MNC_DMSU_B10_REG_BASE_SIZE                       0x00010154

#define APCS_APC01_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01640000)
#define APCS_APC01_HY_TOP_QLL_REG_BASE_OFFS                         0x01640000
#define APCS_APC01_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC01_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01640000)
#define APCS_APC01_CPM_REG_BASE_OFFS                                0x01640000
#define APCS_APC01_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_APC22_HY_TOP_QLL_REG_BASE_PHYS                         (HMSS_QLL_BASE_PHYS + 0x01680000)
#define APCS_APC22_HY_TOP_QLL_REG_BASE_OFFS                         0x01680000
#define APCS_APC22_HY_TOP_QLL_REG_BASE_SIZE                         0x00040000

#define APCS_APC22_CPM_REG_BASE_PHYS                                (HMSS_QLL_BASE_PHYS + 0x01680000)
#define APCS_APC22_CPM_REG_BASE_OFFS                                0x01680000
#define APCS_APC22_CPM_REG_BASE_SIZE                                0x00010000

#define APCS_MCSU0_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01700000)
#define APCS_MCSU0_MCSU_TOP_REG_BASE_OFFS                           0x01700000
#define APCS_MCSU0_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU0_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01730000)
#define APCS_MCSU0_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01730000
#define APCS_MCSU0_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU0_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01700000)
#define APCS_MCSU0_MNC_MCSU_B10_REG_BASE_OFFS                       0x01700000
#define APCS_MCSU0_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_MCSU1_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01800000)
#define APCS_MCSU1_MCSU_TOP_REG_BASE_OFFS                           0x01800000
#define APCS_MCSU1_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU1_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01830000)
#define APCS_MCSU1_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01830000
#define APCS_MCSU1_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU1_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01800000)
#define APCS_MCSU1_MNC_MCSU_B10_REG_BASE_OFFS                       0x01800000
#define APCS_MCSU1_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_MCSU2_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01900000)
#define APCS_MCSU2_MCSU_TOP_REG_BASE_OFFS                           0x01900000
#define APCS_MCSU2_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU2_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01930000)
#define APCS_MCSU2_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01930000
#define APCS_MCSU2_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU2_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01900000)
#define APCS_MCSU2_MNC_MCSU_B10_REG_BASE_OFFS                       0x01900000
#define APCS_MCSU2_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_MCSU3_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01a00000)
#define APCS_MCSU3_MCSU_TOP_REG_BASE_OFFS                           0x01a00000
#define APCS_MCSU3_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU3_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01a30000)
#define APCS_MCSU3_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01a30000
#define APCS_MCSU3_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU3_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01a00000)
#define APCS_MCSU3_MNC_MCSU_B10_REG_BASE_OFFS                       0x01a00000
#define APCS_MCSU3_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_MCSU4_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01b00000)
#define APCS_MCSU4_MCSU_TOP_REG_BASE_OFFS                           0x01b00000
#define APCS_MCSU4_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU4_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01b30000)
#define APCS_MCSU4_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01b30000
#define APCS_MCSU4_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU4_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01b00000)
#define APCS_MCSU4_MNC_MCSU_B10_REG_BASE_OFFS                       0x01b00000
#define APCS_MCSU4_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_MCSU5_MCSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01c00000)
#define APCS_MCSU5_MCSU_TOP_REG_BASE_OFFS                           0x01c00000
#define APCS_MCSU5_MCSU_TOP_REG_BASE_SIZE                           0x00040000

#define APCS_MCSU5_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_PHYS             (HMSS_QLL_BASE_PHYS + 0x01c30000)
#define APCS_MCSU5_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_OFFS             0x01c30000
#define APCS_MCSU5_MCSU_MCSU_MNC_PMON_QLL_REG_BASE_SIZE             0x00010000

#define APCS_MCSU5_MNC_MCSU_B10_REG_BASE_PHYS                       (HMSS_QLL_BASE_PHYS + 0x01c00000)
#define APCS_MCSU5_MNC_MCSU_B10_REG_BASE_OFFS                       0x01c00000
#define APCS_MCSU5_MNC_MCSU_B10_REG_BASE_SIZE                       0x00020000

#define APCS_TRSU0_TRSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01d00000)
#define APCS_TRSU0_TRSU_TOP_REG_BASE_OFFS                           0x01d00000
#define APCS_TRSU0_TRSU_TOP_REG_BASE_SIZE                           0x00010144

#define APCS_TRSU1_TRSU_TOP_REG_BASE_PHYS                           (HMSS_QLL_BASE_PHYS + 0x01e00000)
#define APCS_TRSU1_TRSU_TOP_REG_BASE_OFFS                           0x01e00000
#define APCS_TRSU1_TRSU_TOP_REG_BASE_SIZE                           0x00010144

#define APCS_GICCHV_HYDRASR_GICCHVBASE_EL3_REG_BASE_PHYS            (HMSS_QLL_BASE_PHYS + 0x02800000)
#define APCS_GICCHV_HYDRASR_GICCHVBASE_EL3_REG_BASE_OFFS            0x02800000
#define APCS_GICCHV_HYDRASR_GICCHVBASE_EL3_REG_BASE_SIZE            0x00040000

/*----------------------------------------------------------------------------
 * BASE: SATA_SS_VBU_TN
 *--------------------------------------------------------------------------*/

#define SATA_SS_VBU_TN_BASE                                         0xff88000000uLL
#define SATA_SS_VBU_TN_BASE_SIZE                                    0x08000000
#define SATA_SS_VBU_TN_BASE_PHYS                                    0xff88000000uLL

#define I0_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define I0_SATA_TOP_REG_BASE_OFFS                                   0x00000000
#define I0_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I0_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define I0_SATA_REG_BASE_OFFS                                       0x00000000
#define I0_SATA_REG_BASE_SIZE                                       0x00000400

#define I0_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x00000c00)
#define I0_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x00000c00
#define I0_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I0_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x00002000)
#define I0_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x00002000
#define I0_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I0_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x00003000)
#define I0_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x00003000
#define I0_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I1_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x01000000)
#define I1_SATA_TOP_REG_BASE_OFFS                                   0x01000000
#define I1_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I1_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x01000000)
#define I1_SATA_REG_BASE_OFFS                                       0x01000000
#define I1_SATA_REG_BASE_SIZE                                       0x00000400

#define I1_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x01000c00)
#define I1_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x01000c00
#define I1_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I1_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x01002000)
#define I1_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x01002000
#define I1_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I1_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x01003000)
#define I1_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x01003000
#define I1_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I2_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x02000000)
#define I2_SATA_TOP_REG_BASE_OFFS                                   0x02000000
#define I2_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I2_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x02000000)
#define I2_SATA_REG_BASE_OFFS                                       0x02000000
#define I2_SATA_REG_BASE_SIZE                                       0x00000400

#define I2_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x02000c00)
#define I2_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x02000c00
#define I2_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I2_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x02002000)
#define I2_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x02002000
#define I2_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I2_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x02003000)
#define I2_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x02003000
#define I2_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I3_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x03000000)
#define I3_SATA_TOP_REG_BASE_OFFS                                   0x03000000
#define I3_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I3_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x03000000)
#define I3_SATA_REG_BASE_OFFS                                       0x03000000
#define I3_SATA_REG_BASE_SIZE                                       0x00000400

#define I3_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x03000c00)
#define I3_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x03000c00
#define I3_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I3_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x03002000)
#define I3_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x03002000
#define I3_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I3_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x03003000)
#define I3_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x03003000
#define I3_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I4_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x04000000)
#define I4_SATA_TOP_REG_BASE_OFFS                                   0x04000000
#define I4_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I4_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x04000000)
#define I4_SATA_REG_BASE_OFFS                                       0x04000000
#define I4_SATA_REG_BASE_SIZE                                       0x00000400

#define I4_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x04000c00)
#define I4_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x04000c00
#define I4_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I4_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x04002000)
#define I4_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x04002000
#define I4_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I4_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x04003000)
#define I4_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x04003000
#define I4_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I5_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x05000000)
#define I5_SATA_TOP_REG_BASE_OFFS                                   0x05000000
#define I5_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I5_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x05000000)
#define I5_SATA_REG_BASE_OFFS                                       0x05000000
#define I5_SATA_REG_BASE_SIZE                                       0x00000400

#define I5_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x05000c00)
#define I5_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x05000c00
#define I5_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I5_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x05002000)
#define I5_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x05002000
#define I5_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I5_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x05003000)
#define I5_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x05003000
#define I5_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I6_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x06000000)
#define I6_SATA_TOP_REG_BASE_OFFS                                   0x06000000
#define I6_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I6_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x06000000)
#define I6_SATA_REG_BASE_OFFS                                       0x06000000
#define I6_SATA_REG_BASE_SIZE                                       0x00000400

#define I6_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x06000c00)
#define I6_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x06000c00
#define I6_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I6_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x06002000)
#define I6_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x06002000
#define I6_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I6_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x06003000)
#define I6_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x06003000
#define I6_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define I7_SATA_TOP_REG_BASE_PHYS                                   (SATA_SS_VBU_TN_BASE_PHYS + 0x07000000)
#define I7_SATA_TOP_REG_BASE_OFFS                                   0x07000000
#define I7_SATA_TOP_REG_BASE_SIZE                                   0x00004000

#define I7_SATA_REG_BASE_PHYS                                       (SATA_SS_VBU_TN_BASE_PHYS + 0x07000000)
#define I7_SATA_REG_BASE_OFFS                                       0x07000000
#define I7_SATA_REG_BASE_SIZE                                       0x00000400

#define I7_SATA_WRAPPER_REGS_REG_BASE_PHYS                          (SATA_SS_VBU_TN_BASE_PHYS + 0x07000c00)
#define I7_SATA_WRAPPER_REGS_REG_BASE_OFFS                          0x07000c00
#define I7_SATA_WRAPPER_REGS_REG_BASE_SIZE                          0x00000400

#define I7_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_PHYS            (SATA_SS_VBU_TN_BASE_PHYS + 0x07002000)
#define I7_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_OFFS            0x07002000
#define I7_SATA_SATA_VMIDMT_IDX_1_SSD0_MA1_REG_BASE_SIZE            0x00001000

#define I7_SATA_SATA_APU0132_2_REG_BASE_PHYS                        (SATA_SS_VBU_TN_BASE_PHYS + 0x07003000)
#define I7_SATA_SATA_APU0132_2_REG_BASE_OFFS                        0x07003000
#define I7_SATA_SATA_APU0132_2_REG_BASE_SIZE                        0x00000300

#define SATA0_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x00800000)
#define SATA0_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x00800000
#define SATA0_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x00800000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x00800000
#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x00810000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x00810000
#define SATA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x00820000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x00820000
#define SATA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x00828000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x00828000
#define SATA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x00830000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x00830000
#define SATA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x00840000)
#define SATA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x00840000
#define SATA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA1_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x01800000)
#define SATA1_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x01800000
#define SATA1_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x01800000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x01800000
#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x01810000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x01810000
#define SATA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x01820000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x01820000
#define SATA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x01828000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x01828000
#define SATA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x01830000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x01830000
#define SATA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x01840000)
#define SATA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x01840000
#define SATA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA2_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x02800000)
#define SATA2_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x02800000
#define SATA2_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x02800000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x02800000
#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x02810000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x02810000
#define SATA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x02820000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x02820000
#define SATA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x02828000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x02828000
#define SATA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x02830000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x02830000
#define SATA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x02840000)
#define SATA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x02840000
#define SATA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA3_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x03800000)
#define SATA3_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x03800000
#define SATA3_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x03800000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x03800000
#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x03810000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x03810000
#define SATA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x03820000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x03820000
#define SATA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x03828000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x03828000
#define SATA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x03830000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x03830000
#define SATA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x03840000)
#define SATA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x03840000
#define SATA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA4_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x04800000)
#define SATA4_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x04800000
#define SATA4_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x04800000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x04800000
#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x04810000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x04810000
#define SATA4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x04820000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x04820000
#define SATA4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x04828000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x04828000
#define SATA4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x04830000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x04830000
#define SATA4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x04840000)
#define SATA4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x04840000
#define SATA4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA5_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x05800000)
#define SATA5_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x05800000
#define SATA5_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x05800000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x05800000
#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x05810000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x05810000
#define SATA5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x05820000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x05820000
#define SATA5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x05828000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x05828000
#define SATA5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x05830000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x05830000
#define SATA5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x05840000)
#define SATA5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x05840000
#define SATA5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA6_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x06800000)
#define SATA6_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x06800000
#define SATA6_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x06800000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x06800000
#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x06810000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x06810000
#define SATA6_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA6_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x06820000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x06820000
#define SATA6_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA6_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x06828000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x06828000
#define SATA6_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA6_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x06830000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x06830000
#define SATA6_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA6_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x06840000)
#define SATA6_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x06840000
#define SATA6_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define SATA7_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_PHYS (SATA_SS_VBU_TN_BASE_PHYS + 0x07800000)
#define SATA7_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_OFFS 0x07800000
#define SATA7_QSMMUV3_STQS4_2_2_QAD11100_V64P44D64_C16UA_F7_REG_BASE_SIZE 0x00060000

#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x07800000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x07800000
#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (SATA_SS_VBU_TN_BASE_PHYS + 0x07810000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x07810000
#define SATA7_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define SATA7_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (SATA_SS_VBU_TN_BASE_PHYS + 0x07820000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x07820000
#define SATA7_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define SATA7_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (SATA_SS_VBU_TN_BASE_PHYS + 0x07828000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x07828000
#define SATA7_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define SATA7_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x07830000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x07830000
#define SATA7_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define SATA7_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (SATA_SS_VBU_TN_BASE_PHYS + 0x07840000)
#define SATA7_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x07840000
#define SATA7_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

/*----------------------------------------------------------------------------
 * BASE: HDMA_SS_VBU_TN
 *--------------------------------------------------------------------------*/

#define HDMA_SS_VBU_TN_BASE                                         0xff98000000uLL
#define HDMA_SS_VBU_TN_BASE_SIZE                                    0x08000000
#define HDMA_SS_VBU_TN_BASE_PHYS                                    0xff98000000uLL

#define HDMA0_HI_DMA_TOP_REG_BASE_PHYS                              (HDMA_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define HDMA0_HI_DMA_TOP_REG_BASE_OFFS                              0x00000000
#define HDMA0_HI_DMA_TOP_REG_BASE_SIZE                              0x000e0000

#define HDMA0_HI_DMA_REG_BASE_PHYS                                  (HDMA_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define HDMA0_HI_DMA_REG_BASE_OFFS                                  0x00000000
#define HDMA0_HI_DMA_REG_BASE_SIZE                                  0x000d0000

#define HDMA0_XPU2_REG_BASE_PHYS                                    (HDMA_SS_VBU_TN_BASE_PHYS + 0x000d0000)
#define HDMA0_XPU2_REG_BASE_OFFS                                    0x000d0000
#define HDMA0_XPU2_REG_BASE_SIZE                                    0x00010000

#define HDMA1_HI_DMA_TOP_REG_BASE_PHYS                              (HDMA_SS_VBU_TN_BASE_PHYS + 0x02000000)
#define HDMA1_HI_DMA_TOP_REG_BASE_OFFS                              0x02000000
#define HDMA1_HI_DMA_TOP_REG_BASE_SIZE                              0x000e0000

#define HDMA1_HI_DMA_REG_BASE_PHYS                                  (HDMA_SS_VBU_TN_BASE_PHYS + 0x02000000)
#define HDMA1_HI_DMA_REG_BASE_OFFS                                  0x02000000
#define HDMA1_HI_DMA_REG_BASE_SIZE                                  0x000d0000

#define HDMA1_XPU2_REG_BASE_PHYS                                    (HDMA_SS_VBU_TN_BASE_PHYS + 0x020d0000)
#define HDMA1_XPU2_REG_BASE_OFFS                                    0x020d0000
#define HDMA1_XPU2_REG_BASE_SIZE                                    0x00010000

#define HDMA2_HI_DMA_TOP_REG_BASE_PHYS                              (HDMA_SS_VBU_TN_BASE_PHYS + 0x04000000)
#define HDMA2_HI_DMA_TOP_REG_BASE_OFFS                              0x04000000
#define HDMA2_HI_DMA_TOP_REG_BASE_SIZE                              0x000e0000

#define HDMA2_HI_DMA_REG_BASE_PHYS                                  (HDMA_SS_VBU_TN_BASE_PHYS + 0x04000000)
#define HDMA2_HI_DMA_REG_BASE_OFFS                                  0x04000000
#define HDMA2_HI_DMA_REG_BASE_SIZE                                  0x000d0000

#define HDMA2_XPU2_REG_BASE_PHYS                                    (HDMA_SS_VBU_TN_BASE_PHYS + 0x040d0000)
#define HDMA2_XPU2_REG_BASE_OFFS                                    0x040d0000
#define HDMA2_XPU2_REG_BASE_SIZE                                    0x00010000

#define HDMA3_HI_DMA_TOP_REG_BASE_PHYS                              (HDMA_SS_VBU_TN_BASE_PHYS + 0x06000000)
#define HDMA3_HI_DMA_TOP_REG_BASE_OFFS                              0x06000000
#define HDMA3_HI_DMA_TOP_REG_BASE_SIZE                              0x000e0000

#define HDMA3_HI_DMA_REG_BASE_PHYS                                  (HDMA_SS_VBU_TN_BASE_PHYS + 0x06000000)
#define HDMA3_HI_DMA_REG_BASE_OFFS                                  0x06000000
#define HDMA3_HI_DMA_REG_BASE_SIZE                                  0x000d0000

#define HDMA3_XPU2_REG_BASE_PHYS                                    (HDMA_SS_VBU_TN_BASE_PHYS + 0x060d0000)
#define HDMA3_XPU2_REG_BASE_OFFS                                    0x060d0000
#define HDMA3_XPU2_REG_BASE_SIZE                                    0x00010000

#define HDMA0_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_PHYS (HDMA_SS_VBU_TN_BASE_PHYS + 0x01000000)
#define HDMA0_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_OFFS 0x01000000
#define HDMA0_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_SIZE 0x00060000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x01000000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x01000000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x01010000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x01010000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (HDMA_SS_VBU_TN_BASE_PHYS + 0x01020000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x01020000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (HDMA_SS_VBU_TN_BASE_PHYS + 0x01028000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x01028000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x01030000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x01030000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define HDMA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x01040000)
#define HDMA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x01040000
#define HDMA0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define HDMA1_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_PHYS (HDMA_SS_VBU_TN_BASE_PHYS + 0x03000000)
#define HDMA1_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_OFFS 0x03000000
#define HDMA1_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_SIZE 0x00060000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x03000000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x03000000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x03010000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x03010000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (HDMA_SS_VBU_TN_BASE_PHYS + 0x03020000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x03020000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (HDMA_SS_VBU_TN_BASE_PHYS + 0x03028000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x03028000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x03030000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x03030000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define HDMA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x03040000)
#define HDMA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x03040000
#define HDMA1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define HDMA2_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_PHYS (HDMA_SS_VBU_TN_BASE_PHYS + 0x05000000)
#define HDMA2_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_OFFS 0x05000000
#define HDMA2_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_SIZE 0x00060000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x05000000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x05000000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x05010000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x05010000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (HDMA_SS_VBU_TN_BASE_PHYS + 0x05020000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x05020000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (HDMA_SS_VBU_TN_BASE_PHYS + 0x05028000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x05028000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x05030000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x05030000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define HDMA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x05040000)
#define HDMA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x05040000
#define HDMA2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define HDMA3_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_PHYS (HDMA_SS_VBU_TN_BASE_PHYS + 0x07000000)
#define HDMA3_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_OFFS 0x07000000
#define HDMA3_QSMMUV3_STQS256_8_8_QAD11100_V64P44D256_C16UA_F2_REG_BASE_SIZE 0x00060000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x07000000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x07000000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (HDMA_SS_VBU_TN_BASE_PHYS + 0x07010000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x07010000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (HDMA_SS_VBU_TN_BASE_PHYS + 0x07020000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x07020000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (HDMA_SS_VBU_TN_BASE_PHYS + 0x07028000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x07028000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x07030000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x07030000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define HDMA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (HDMA_SS_VBU_TN_BASE_PHYS + 0x07040000)
#define HDMA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x07040000
#define HDMA3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

/*----------------------------------------------------------------------------
 * BASE: PCIE_B_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_B_SIZE_BASE                                            0x40000000000uLL
#define PCIE_B_SIZE_BASE_SIZE                                       0x100000000
#define PCIE_B_SIZE_BASE_PHYS                                       0x40000000000uLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_A_SIZE
 *--------------------------------------------------------------------------*/

#define PCIE_A_SIZE_BASE                                            0x40000000000uLL
#define PCIE_A_SIZE_BASE_SIZE                                       0x100000000
#define PCIE_A_SIZE_BASE_PHYS                                       0x40000000000uLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_A
 *--------------------------------------------------------------------------*/

#define PCIE_A_BASE                                                 0x80000000000uLL
#define PCIE_A_BASE_SIZE                                            0x100000000
#define PCIE_A_BASE_PHYS                                            0x80000000000uLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_SS_VBU_TN
 *--------------------------------------------------------------------------*/

#define PCIE_SS_VBU_TN_BASE                                         0x80000000000uLL
#define PCIE_SS_VBU_TN_BASE_SIZE                                    0x80000000000
#define PCIE_SS_VBU_TN_BASE_PHYS                                    0x80000000000uLL

#define PCIE0_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define PCIE0_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_OFFS              0x00000000
#define PCIE0_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_SIZE              0x00001000

#define PCIE0_X16_DWC_PCIE_DM_REG_BASE_PHYS                         (PCIE_SS_VBU_TN_BASE_PHYS + 0x00000000)
#define PCIE0_X16_DWC_PCIE_DM_REG_BASE_OFFS                         0x00000000
#define PCIE0_X16_DWC_PCIE_DM_REG_BASE_SIZE                         0x00000d00

#define PCIE0_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x00000f20)
#define PCIE0_PCIE30_ELBI_REG_BASE_OFFS                             0x00000f20
#define PCIE0_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE1_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x10000000000)
#define PCIE1_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_OFFS               0x10000000000
#define PCIE1_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_SIZE               0x00001000

#define PCIE1_X8_DWC_PCIE_DM_REG_BASE_PHYS                          (PCIE_SS_VBU_TN_BASE_PHYS + 0x10000000000)
#define PCIE1_X8_DWC_PCIE_DM_REG_BASE_OFFS                          0x10000000000
#define PCIE1_X8_DWC_PCIE_DM_REG_BASE_SIZE                          0x00000d00

#define PCIE1_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x10000000f20)
#define PCIE1_PCIE30_ELBI_REG_BASE_OFFS                             0x10000000f20
#define PCIE1_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE2_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x20000000000)
#define PCIE2_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_OFFS               0x20000000000
#define PCIE2_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_SIZE               0x00001000

#define PCIE2_X8_DWC_PCIE_DM_REG_BASE_PHYS                          (PCIE_SS_VBU_TN_BASE_PHYS + 0x20000000000)
#define PCIE2_X8_DWC_PCIE_DM_REG_BASE_OFFS                          0x20000000000
#define PCIE2_X8_DWC_PCIE_DM_REG_BASE_SIZE                          0x00000d00

#define PCIE2_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x20000000f20)
#define PCIE2_PCIE30_ELBI_REG_BASE_OFFS                             0x20000000f20
#define PCIE2_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE0_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd00000)
#define PCIE0_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x3ffffd00000
#define PCIE0_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd00000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x3ffffd00000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd10000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x3ffffd10000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd20000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x3ffffd20000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd28000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x3ffffd28000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd30000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x3ffffd30000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffd40000)
#define PCIE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x3ffffd40000
#define PCIE0_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define PCIE1_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe00000)
#define PCIE1_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x3ffffe00000
#define PCIE1_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe00000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x3ffffe00000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe10000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x3ffffe10000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe20000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x3ffffe20000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe28000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x3ffffe28000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe30000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x3ffffe30000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3ffffe40000)
#define PCIE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x3ffffe40000
#define PCIE1_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define PCIE2_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff00000)
#define PCIE2_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x3fffff00000
#define PCIE2_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff00000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x3fffff00000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff10000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x3fffff10000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff20000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x3fffff20000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff28000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x3fffff28000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff30000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x3fffff30000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x3fffff40000)
#define PCIE2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x3fffff40000
#define PCIE2_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define PCIE3_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x40000000000)
#define PCIE3_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_OFFS              0x40000000000
#define PCIE3_PCIE30_WRAPPER_AXI_X16_DBI_REG_BASE_SIZE              0x00001000

#define PCIE3_X16_DWC_PCIE_DM_REG_BASE_PHYS                         (PCIE_SS_VBU_TN_BASE_PHYS + 0x40000000000)
#define PCIE3_X16_DWC_PCIE_DM_REG_BASE_OFFS                         0x40000000000
#define PCIE3_X16_DWC_PCIE_DM_REG_BASE_SIZE                         0x00000d00

#define PCIE3_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x40000000f20)
#define PCIE3_PCIE30_ELBI_REG_BASE_OFFS                             0x40000000f20
#define PCIE3_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE4_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x50000000000)
#define PCIE4_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_OFFS               0x50000000000
#define PCIE4_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_SIZE               0x00001000

#define PCIE4_X8_DWC_PCIE_DM_REG_BASE_PHYS                          (PCIE_SS_VBU_TN_BASE_PHYS + 0x50000000000)
#define PCIE4_X8_DWC_PCIE_DM_REG_BASE_OFFS                          0x50000000000
#define PCIE4_X8_DWC_PCIE_DM_REG_BASE_SIZE                          0x00000d00

#define PCIE4_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x50000000f20)
#define PCIE4_PCIE30_ELBI_REG_BASE_OFFS                             0x50000000f20
#define PCIE4_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE5_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x60000000000)
#define PCIE5_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_OFFS               0x60000000000
#define PCIE5_PCIE30_WRAPPER_AXI_X8_DBI_REG_BASE_SIZE               0x00001000

#define PCIE5_X8_DWC_PCIE_DM_REG_BASE_PHYS                          (PCIE_SS_VBU_TN_BASE_PHYS + 0x60000000000)
#define PCIE5_X8_DWC_PCIE_DM_REG_BASE_OFFS                          0x60000000000
#define PCIE5_X8_DWC_PCIE_DM_REG_BASE_SIZE                          0x00000d00

#define PCIE5_PCIE30_ELBI_REG_BASE_PHYS                             (PCIE_SS_VBU_TN_BASE_PHYS + 0x60000000f20)
#define PCIE5_PCIE30_ELBI_REG_BASE_OFFS                             0x60000000f20
#define PCIE5_PCIE30_ELBI_REG_BASE_SIZE                             0x000000a8

#define PCIE3_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd00000)
#define PCIE3_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x7ffffd00000
#define PCIE3_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd00000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x7ffffd00000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd10000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x7ffffd10000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd20000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x7ffffd20000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd28000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x7ffffd28000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd30000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x7ffffd30000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffd40000)
#define PCIE3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x7ffffd40000
#define PCIE3_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define PCIE4_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe00000)
#define PCIE4_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x7ffffe00000
#define PCIE4_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe00000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x7ffffe00000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe10000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x7ffffe10000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe20000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x7ffffe20000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe28000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x7ffffe28000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe30000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x7ffffe30000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7ffffe40000)
#define PCIE4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x7ffffe40000
#define PCIE4_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

#define PCIE5_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_PHYS (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff00000)
#define PCIE5_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_OFFS 0x7fffff00000
#define PCIE5_QSMMUV3_STQS256_8_16_20_QAD11100_V64P44D256P32_CRL16UA_F5_REG_BASE_SIZE 0x00060000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff00000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_OFFS    0x7fffff00000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE0_REG_BASE_SIZE    0x00010000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_PHYS    (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff10000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_OFFS    0x7fffff10000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_GLOBALREG_SPACE1_REG_BASE_SIZE    0x00010000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_PHYS                (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff20000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_OFFS                0x7fffff20000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_QSCT_REG_BASE_SIZE                0x00008000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_PHYS              (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff28000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_OFFS              0x7fffff28000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_IMPDEF_REG_BASE_SIZE              0x00008000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff30000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_OFFS               0x7fffff30000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_VATOS_REG_BASE_SIZE               0x00010000

#define PCIE5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_PHYS               (PCIE_SS_VBU_TN_BASE_PHYS + 0x7fffff40000)
#define PCIE5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_OFFS               0x7fffff40000
#define PCIE5_QSMMU_QSMMU_QSMMUV3_PMCG0_REG_BASE_SIZE               0x00020000

/*----------------------------------------------------------------------------
 * BASE: PCIE_A_END
 *--------------------------------------------------------------------------*/

#define PCIE_A_END_BASE                                             0xbffffffffffuLL
#define PCIE_A_END_BASE_SIZE                                        0x100000000
#define PCIE_A_END_BASE_PHYS                                        0xbffffffffffuLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_B
 *--------------------------------------------------------------------------*/

#define PCIE_B_BASE                                                 0xc0000000000uLL
#define PCIE_B_BASE_SIZE                                            0x100000000
#define PCIE_B_BASE_PHYS                                            0xc0000000000uLL

/*----------------------------------------------------------------------------
 * BASE: PCIE_B_END
 *--------------------------------------------------------------------------*/

#define PCIE_B_END_BASE                                             0xfffffffffffuLL
#define PCIE_B_END_BASE_SIZE                                        0x100000000
#define PCIE_B_END_BASE_PHYS                                        0xfffffffffffuLL

#endif /* __MSMHWIOBASE_H__ */
