FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GND\G";
2"PWR_EN";
3"JTAG_TCK";
4"JTAG_TDO";
5"GND\G";
6"VCCIO_EN_0";
7"GENERIC_DELAY_IN_MZ";
8"GPIO5";
9"GPIO3";
10"GPIO1";
11"GND\G";
12"V3P3\G";
13"VCC_IO_EN";
14"GND\G";
15"VCC\G";
16"VCC\G";
17"V3P3\G";
18"UN$1$BSS138$I128$1";
19"V3P3\G";
20"LE2_MZ";
21"LE1_MZ";
22"LE0_MZ";
23"TELLIE_PRE_DELAY_MZ";
24"SMELLIE_PRE_DELAY_MZ";
25"I2C_SDA";
26"VCC\G";
27"JX2_SE_1";
28"JX1_SE_1";
29"INIT#";
30"JX2_SE_0";
31"PWR_GOOD";
32"I2C_SCL";
33"MTCA_MIMIC_TRIG2_MZ";
34"MTCA_MIMIC_TRIG1_MZ";
35"MUX_ENABLE_MZ";
36"JTAG_TMS";
37"LE<0>";
38"CNTRL_RDY";
39"LE<1>";
40"CNTRL_RDY_MZ";
41"JX1_SE_0";
42"VBAT";
43"FPGA_DONE";
44"UN$1$FCI61083-101400LF$I23$14";
45"GND\G";
46"MZ_HAPPY";
47"TUBII_RT_OUT_MZ";
48"CARRIER_SRST#";
49"JTAG_TDI";
50"CAEN_DATA_RDY_MZ";
51"GPIO0";
52"GPIO2";
53"GPIO4";
54"GND\G";
55"GENERIC_PULSE_MZ";
56"GENERIC_DELAY_OUT_MZ";
57"SCALER6_MZ";
58"CNTRL_REG_CHK_MZ";
59"JX2_GUIDE_PIN2";
60"VCC\G";
61"EXT_TRIG<10>";
62"GT_MZ";
63"V3P3\G";
64"SYNC24_MZ";
65"MTCA_MIMIC_DATA_RDY_MZ";
66"EXT_TRIG<6>";
67"VCC\G";
68"READ_CNTRL_REG_BIT_MZ";
69"SCALER5_MZ";
70"JX2_GUIDE_PIN1";
71"VCC\G";
72"EXT_TRIG<2>";
73"EXT_TRIG<3>";
74"SCALER4_MZ";
75"SMELLIE_DELAY_MZ";
76"GND\G";
77"VCC\G";
78"LE<2>";
79"MUX_ENABLE";
80"SYNC_MZ";
81"EXT_TRIG<8>";
82"EXT_TRIG<11>";
83"UNNUSED_MZ<5>";
84"VCCIO\G";
85"EXT_TRIG<13>";
86"EXT_TRIG<14>";
87"EXT_TRIG<9>";
88"TELLIE_PULSE_MZ";
89"TELLIE_DELAY_MZ";
90"EXT_TRIG<12>";
91"MTCA_MIMIC_TRIG1";
92"GND\G";
93"DATA_MZ";
94"CLK_MZ";
95"SPKR_MZ";
96"SMELLIE_PULSE_MZ";
97"UNNUSED_MZ<1>";
98"EXT_TRIG<5>";
99"EXT_TRIG<4>";
100"UNNUSED_MZ<14>";
101"UNNUSED_MZ<15>";
102"UNNUSED_MZ<13>";
103"UNNUSED_MZ<12>";
104"UNNUSED_MZ<11>";
105"UNNUSED_MZ<10>";
106"UNNUSED_MZ<9>";
107"UNNUSED_MZ<8>";
108"V3P3\G";
109"UNNUSED_MZ<7>";
110"JX1_GUIDE_PIN1";
111"EXT_TRIG<15>";
112"VCCIO\G";
113"SYNC";
114"VCC\G";
115"UNNUSED_MZ<3>";
116"DATA";
117"MTCA_MIMIC_DATA_RDY";
118"CLK";
119"UNNUSED_MZ<6>";
120"UNNUSED_MZ<4>";
121"UNNUSED_MZ<2>";
122"GND\G";
123"SYNC24";
124"GT";
125"MTCA_MIMIC_TRIG2";
126"V3P3\G";
127"V3P3\G";
128"UNNUSED_MZ<0>";
129"SPKR";
130"GND\G";
131"GND\G";
132"GND\G";
133"JX1_GUIDE_PIN2";
134"CNTRL_REG_CHK";
135"TUBII_RT_OUT";
136"SCALER<6>";
137"READ_CNTRL_REG_BIT";
138"SCALER<5>";
139"SCALER<4>";
140"EXT_TRIG<0>";
141"V3P3\G";
142"EXT_TRIG<1>";
143"VCCIO\G";
144"V3P3\G";
145"V3P3\G";
146"GND\G";
147"V3P3";
148"VCC\G";
149"VCC\G";
150"VCCIO\G";
151"V3P3\G";
152"GND\G";
153"VCC\G";
154"VCC\G";
155"UN$1$LEDL$I102$A";
156"SMELLIE_DELAY";
157"TELLIE_DELAY";
158"SMELLIE_PULSE";
159"TELLIE_PULSE";
160"RESET_CLK";
161"CLOCKS_DATA_RDY";
162"GENERIC_DELAY_OUT";
163"GENERIC_PULSE";
164"CAEN_DATA_RDY";
165"V3P3\G";
166"GND\G";
167"TELLIE_PRE_DELAY";
168"SMELLIE_PRE_DELAY";
169"GENERIC_DELAY_IN";
170"GND\G";
171"EXT_TRIG<7>";
172"GND\G";
173"GND\G";
174"BCKP_CLK_IN_USE";
175"CLK100_IN";
176"RESET_CLK_MZ";
177"CLK100_IN_MZ";
178"BCKP_CLK_IN_USE_MZ";
179"CLOCKS_DATA_RDY_MZ";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"110;
"100"
$PN"100"0;
"96"
$PN"96"5;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"5;
"88"
$PN"88"0;
"84"
$PN"84"109;
"82"
$PN"82"119;
"80"
$PN"80"84;
"76"
$PN"76"83;
"78"
$PN"78"84;
"74"
$PN"74"120;
"72"
$PN"72"5;
"70"
$PN"70"115;
"66"
$PN"66"5;
"68"
$PN"68"121;
"64"
$PN"64"97;
"62"
$PN"62"128;
"60"
$PN"60"114;
"58"
$PN"58"114;
"56"
$PN"56"0;
"52"
$PN"52"5;
"50"
$PN"50"89;
"54"
$PN"54"75;
"48"
$PN"48"96;
"46"
$PN"46"5;
"42"
$PN"42"95;
"40"
$PN"40"5;
"44"
$PN"44"88;
"38"
$PN"38"94;
"36"
$PN"36"93;
"34"
$PN"34"5;
"32"
$PN"32"65;
"30"
$PN"30"34;
"28"
$PN"28"5;
"26"
$PN"26"33;
"24"
$PN"24"62;
"22"
$PN"22"5;
"20"
$PN"20"80;
"18"
$PN"18"64;
"16"
$PN"16"5;
"14"
$PN"14"27;
"12"
$PN"12"26;
"10"
$PN"10"6;
"8"
$PN"8"8;
"6"
$PN"6"9;
"4"
$PN"4"10;
"2"
$PN"2"25;
"101"
$PN"101"133;
"99"
$PN"99"0;
"95"
$PN"95"5;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"5;
"87"
$PN"87"0;
"83"
$PN"83"111;
"81"
$PN"81"90;
"79"
$PN"79"112;
"75"
$PN"75"85;
"77"
$PN"77"5;
"73"
$PN"73"86;
"71"
$PN"71"5;
"69"
$PN"69"82;
"65"
$PN"65"5;
"67"
$PN"67"81;
"63"
$PN"63"87;
"61"
$PN"61"61;
"59"
$PN"59"60;
"57"
$PN"57"60;
"55"
$PN"55"35;
"51"
$PN"51"5;
"49"
$PN"49"21;
"53"
$PN"53"20;
"47"
$PN"47"22;
"45"
$PN"45"5;
"41"
$PN"41"0;
"39"
$PN"39"5;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"5;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"5;
"25"
$PN"25"0;
"23"
$PN"23"7;
"21"
$PN"21"5;
"19"
$PN"19"23;
"15"
$PN"15"5;
"17"
$PN"17"24;
"13"
$PN"13"30;
"9"
$PN"9"29;
"11"
$PN"11"31;
"5"
$PN"5"52;
"7"
$PN"7"53;
"3"
$PN"3"51;
"1"
$PN"1"32;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"155;
"B\NAC"
$PN"1"45;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
VALUE"100"
$LOCATION"R367"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"155;
"B<0>"
$PN"2"46;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"63;
"GND"
$PN"7"122;
"Y6"
$PN"12"0;
"Y5"
$PN"10"33;
"Y4"
$PN"8"34;
"Y3"
$PN"6"62;
"Y2"
$PN"4"80;
"Y1"
$PN"2"64;
"A6"
$PN"13"125;
"A5"
$PN"11"125;
"A4"
$PN"9"91;
"A3"
$PN"5"124;
"A2"
$PN"3"113;
"A1"
$PN"1"123;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"123;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"113;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"124;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"91;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"125;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
$LOCATION"R140"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"64;
"B<0>"
$PN"2"108;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
VALUE"4K"
$LOCATION"R141"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"80;
"B<0>"
$PN"2"108;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
VALUE"4K"
$LOCATION"R142"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"62;
"B<0>"
$PN"2"108;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
VALUE"4K"
$LOCATION"R143"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"33;
"B<0>"
$PN"2"108;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
VALUE"4K"
$LOCATION"R144"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"34;
"B<0>"
$PN"2"108;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
$LOCATION"C203"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"63;
"A<0>"
$PN"1"122;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"147;
"GND"
$PN"7"132;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"178;
"Y1"
$PN"2"177;
"A6"
$PN"13"173;
"A5"
$PN"11"173;
"A4"
$PN"9"173;
"A3"
$PN"5"173;
"A2"
$PN"3"175;
"A1"
$PN"1"174;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"174;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"175;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C206"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"132;
"A<0>"
$PN"1"147;
%"BSS138"
"1","(2140,4585)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1";
"1"
$PN"1"18;
"2"
$PN"2"1;
"3"
$PN"3"2;
%"RSMD0805"
"1","(1900,4775)","0","resistors","I129";
;
VALUE"NS"
$LOCATION"R420"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"2;
%"RSMD0805"
"1","(1575,4575)","0","resistors","I130";
;
VALUE"1000"
$LOCATION"R418"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(1750,4425)","1","resistors","I131";
;
VALUE"4K"
$LOCATION"R419"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"1;
"B<0>"
$PN"2"18;
%"CSMD0805"
"1","(1875,4425)","1","capacitors","I132";
;
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
$LOCATION"C217"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"18;
"A<0>"
$PN"1"1;
%"TESTPOINT_L"
"1","(-3600,4525)","2","misc","I133";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
$LOCATION"TP53";
"A\NAC \B"
$PN"1"6;
%"TESTPOINT_L"
"1","(2325,4775)","0","misc","I134";
;
CDS_SEC"1"
$SEC"1"
CDS_LOCATION"TP52"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
$LOCATION"TP52";
"A\NAC \B"
$PN"1"2;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"126;
"GND"
$PN"7"92;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"129;
"Y3"
$PN"6"118;
"Y2"
$PN"4"116;
"Y1"
$PN"2"117;
"A6"
$PN"13"131;
"A5"
$PN"11"131;
"A4"
$PN"9"95;
"A3"
$PN"5"94;
"A2"
$PN"3"93;
"A1"
$PN"1"65;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"127;
"GND"
$PN"7"130;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"156;
"Y3"
$PN"6"157;
"Y2"
$PN"4"158;
"Y1"
$PN"2"159;
"A6"
$PN"13"166;
"A5"
$PN"11"166;
"A4"
$PN"9"75;
"A3"
$PN"5"89;
"A2"
$PN"3"96;
"A1"
$PN"1"88;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"117;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"116;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"118;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"129;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"159;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"158;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"157;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"156;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
$LOCATION"C218"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"92;
"A<0>"
$PN"1"126;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C219"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"130;
"A<0>"
$PN"1"127;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
VALUE"4K"
$LOCATION"R431"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"154;
"B<0>"
$PN"2"159;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
VALUE"4K"
$LOCATION"R430"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"154;
"B<0>"
$PN"2"158;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
VALUE"4K"
$LOCATION"R428"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"154;
"B<0>"
$PN"2"157;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
VALUE"4K"
$LOCATION"R426"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"154;
"B<0>"
$PN"2"156;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
VALUE"4K"
$LOCATION"R429"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"153;
"B<0>"
$PN"2"117;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
VALUE"4K"
$LOCATION"R427"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"153;
"B<0>"
$PN"2"116;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
VALUE"4K"
$LOCATION"R425"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"153;
"B<0>"
$PN"2"118;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
VALUE"4K"
$LOCATION"R424"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"153;
"B<0>"
$PN"2"129;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"165;
"GND"
$PN"7"172;
"Y6"
$PN"12"0;
"Y5"
$PN"10"160;
"Y4"
$PN"8"161;
"Y3"
$PN"6"162;
"Y2"
$PN"4"163;
"Y1"
$PN"2"164;
"A6"
$PN"13"0;
"A5"
$PN"11"176;
"A4"
$PN"9"179;
"A3"
$PN"5"56;
"A2"
$PN"3"55;
"A1"
$PN"1"50;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"164;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"163;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"162;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"161;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"160;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
$LOCATION"C220"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"165;
"A<0>"
$PN"1"172;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
VALUE"4K"
$LOCATION"R436"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"160;
"B<0>"
$PN"2"149;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
VALUE"4K"
$LOCATION"R435"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"161;
"B<0>"
$PN"2"149;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
VALUE"4K"
$LOCATION"R434"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"162;
"B<0>"
$PN"2"149;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
VALUE"4K"
$LOCATION"R433"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"163;
"B<0>"
$PN"2"149;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
VALUE"4K"
$LOCATION"R432"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"164;
"B<0>"
$PN"2"149;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"151;
"GND"
$PN"7"152;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"7;
"Y2"
$PN"4"23;
"Y1"
$PN"2"24;
"A6"
$PN"13"170;
"A5"
$PN"11"170;
"A4"
$PN"9"170;
"A3"
$PN"5"169;
"A2"
$PN"3"167;
"A1"
$PN"1"168;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
$LOCATION"C221"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"151;
"A<0>"
$PN"1"152;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"168;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"167;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"169;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"19;
"GND"
$PN"7"54;
"Y6"
$PN"12"0;
"Y5"
$PN"10"38;
"Y4"
$PN"8"79;
"Y3"
$PN"6"78;
"Y2"
$PN"4"39;
"Y1"
$PN"2"37;
"A6"
$PN"13"76;
"A5"
$PN"11"40;
"A4"
$PN"9"35;
"A3"
$PN"5"20;
"A2"
$PN"3"21;
"A1"
$PN"1"22;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"37;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"39;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"78;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
VALUE"4K"
$LOCATION"R437"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"144;
"B<0>"
$PN"2"7;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
VALUE"4K"
$LOCATION"R438"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"144;
"B<0>"
$PN"2"23;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
VALUE"4K"
$LOCATION"R439"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"144;
"B<0>"
$PN"2"24;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
VALUE"4K"
$LOCATION"R443"
CDS_SEC"1"
CDS_LOCATION"R443"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
$SEC"1"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"37;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
VALUE"4K"
$LOCATION"R442"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"39;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
VALUE"4K"
$LOCATION"R440"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"79;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"78;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_SEC"1"
CDS_LOCATION"C222"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
$SEC"1"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"19;
"A<0>"
$PN"1"54;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
VALUE"4K"
$LOCATION"R444"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"77;
"B<0>"
$PN"2"38;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1";
"VCC"
$PN"14"145;
"GND"
$PN"7"146;
"Y6"
$PN"12"135;
"Y5"
$PN"10"58;
"Y4"
$PN"8"137;
"Y3"
$PN"6"138;
"Y2"
$PN"4"136;
"Y1"
$PN"2"139;
"A6"
$PN"13"47;
"A5"
$PN"11"134;
"A4"
$PN"9"68;
"A3"
$PN"5"57;
"A2"
$PN"3"69;
"A1"
$PN"1"74;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"134;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"139;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"138;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"136;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"137;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"135;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
$LOCATION"C223"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1";
"B<0>"
$PN"2"146;
"A<0>"
$PN"1"145;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
VALUE"4K"
$LOCATION"R445"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"141;
"B<0>"
$PN"2"58;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
VALUE"4K"
$LOCATION"R448"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"139;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
VALUE"4K"
$LOCATION"R450"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"136;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
VALUE"4K"
$LOCATION"R446"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"138;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
VALUE"4K"
$LOCATION"R449"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"137;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
VALUE"4K"
$LOCATION"R447"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"71;
"B<0>"
$PN"2"135;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"128;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"97;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"121;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"115;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"120;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"119;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"109;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"36;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1";
"A\NAC \B"
$PN"1"44;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"107;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"70;
"100"
$PN"100"0;
"96"
$PN"96"45;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"45;
"88"
$PN"88"0;
"84"
$PN"84"140;
"82"
$PN"82"142;
"80"
$PN"80"143;
"76"
$PN"76"72;
"78"
$PN"78"143;
"74"
$PN"74"73;
"72"
$PN"72"45;
"70"
$PN"70"99;
"66"
$PN"66"45;
"68"
$PN"68"98;
"64"
$PN"64"66;
"62"
$PN"62"171;
"60"
$PN"60"67;
"58"
$PN"58"67;
"56"
$PN"56"0;
"52"
$PN"52"45;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"45;
"42"
$PN"42"0;
"40"
$PN"40"45;
"44"
$PN"44"0;
"38"
$PN"38"40;
"36"
$PN"36"68;
"34"
$PN"34"45;
"32"
$PN"32"58;
"30"
$PN"30"57;
"28"
$PN"28"45;
"26"
$PN"26"69;
"24"
$PN"24"74;
"22"
$PN"22"45;
"20"
$PN"20"47;
"18"
$PN"18"46;
"16"
$PN"16"45;
"14"
$PN"14"44;
"12"
$PN"12"0;
"10"
$PN"10"28;
"8"
$PN"8"43;
"6"
$PN"6"48;
"4"
$PN"4"49;
"2"
$PN"2"36;
"101"
$PN"101"59;
"99"
$PN"99"0;
"95"
$PN"95"45;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"45;
"87"
$PN"87"0;
"83"
$PN"83"101;
"81"
$PN"81"100;
"79"
$PN"79"150;
"75"
$PN"75"102;
"77"
$PN"77"45;
"73"
$PN"73"103;
"71"
$PN"71"45;
"69"
$PN"69"104;
"65"
$PN"65"45;
"67"
$PN"67"105;
"63"
$PN"63"106;
"61"
$PN"61"107;
"59"
$PN"59"148;
"57"
$PN"57"148;
"55"
$PN"55"0;
"51"
$PN"51"45;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"176;
"45"
$PN"45"45;
"41"
$PN"41"178;
"39"
$PN"39"45;
"43"
$PN"43"177;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"45;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"45;
"25"
$PN"25"179;
"23"
$PN"23"56;
"21"
$PN"21"45;
"19"
$PN"19"55;
"15"
$PN"15"45;
"17"
$PN"17"50;
"13"
$PN"13"0;
"9"
$PN"9"41;
"11"
$PN"11"0;
"5"
$PN"5"2;
"7"
$PN"7"42;
"3"
$PN"3"4;
"1"
$PN"1"3;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"106;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"105;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"104;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"103;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"102;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"100;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"101;
%"74LV06A"
"1","(-2875,4400)","0","ttl","I237";
;
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"GND"11;
"VCC"12;
"Y6"0;
"Y5"0;
"Y4"0;
"Y3"0;
"Y2"0;
"Y1"13;
"A6"14;
"A5"14;
"A4"14;
"A3"14;
"A2"14;
"A1"6;
%"CSMD0603"
"1","(-2850,4800)","0","capacitors","I238";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF";
"B<0>"11;
"A<0>"12;
%"RSMD0603"
"1","(-2325,4375)","1","resistors","I239";
;
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
VALUE"4K"
$LOCATION"?";
"A<0>"15;
"B<0>"13;
%"OUTPORT"
"1","(-2125,4525)","0","standard","I240";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"13;
%"TESTPOINT_L"
"1","(300,3800)","2","misc","I241";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"49;
%"TESTPOINT_L"
"1","(300,3750)","2","misc","I242";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"48;
%"TESTPOINT_L"
"1","(300,3700)","2","misc","I243";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"43;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I244";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"3;
%"TESTPOINT_L"
"1","(2550,3800)","0","misc","I245";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(2550,3700)","0","misc","I247";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"42;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I248";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"41;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I249";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"32;
%"TESTPOINT_L"
"1","(-600,3600)","0","misc","I250";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"31;
%"TESTPOINT_L"
"1","(-600,3550)","0","misc","I251";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"30;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I252";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"29;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I253";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"25;
%"TESTPOINT_L"
"1","(-2850,3550)","2","misc","I254";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"27;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"61;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"87;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"81;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"82;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"86;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"85;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"90;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"111;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"171;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"66;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"98;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"99;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"142;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"140;
END.
