Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "C:/Users/utp/Desktop/Procesador4/tb_procesador4_isim_beh.exe" -prj "C:/Users/utp/Desktop/Procesador4/tb_procesador4_beh.prj" "work.tb_procesador4" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/WM.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/SignExtensionUnit.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/PSRModifier.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/PSR.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/ProgramCounter.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/Mux.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/InstructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/ControlUnity.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/Alu.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/Adder.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/Procesador_3.vhd" into library work
Parsing VHDL file "C:/Users/utp/Desktop/Procesador4/tb_procesador4.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity WM [wm_default]
Compiling architecture behavioral of entity SignExtensionUnit [signextensionunit_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity ControlUnity [controlunity_default]
Compiling architecture behavioral of entity Mux [mux_default]
Compiling architecture arqpsrmodifier of entity PSRModifier [psrmodifier_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity Procesador_3 [procesador_3_default]
Compiling architecture behavior of entity tb_procesador4
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable C:/Users/utp/Desktop/Procesador4/tb_procesador4_isim_beh.exe
Fuse Memory Usage: 36776 KB
Fuse CPU Usage: 608 ms
