// Seed: 3387136848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3
);
  uwire id_5;
  assign id_5 = {id_1 != 1, id_5};
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5, id_5, id_5
  );
endmodule
