$date
	Fri Jan 10 10:57:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_bench $end
$var wire 1 ! match $end
$var parameter 32 " FSM_MEALY $end
$var reg 1 # clk $end
$var reg 1 $ din $end
$var reg 1 % rst_n $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ din $end
$var wire 1 % rst_n $end
$var parameter 32 & FSM_MEALY $end
$var parameter 3 ' IDLE $end
$var parameter 3 ( S1 $end
$var parameter 3 ) S10 $end
$var parameter 3 * S101 $end
$var parameter 3 + S1011 $end
$var reg 1 ! match $end
$var reg 3 , next_state [2:0] $end
$var reg 3 - state [2:0] $end
$upscope $end
$scope task verify $end
$var reg 1 . exp_match $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 +
b11 *
b10 )
b1 (
b0 '
b1 &
b1 "
$end
#0
$dumpvars
x.
b0 -
b0 ,
0%
0$
0#
0!
$end
#5000
b1 ,
1$
1%
0.
1#
#10000
0#
#15000
b1 -
b10 ,
0$
1#
#20000
0#
#25000
b10 -
b11 ,
1$
1#
#30000
0#
#35000
b11 -
b10 ,
0$
1#
#40000
0#
#45000
0!
b10 -
b11 ,
1$
1#
#50000
0#
#55000
1!
b100 ,
b11 -
1#
#60000
0#
#65000
0!
b100 -
b10 ,
0$
1.
1#
#70000
0#
#75000
b10 -
b11 ,
1$
0.
1#
#80000
0#
#85000
1!
b100 ,
b11 -
1#
#90000
0#
#95000
0!
b100 -
b10 ,
0$
1.
1#
#100000
0#
#105000
b0 ,
b10 -
1#
#110000
0#
#115000
b0 -
b1 ,
1$
0.
1#
#120000
0#
#125000
b1 -
b10 ,
0$
1#
#130000
0#
#135000
b10 -
b11 ,
1$
1#
#140000
0#
#145000
1!
b100 ,
b11 -
1#
#150000
0#
#155000
0!
b1 ,
b100 -
1.
1#
#156000
