library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Processor_TB is
end Processor_TB;

architecture Simulation of Processor_TB is

    component Processor is
        Port( Clk, reset : in STD_LOGIC );
    end component;

    --Inputs
    signal Clk : std_logic := '0';
    signal reset : std_logic := '0';
    
begin
    
    -- Instantiate the Unit Under Test (UUT)
    uut: Processor PORT MAP (
        Clk => Clk,
        reset => reset
    );
    

    clk <= not clk after 25ns; 
    -- Stimulus process
    stim_proc: process
    begin
        
        reset <= '1';
        wait for 100ns;
        
        reset <= '0';
--         wait;
        wait for 1000ns;
        wait for 1000ns;
        wait for 1000ns;
        wait for 500ns;
        
--        reset <= '0';
--        wait for 150ns;
        
        reset <= '1';
        wait;
    end process;
END;

