$date
  Fri Oct 14 00:53:47 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module casts $end
$upscope $end
$scope module gates_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 7 # y1[6:0] $end
$var reg 7 $ y2[6:0] $end
$var reg 7 % y3[6:0] $end
$scope module gates_1 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 7 ( y[6:0] $end
$var reg 7 ) t[6:0] $end
$upscope $end
$scope module gates_withprocess $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 7 , y[6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
b1111000 #
bUUUUUUU $
b1111000 %
0&
0'
b1111000 (
b1111000 )
0*
0+
b1111000 ,
#10000000
1"
b0011110 #
b0011110 %
1'
b0011110 (
b0011110 )
1+
b0011110 ,
#20000000
1!
0"
b0010110 #
b0010110 %
1&
0'
b0010110 (
b0010110 )
1*
0+
b0010110 ,
#30000000
1"
b1000011 #
b1000011 %
1'
b1000011 (
b1000011 )
1+
b1000011 ,
#40000000
