Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  7 14:39:38 2024
| Host         : DESKTOP-FV1L0RM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topL6W24_timing_summary_routed.rpt -pb topL6W24_timing_summary_routed.pb -rpx topL6W24_timing_summary_routed.rpx -warn_on_violation
| Design       : topL6W24
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.480        0.000                      0                  221        0.196        0.000                      0                  221        3.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.480        0.000                      0                  221        0.196        0.000                      0                  221       19.500        0.000                       0                   138  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.480ns  (required time - arrival time)
  Source:                 energyCount/one/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAGreen[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.372ns  (logic 3.040ns (41.237%)  route 4.332ns (58.763%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.621    -0.891    energyCount/one/clk_out
    SLICE_X5Y28          FDRE                                         r  energyCount/one/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  energyCount/one/FF2/Q
                         net (fo=7, routed)           0.958     0.487    energyCount/one/energy[1]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.299     0.786 r  energyCount/one/i__carry_i_10/O
                         net (fo=1, routed)           0.000     0.786    energyCount/one/p_0_in[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.299 r  energyCount/one/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    energyCount/two/_inferred__0/i__carry__0[0]
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  energyCount/two/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    energyCount/three/CO[0]
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.739 r  energyCount/three/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.810     2.549    grid/heightCount/three/energyOut2[0]
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.306     2.855 r  grid/heightCount/three/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.855    bar/_inferred__0/i__carry__2_0[2]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.253 r  bar/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.253    bar/_inferred__0/i__carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.481 f  bar/_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           1.007     4.488    grid/heightCount/two/CO[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.313     4.801 r  grid/heightCount/two/VGAGreen[3]_i_2/O
                         net (fo=1, routed)           0.733     5.534    grid/heightCount/one/VGAGreen[0]_1
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.124     5.658 r  grid/heightCount/one/VGAGreen[3]_i_1/O
                         net (fo=4, routed)           0.824     6.481    tempvgaGreen[3]
    SLICE_X2Y37          FDRE                                         r  VGAGreen[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X2Y37          FDRE                                         r  VGAGreen[3]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.028    38.961    VGAGreen[3]
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                 32.480    

Slack (MET) :             32.652ns  (required time - arrival time)
  Source:                 energyCount/one/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAGreen[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 3.040ns (42.324%)  route 4.143ns (57.676%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.621    -0.891    energyCount/one/clk_out
    SLICE_X5Y28          FDRE                                         r  energyCount/one/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  energyCount/one/FF2/Q
                         net (fo=7, routed)           0.958     0.487    energyCount/one/energy[1]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.299     0.786 r  energyCount/one/i__carry_i_10/O
                         net (fo=1, routed)           0.000     0.786    energyCount/one/p_0_in[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.299 r  energyCount/one/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    energyCount/two/_inferred__0/i__carry__0[0]
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  energyCount/two/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    energyCount/three/CO[0]
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.739 r  energyCount/three/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.810     2.549    grid/heightCount/three/energyOut2[0]
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.306     2.855 r  grid/heightCount/three/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.855    bar/_inferred__0/i__carry__2_0[2]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.253 r  bar/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.253    bar/_inferred__0/i__carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.481 f  bar/_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           1.007     4.488    grid/heightCount/two/CO[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.313     4.801 r  grid/heightCount/two/VGAGreen[3]_i_2/O
                         net (fo=1, routed)           0.733     5.534    grid/heightCount/one/VGAGreen[0]_1
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.124     5.658 r  grid/heightCount/one/VGAGreen[3]_i_1/O
                         net (fo=4, routed)           0.634     6.292    tempvgaGreen[3]
    SLICE_X2Y37          FDRE                                         r  VGAGreen[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X2Y37          FDRE                                         r  VGAGreen[2]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.045    38.944    VGAGreen[2]
  -------------------------------------------------------------------
                         required time                         38.944    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.652    

Slack (MET) :             32.666ns  (required time - arrival time)
  Source:                 energyCount/one/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAGreen[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 3.040ns (42.324%)  route 4.143ns (57.676%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.621    -0.891    energyCount/one/clk_out
    SLICE_X5Y28          FDRE                                         r  energyCount/one/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  energyCount/one/FF2/Q
                         net (fo=7, routed)           0.958     0.487    energyCount/one/energy[1]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.299     0.786 r  energyCount/one/i__carry_i_10/O
                         net (fo=1, routed)           0.000     0.786    energyCount/one/p_0_in[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.299 r  energyCount/one/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    energyCount/two/_inferred__0/i__carry__0[0]
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  energyCount/two/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    energyCount/three/CO[0]
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.739 r  energyCount/three/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.810     2.549    grid/heightCount/three/energyOut2[0]
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.306     2.855 r  grid/heightCount/three/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.855    bar/_inferred__0/i__carry__2_0[2]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.253 r  bar/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.253    bar/_inferred__0/i__carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.481 f  bar/_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           1.007     4.488    grid/heightCount/two/CO[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.313     4.801 r  grid/heightCount/two/VGAGreen[3]_i_2/O
                         net (fo=1, routed)           0.733     5.534    grid/heightCount/one/VGAGreen[0]_1
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.124     5.658 r  grid/heightCount/one/VGAGreen[3]_i_1/O
                         net (fo=4, routed)           0.634     6.292    tempvgaGreen[3]
    SLICE_X2Y37          FDRE                                         r  VGAGreen[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X2Y37          FDRE                                         r  VGAGreen[1]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.031    38.958    VGAGreen[1]
  -------------------------------------------------------------------
                         required time                         38.958    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 32.666    

Slack (MET) :             32.815ns  (required time - arrival time)
  Source:                 energyCount/one/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGAGreen[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.040ns (43.227%)  route 3.993ns (56.773%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.621    -0.891    energyCount/one/clk_out
    SLICE_X5Y28          FDRE                                         r  energyCount/one/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  energyCount/one/FF2/Q
                         net (fo=7, routed)           0.958     0.487    energyCount/one/energy[1]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.299     0.786 r  energyCount/one/i__carry_i_10/O
                         net (fo=1, routed)           0.000     0.786    energyCount/one/p_0_in[1]
    SLICE_X6Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.299 r  energyCount/one/i__carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.299    energyCount/two/_inferred__0/i__carry__0[0]
    SLICE_X6Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.416 r  energyCount/two/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    energyCount/three/CO[0]
    SLICE_X6Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.739 r  energyCount/three/i__carry__1_i_1/O[1]
                         net (fo=2, routed)           0.810     2.549    grid/heightCount/three/energyOut2[0]
    SLICE_X7Y30          LUT2 (Prop_lut2_I0_O)        0.306     2.855 r  grid/heightCount/three/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     2.855    bar/_inferred__0/i__carry__2_0[2]
    SLICE_X7Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.253 r  bar/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.253    bar/_inferred__0/i__carry__1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.481 f  bar/_inferred__0/i__carry__2/CO[2]
                         net (fo=1, routed)           1.007     4.488    grid/heightCount/two/CO[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.313     4.801 r  grid/heightCount/two/VGAGreen[3]_i_2/O
                         net (fo=1, routed)           0.733     5.534    grid/heightCount/one/VGAGreen[0]_1
    SLICE_X2Y31          LUT5 (Prop_lut5_I4_O)        0.124     5.658 r  grid/heightCount/one/VGAGreen[3]_i_1/O
                         net (fo=4, routed)           0.484     6.142    tempvgaGreen[3]
    SLICE_X2Y35          FDRE                                         r  VGAGreen[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.514    38.519    clk
    SLICE_X2Y35          FDRE                                         r  VGAGreen[0]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.094    38.988    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)       -0.031    38.957    VGAGreen[0]
  -------------------------------------------------------------------
                         required time                         38.957    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                 32.815    

Slack (MET) :             32.949ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGARed[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 3.006ns (45.110%)  route 3.658ns (54.890%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.146     4.821 r  grid/heightCount/one/VGARed[3]_i_1/O
                         net (fo=4, routed)           0.948     5.769    tempvgaRed[3]
    SLICE_X0Y37          FDRE                                         r  VGARed[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X0Y37          FDRE                                         r  VGARed[0]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.271    38.718    VGARed[0]
  -------------------------------------------------------------------
                         required time                         38.718    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 32.949    

Slack (MET) :             33.130ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGARed[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 3.006ns (46.471%)  route 3.463ns (53.529%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.146     4.821 r  grid/heightCount/one/VGARed[3]_i_1/O
                         net (fo=4, routed)           0.753     5.574    tempvgaRed[3]
    SLICE_X0Y37          FDRE                                         r  VGARed[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X0Y37          FDRE                                         r  VGARed[1]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.285    38.704    VGARed[1]
  -------------------------------------------------------------------
                         required time                         38.704    
                         arrival time                          -5.574    
  -------------------------------------------------------------------
                         slack                                 33.130    

Slack (MET) :             33.351ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGARed[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.006ns (47.957%)  route 3.262ns (52.043%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.146     4.821 r  grid/heightCount/one/VGARed[3]_i_1/O
                         net (fo=4, routed)           0.552     5.374    tempvgaRed[3]
    SLICE_X0Y37          FDRE                                         r  VGARed[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.515    38.520    clk
    SLICE_X0Y37          FDRE                                         r  VGARed[2]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.094    38.989    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.265    38.724    VGARed[2]
  -------------------------------------------------------------------
                         required time                         38.724    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 33.351    

Slack (MET) :             33.552ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGARed[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.006ns (49.574%)  route 3.058ns (50.426%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.146     4.821 r  grid/heightCount/one/VGARed[3]_i_1/O
                         net (fo=4, routed)           0.348     5.169    tempvgaRed[3]
    SLICE_X0Y31          FDRE                                         r  VGARed[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.509    38.514    clk
    SLICE_X0Y31          FDRE                                         r  VGARed[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.262    38.721    VGARed[3]
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 33.552    

Slack (MET) :             33.585ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGABlue[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.984ns (47.934%)  route 3.241ns (52.066%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.799 r  grid/heightCount/one/VGABlue[3]_i_1/O
                         net (fo=4, routed)           0.531     5.331    tempvgaBlue[3]
    SLICE_X1Y31          FDRE                                         r  VGABlue[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.509    38.514    clk
    SLICE_X1Y31          FDRE                                         r  VGABlue[0]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_D)       -0.067    38.916    VGABlue[0]
  -------------------------------------------------------------------
                         required time                         38.916    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 33.585    

Slack (MET) :             33.591ns  (required time - arrival time)
  Source:                 Slug/SlugLocation/one/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGABlue[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.984ns (47.934%)  route 3.241ns (52.066%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.617    -0.895    Slug/SlugLocation/one/clk_out
    SLICE_X6Y23          FDRE                                         r  Slug/SlugLocation/one/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.478    -0.417 f  Slug/SlugLocation/one/FE5/Q
                         net (fo=10, routed)          0.615     0.198    Slug/SlugLocation/one/FE5_0
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.295     0.493 r  Slug/SlugLocation/one/_carry_i_6/O
                         net (fo=1, routed)           0.000     0.493    Slug/SlugLocation/one/_carry_i_6_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.073 r  Slug/SlugLocation/one/_carry_i_5/O[2]
                         net (fo=1, routed)           0.644     1.717    grid/widthCount/two/O[0]
    SLICE_X4Y24          LUT2 (Prop_lut2_I1_O)        0.302     2.019 r  grid/widthCount/two/_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.019    Slug/_carry__1_0[1]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.569 r  Slug/_carry__0/CO[3]
                         net (fo=1, routed)           0.009     2.578    Slug/_carry__0_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.692 r  Slug/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.692    Slug/_carry__1_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.920 f  Slug/_carry__2/CO[2]
                         net (fo=1, routed)           0.630     3.549    grid/heightCount/one/VGABlue[0]_2[0]
    SLICE_X2Y30          LUT4 (Prop_lut4_I3_O)        0.313     3.862 f  grid/heightCount/one/VGABlue[3]_i_3/O
                         net (fo=3, routed)           0.813     4.675    grid/heightCount/one/VGABlue[3]_i_3_n_0
    SLICE_X2Y31          LUT5 (Prop_lut5_I1_O)        0.124     4.799 r  grid/heightCount/one/VGABlue[3]_i_1/O
                         net (fo=4, routed)           0.531     5.331    tempvgaBlue[3]
    SLICE_X0Y31          FDRE                                         r  VGABlue[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         1.509    38.514    clk
    SLICE_X0Y31          FDRE                                         r  VGABlue[3]/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.061    38.922    VGABlue[3]
  -------------------------------------------------------------------
                         required time                         38.922    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                 33.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pointCount/two/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pointCount/two/FE3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.588    -0.593    pointCount/two/clk
    SLICE_X5Y33          FDRE                                         r  pointCount/two/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  pointCount/two/FF1/Q
                         net (fo=6, routed)           0.143    -0.310    pointCount/two/FF1_0[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.045    -0.265 r  pointCount/two/FE3_i_1__12/O
                         net (fo=1, routed)           0.000    -0.265    pointCount/two/temp2
    SLICE_X6Y32          FDRE                                         r  pointCount/two/FE3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.856    -0.834    pointCount/two/clk
    SLICE_X6Y32          FDRE                                         r  pointCount/two/FE3/C
                         clock pessimism              0.253    -0.580    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.120    -0.460    pointCount/two/FE3
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 LpointEdge/one/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pointCount/synchCE/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.589    -0.592    LpointEdge/clk_out
    SLICE_X6Y34          FDRE                                         r  LpointEdge/one/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.444 f  LpointEdge/one/Q
                         net (fo=2, routed)           0.073    -0.371    LpointEdge/b_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.098    -0.273 r  LpointEdge/synchCE_i_1__3/O
                         net (fo=1, routed)           0.000    -0.273    pointCount/synchCE_0
    SLICE_X6Y34          FDRE                                         r  pointCount/synchCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.858    -0.832    pointCount/clk
    SLICE_X6Y34          FDRE                                         r  pointCount/synchCE/C
                         clock pessimism              0.239    -0.592    
    SLICE_X6Y34          FDRE (Hold_fdre_C_D)         0.120    -0.472    pointCount/synchCE
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 synchL/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Slug/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.106%)  route 0.152ns (44.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.585    -0.596    clk
    SLICE_X3Y21          FDRE                                         r  synchL/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  synchL/Q
                         net (fo=6, routed)           0.152    -0.304    Slug/SlugLocation/one/synchedL
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.045    -0.259 r  Slug/SlugLocation/one/Q0_FF_i_1/O
                         net (fo=1, routed)           0.000    -0.259    Slug/NS_0
    SLICE_X5Y22          FDRE                                         r  Slug/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.851    -0.839    Slug/clk_out
    SLICE_X5Y22          FDRE                                         r  Slug/Q0_FF/C
                         clock pessimism              0.274    -0.564    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.091    -0.473    Slug/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ring/three/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ring/four/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.252%)  route 0.145ns (50.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.587    -0.594    ring/clk
    SLICE_X7Y32          FDRE                                         r  ring/three/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  ring/three/Q
                         net (fo=7, routed)           0.145    -0.308    ring/four_0[1]
    SLICE_X7Y32          FDRE                                         r  ring/four/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.856    -0.834    ring/clk
    SLICE_X7Y32          FDRE                                         r  ring/four/C
                         clock pessimism              0.239    -0.594    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.070    -0.524    ring/four
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Slug/Q6_FF[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Slug/SlugLocation/one/FF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.305%)  route 0.170ns (47.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.583    -0.598    Slug/clk_out
    SLICE_X5Y22          FDRE                                         r  Slug/Q6_FF[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  Slug/Q6_FF[3]/Q
                         net (fo=9, routed)           0.170    -0.288    Slug/SlugLocation/one/Q[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I1_O)        0.045    -0.243 r  Slug/SlugLocation/one/FF2_i_1__9/O
                         net (fo=1, routed)           0.000    -0.243    Slug/SlugLocation/one/temp1
    SLICE_X6Y22          FDRE                                         r  Slug/SlugLocation/one/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.851    -0.839    Slug/SlugLocation/one/clk_out
    SLICE_X6Y22          FDRE                                         r  Slug/SlugLocation/one/FF2/C
                         clock pessimism              0.253    -0.585    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.121    -0.464    Slug/SlugLocation/one/FF2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VSync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            frame/one/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.390%)  route 0.143ns (46.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.583    -0.598    clk
    SLICE_X6Y27          FDRE                                         r  VSync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  VSync/Q
                         net (fo=1, routed)           0.143    -0.291    frame/Vsync_OBUF
    SLICE_X6Y27          FDRE                                         r  frame/one/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.851    -0.839    frame/clk_out
    SLICE_X6Y27          FDRE                                         r  frame/one/C
                         clock pessimism              0.240    -0.598    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.083    -0.515    frame/one
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 alternateCount/one/FF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            alternateCount/one/FE3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.122%)  route 0.145ns (43.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.594    -0.587    alternateCount/one/clk_out
    SLICE_X0Y9           FDRE                                         r  alternateCount/one/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  alternateCount/one/FF2/Q
                         net (fo=7, routed)           0.145    -0.301    alternateCount/one/count[1]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  alternateCount/one/FE3_i_1__13/O
                         net (fo=1, routed)           0.000    -0.256    alternateCount/one/temp2
    SLICE_X0Y10          FDRE                                         r  alternateCount/one/FE3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.864    -0.826    alternateCount/one/clk_out
    SLICE_X0Y10          FDRE                                         r  alternateCount/one/FE3/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.092    -0.480    alternateCount/one/FE3
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 synchR/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Slug/Q6_FF[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.333%)  route 0.163ns (46.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.585    -0.596    clk
    SLICE_X3Y21          FDRE                                         r  synchR/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  synchR/Q
                         net (fo=6, routed)           0.163    -0.293    Slug/SlugLocation/one/synchedR
    SLICE_X5Y22          LUT4 (Prop_lut4_I0_O)        0.045    -0.248 r  Slug/SlugLocation/one/Q6_FF[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    Slug/NS[3]
    SLICE_X5Y22          FDRE                                         r  Slug/Q6_FF[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.851    -0.839    Slug/clk_out
    SLICE_X5Y22          FDRE                                         r  Slug/Q6_FF[3]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X5Y22          FDRE (Hold_fdre_C_D)         0.092    -0.472    Slug/Q6_FF[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 grid/heightCount/three/FE5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            grid/heightCount/three/FE5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.275%)  route 0.133ns (41.725%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.587    -0.594    grid/heightCount/three/clk_out
    SLICE_X3Y30          FDRE                                         r  grid/heightCount/three/FE5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  grid/heightCount/three/FE5/Q
                         net (fo=4, routed)           0.133    -0.320    grid/heightCount/three/V[14]
    SLICE_X3Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.275 r  grid/heightCount/three/FE5_i_1__2/O
                         net (fo=1, routed)           0.000    -0.275    grid/heightCount/three/temp4
    SLICE_X3Y30          FDRE                                         r  grid/heightCount/three/FE5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.856    -0.834    grid/heightCount/three/clk_out
    SLICE_X3Y30          FDRE                                         r  grid/heightCount/three/FE5/C
                         clock pessimism              0.239    -0.594    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091    -0.503    grid/heightCount/three/FE5
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pointCount/three/FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pointCount/three/FE4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.803%)  route 0.147ns (44.197%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.589    -0.592    pointCount/three/clk
    SLICE_X7Y34          FDRE                                         r  pointCount/three/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  pointCount/three/FF1/Q
                         net (fo=6, routed)           0.147    -0.304    pointCount/three/FF1_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I3_O)        0.045    -0.259 r  pointCount/three/FE4_i_1__10/O
                         net (fo=1, routed)           0.000    -0.259    pointCount/three/temp3
    SLICE_X7Y33          FDRE                                         r  pointCount/three/FE4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=136, routed)         0.857    -0.833    pointCount/three/clk
    SLICE_X7Y33          FDRE                                         r  pointCount/three/FE4/C
                         clock pessimism              0.253    -0.579    
    SLICE_X7Y33          FDRE (Hold_fdre_C_D)         0.091    -0.488    pointCount/three/FE4
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y11      Alternating/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y26      HSync/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      LpointEdge/one/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      LpointEdge/two/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      MpointEdge/one/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      MpointEdge/two/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      RpointEdge/one/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y34      RpointEdge/two/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y26      HSync/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24      Slug/Q6_FF[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y25      Slug/Q6_FF[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y24      Slug/Q6_FF[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y31      VGABlue[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      VGABlue[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      VGABlue[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y31      VGABlue[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y37      VGAGreen[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y37      VGAGreen[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y11      Alternating/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y26      HSync/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y26      HSync/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      LpointEdge/one/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      LpointEdge/two/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      MpointEdge/one/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      MpointEdge/two/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      RpointEdge/one/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y34      RpointEdge/two/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y22      Slug/Q0_FF/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



