  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/ishan/ECT_110_vitis/cnn/cnn 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/ishan/ECT_110_vitis/cnn/cnn'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=approx_mac.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/approx_mac.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=accelerator.h' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/Users/ishan/ECT_110_vitis/cnn/accelerator.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=Untitled.cpp' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/ishan/ECT_110_vitis/cnn/Untitled.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=cnn_accelerator' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg484-1' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1465] Applying config ini 'clock=100Mhz' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/ishan/ECT_110_vitis/cnn/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/ishan/ECT_110_vitis/cnn/cnn/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../Untitled.cpp in debug mode
   Compiling ../../../../accelerator.cpp in debug mode
   Generating csim.exe
Makefile.rules:348: recipe for target 'csim.exe' failed
In file included from ../../../../Untitled.cpp:2:
In file included from ../../../../accelerator.h:4:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../accelerator.cpp:1:
In file included from ../../../../accelerator.h:4:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
ld.lld: error: undefined symbol: cnn_accelerator(ap_int<8> (*) [10][10], ap_int<8> (*) [16][3][3], ap_int<32> (*) [8][8], bool)
>>> referenced by ../../../../Untitled.cpp:35
>>>               obj/Untitled.o:(main)
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
make: *** [csim.exe] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.265 seconds; peak allocated memory: 156.945 MB.
