TimeQuest Timing Analyzer report for vga_top
Tue Apr 23 17:03:04 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; vga_top                                                         ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                              ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; CLOCK_50                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_50 }                        ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; -3.000 ; 17.000 ; 50.00      ; 2         ; 1           ; -27.0 ;        ;           ;            ; false    ; CLOCK_50 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 265.25 MHz ; 265.25 MHz      ; PLL|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.230 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.403 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.891  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.710 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                  ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.230 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.688      ;
; 36.341 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.577      ;
; 36.386 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.532      ;
; 36.452 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.466      ;
; 36.519 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.403      ;
; 36.524 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.398      ;
; 36.533 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.389      ;
; 36.538 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.384      ;
; 36.550 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.368      ;
; 36.570 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.350      ;
; 36.571 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.349      ;
; 36.571 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.349      ;
; 36.572 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.348      ;
; 36.575 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.345      ;
; 36.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.342      ;
; 36.579 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.341      ;
; 36.579 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.341      ;
; 36.582 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.336      ;
; 36.584 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.336      ;
; 36.585 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.335      ;
; 36.585 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.335      ;
; 36.586 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.334      ;
; 36.589 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.331      ;
; 36.592 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.328      ;
; 36.593 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.327      ;
; 36.593 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.327      ;
; 36.663 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.253      ;
; 36.686 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.232      ;
; 36.701 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.223      ;
; 36.706 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.074     ; 3.218      ;
; 36.748 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.170      ;
; 36.752 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.170      ;
; 36.753 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.169      ;
; 36.753 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.169      ;
; 36.754 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.168      ;
; 36.757 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.165      ;
; 36.760 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.162      ;
; 36.761 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.161      ;
; 36.761 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.161      ;
; 36.794 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.124      ;
; 36.796 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.126      ;
; 36.801 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 3.115      ;
; 36.842 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.080      ;
; 36.847 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 3.075      ;
; 36.862 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.056      ;
; 36.887 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.031      ;
; 36.893 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.027      ;
; 36.894 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.026      ;
; 36.894 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.026      ;
; 36.895 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.025      ;
; 36.897 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.021      ;
; 36.898 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.022      ;
; 36.901 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.019      ;
; 36.902 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.018      ;
; 36.902 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 3.018      ;
; 36.904 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 3.014      ;
; 36.912 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 3.007      ;
; 36.926 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.992      ;
; 36.931 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.987      ;
; 36.941 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.977      ;
; 36.961 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.959      ;
; 36.965 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.955      ;
; 36.970 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.948      ;
; 36.983 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.935      ;
; 36.987 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.931      ;
; 36.987 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.933      ;
; 36.991 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.929      ;
; 36.998 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.920      ;
; 37.001 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.917      ;
; 37.010 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 2.912      ;
; 37.011 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.909      ;
; 37.012 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.908      ;
; 37.012 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.908      ;
; 37.019 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.899      ;
; 37.029 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.890      ;
; 37.030 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.890      ;
; 37.042 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.876      ;
; 37.043 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.875      ;
; 37.043 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.875      ;
; 37.044 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.874      ;
; 37.046 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.873      ;
; 37.047 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.871      ;
; 37.050 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.868      ;
; 37.051 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.867      ;
; 37.051 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.867      ;
; 37.061 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.858      ;
; 37.062 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.854      ;
; 37.062 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.854      ;
; 37.063 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.853      ;
; 37.063 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.855      ;
; 37.066 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.850      ;
; 37.066 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.080     ; 2.852      ;
; 37.069 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.847      ;
; 37.070 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.846      ;
; 37.070 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.082     ; 2.846      ;
; 37.076 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.079     ; 2.843      ;
; 37.085 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 2.837      ;
; 37.087 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.076     ; 2.835      ;
; 37.090 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.830      ;
; 37.094 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.078     ; 2.826      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.428 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.452 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.594 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.862      ;
; 0.601 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.867      ;
; 0.636 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.905      ;
; 0.660 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.664 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.930      ;
; 0.665 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.667 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.932      ;
; 0.667 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.685 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.950      ;
; 0.753 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.021      ;
; 0.823 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.088      ;
; 0.826 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.097      ;
; 0.854 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.124      ;
; 0.958 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.223      ;
; 0.965 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.230      ;
; 0.980 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.243      ;
; 0.984 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.249      ;
; 0.993 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.258      ;
; 0.998 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.263      ;
; 1.007 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.278      ;
; 1.010 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.281      ;
; 1.074 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.339      ;
; 1.104 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.369      ;
; 1.105 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.365      ;
; 1.105 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.370      ;
; 1.106 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.371      ;
; 1.119 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.384      ;
; 1.135 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.400      ;
; 1.150 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.415      ;
; 1.174 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.445      ;
; 1.185 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.445      ;
; 1.187 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.454      ;
; 1.230 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.495      ;
; 1.231 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.496      ;
; 1.245 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.510      ;
; 1.272 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.539      ;
; 1.276 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.541      ;
; 1.277 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.542      ;
; 1.279 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.546      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.290 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.291 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.292 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.293 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.560      ;
; 1.313 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.580      ;
; 1.331 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.591      ;
; 1.349 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.615      ;
; 1.349 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.615      ;
; 1.350 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.616      ;
; 1.352 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.618      ;
; 1.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.621      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.356 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.622      ;
; 1.357 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.622      ;
; 1.371 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.636      ;
; 1.384 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.649      ;
; 1.399 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.666      ;
; 1.402 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.667      ;
; 1.414 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.685      ;
; 1.421 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.421 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.688      ;
; 1.422 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.423 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.690      ;
; 1.424 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.424 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.424 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.424 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 1.691      ;
; 1.428 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 1.698      ;
; 1.452 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 1.718      ;
; 1.453 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.718      ;
; 1.456 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.716      ;
; 1.468 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.736      ;
; 1.472 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 1.740      ;
; 1.483 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.743      ;
; 1.496 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.074      ; 1.756      ;
; 1.504 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.085      ; 1.775      ;
; 1.510 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.775      ;
; 1.517 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.782      ;
; 1.527 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.785      ;
; 1.529 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.787      ;
; 1.532 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.795      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.894  ; 9.894        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.912  ; 9.912        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.087 ; 10.087       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.106 ; 10.106       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.107 ; 10.107       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.710 ; 19.930       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.711 ; 19.931       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.712 ; 19.932       ; 0.220          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.880 ; 20.068       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.881 ; 20.069       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.882 ; 20.070       ; 0.188          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.965 ; 19.965       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[5]|clk                           ;
; 19.966 ; 19.966       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[7]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[6]|clk                           ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.968 ; 19.968       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.684  ; 1.667  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.684  ; 1.667  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.463  ; 1.382  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.038  ; 1.000  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.038  ; 1.000  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.882  ; 1.839  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.256  ; 1.201  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.256  ; 1.201  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.980  ; 1.937  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.061  ; 1.043  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.061  ; 1.043  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 0.848  ; 0.769  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.564 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 0.442  ; 0.404  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 0.442  ; 0.404  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.250  ; 1.207  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 0.649  ; 0.595  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 0.649  ; 0.595  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.346  ; 1.303  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.648 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                     ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 292.06 MHz ; 292.06 MHz      ; PLL|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 36.576 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.355 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.887  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.711 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 36.576 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.352      ;
; 36.675 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.253      ;
; 36.712 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.216      ;
; 36.772 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.156      ;
; 36.855 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.073      ;
; 36.875 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 3.057      ;
; 36.879 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 3.053      ;
; 36.886 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 3.042      ;
; 36.890 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 3.042      ;
; 36.894 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 3.038      ;
; 36.920 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.010      ;
; 36.920 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.010      ;
; 36.921 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.009      ;
; 36.921 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.009      ;
; 36.925 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.005      ;
; 36.928 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.002      ;
; 36.929 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.001      ;
; 36.929 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 3.001      ;
; 36.934 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.996      ;
; 36.934 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.996      ;
; 36.935 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.995      ;
; 36.935 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.995      ;
; 36.939 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.991      ;
; 36.942 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.988      ;
; 36.943 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.987      ;
; 36.943 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.987      ;
; 36.955 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.971      ;
; 36.979 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.949      ;
; 37.000 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.065     ; 2.934      ;
; 37.004 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.065     ; 2.930      ;
; 37.076 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.850      ;
; 37.077 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.851      ;
; 37.085 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.847      ;
; 37.085 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.847      ;
; 37.085 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.847      ;
; 37.086 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.846      ;
; 37.086 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.846      ;
; 37.090 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.842      ;
; 37.093 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.839      ;
; 37.094 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.838      ;
; 37.094 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.838      ;
; 37.098 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.830      ;
; 37.103 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.829      ;
; 37.107 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.825      ;
; 37.116 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.812      ;
; 37.149 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.779      ;
; 37.177 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.751      ;
; 37.193 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.735      ;
; 37.194 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.734      ;
; 37.209 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.721      ;
; 37.209 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.721      ;
; 37.210 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.720      ;
; 37.210 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.720      ;
; 37.214 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.716      ;
; 37.214 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.714      ;
; 37.217 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.713      ;
; 37.217 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.711      ;
; 37.218 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.712      ;
; 37.218 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.712      ;
; 37.227 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.703      ;
; 37.231 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.699      ;
; 37.234 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.694      ;
; 37.235 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.693      ;
; 37.243 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.685      ;
; 37.246 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.682      ;
; 37.249 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.681      ;
; 37.250 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.678      ;
; 37.253 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.677      ;
; 37.277 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.653      ;
; 37.283 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.067     ; 2.649      ;
; 37.293 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.635      ;
; 37.297 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.633      ;
; 37.299 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.631      ;
; 37.299 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.631      ;
; 37.309 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.619      ;
; 37.316 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.612      ;
; 37.320 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.608      ;
; 37.323 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.605      ;
; 37.323 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.603      ;
; 37.324 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.602      ;
; 37.324 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.604      ;
; 37.324 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.602      ;
; 37.324 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.602      ;
; 37.327 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.601      ;
; 37.328 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.600      ;
; 37.328 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.598      ;
; 37.330 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.598      ;
; 37.331 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.597      ;
; 37.331 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.595      ;
; 37.332 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.596      ;
; 37.332 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.594      ;
; 37.332 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.596      ;
; 37.332 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.073     ; 2.594      ;
; 37.333 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.597      ;
; 37.337 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.069     ; 2.593      ;
; 37.342 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.586      ;
; 37.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.582      ;
; 37.351 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.577      ;
; 37.355 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.573      ;
; 37.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.071     ; 2.573      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.419 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.419 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.661      ;
; 0.549 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.791      ;
; 0.581 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.823      ;
; 0.583 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.825      ;
; 0.586 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.828      ;
; 0.604 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.846      ;
; 0.606 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.848      ;
; 0.608 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.850      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.610 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.853      ;
; 0.626 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.868      ;
; 0.706 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.763 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.005      ;
; 0.766 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.012      ;
; 0.772 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.020      ;
; 0.876 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.118      ;
; 0.882 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.124      ;
; 0.895 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.137      ;
; 0.897 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.139      ;
; 0.906 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.146      ;
; 0.906 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.148      ;
; 0.918 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.166      ;
; 0.921 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.169      ;
; 0.984 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.226      ;
; 0.993 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.235      ;
; 0.996 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.238      ;
; 0.997 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.239      ;
; 1.005 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.247      ;
; 1.010 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.246      ;
; 1.031 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.273      ;
; 1.038 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.280      ;
; 1.058 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.306      ;
; 1.058 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.060 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.296      ;
; 1.103 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.345      ;
; 1.106 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.348      ;
; 1.115 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.357      ;
; 1.141 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.383      ;
; 1.167 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.411      ;
; 1.168 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.412      ;
; 1.171 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.171 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.171 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.415      ;
; 1.171 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.413      ;
; 1.172 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.416      ;
; 1.173 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.173 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.417      ;
; 1.174 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.174 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.174 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.418      ;
; 1.216 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.458      ;
; 1.225 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.467      ;
; 1.227 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.463      ;
; 1.235 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.477      ;
; 1.243 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.243 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.485      ;
; 1.244 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.486      ;
; 1.246 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.488      ;
; 1.249 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.491      ;
; 1.250 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.492      ;
; 1.250 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.492      ;
; 1.251 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.493      ;
; 1.275 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.277 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.521      ;
; 1.277 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.521      ;
; 1.277 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.521      ;
; 1.278 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.279 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.279 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.280 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.524      ;
; 1.280 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.524      ;
; 1.283 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.531      ;
; 1.291 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.537      ;
; 1.304 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.540      ;
; 1.308 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.550      ;
; 1.328 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.570      ;
; 1.346 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.582      ;
; 1.357 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.601      ;
; 1.362 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.606      ;
; 1.368 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.077      ; 1.616      ;
; 1.369 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.605      ;
; 1.383 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.625      ;
; 1.389 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.631      ;
; 1.400 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 1.644      ;
; 1.407 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.649      ;
; 1.408 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 1.650      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.931  ; 9.931        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.068 ; 10.068       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.084 ; 10.084       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.112 ; 10.112       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.711 ; 19.929       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.712 ; 19.930       ; 0.218          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.881 ; 20.067       ; 0.186          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.969 ; 19.969       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[5]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[6]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[7]|clk                           ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.970 ; 19.970       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.973 ; 19.973       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 20.026 ; 20.026       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.315  ; 1.264  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.315  ; 1.264  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.108  ; 1.002  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.262 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 0.711  ; 0.663  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 0.711  ; 0.663  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.499  ; 1.408  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 0.919  ; 0.839  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 0.919  ; 0.839  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.591  ; 1.507  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.338 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 0.744  ; 0.693  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 0.744  ; 0.693  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 0.543  ; 0.441  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.762 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 0.164  ; 0.117  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 0.164  ; 0.117  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 0.919  ; 0.831  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 0.362  ; 0.285  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 0.362  ; 0.285  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.009  ; 0.927  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.836 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; PLL|altpll_component|pll|clk[0] ; 38.158 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; PLL|altpll_component|pll|clk[0] ; 0.183 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; CLOCK_50                        ; 9.574  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 19.780 ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                   ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                     ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 38.158 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.789      ;
; 38.215 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.732      ;
; 38.236 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.711      ;
; 38.272 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.675      ;
; 38.275 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.676      ;
; 38.276 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.675      ;
; 38.279 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.672      ;
; 38.280 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.671      ;
; 38.299 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.650      ;
; 38.300 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.649      ;
; 38.300 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.649      ;
; 38.300 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.649      ;
; 38.301 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.648      ;
; 38.301 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.648      ;
; 38.301 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.648      ;
; 38.302 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.647      ;
; 38.303 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.646      ;
; 38.304 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.645      ;
; 38.308 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.641      ;
; 38.309 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.640      ;
; 38.309 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.640      ;
; 38.309 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.640      ;
; 38.310 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.639      ;
; 38.310 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.639      ;
; 38.319 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.628      ;
; 38.339 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.608      ;
; 38.369 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.034     ; 1.584      ;
; 38.373 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.034     ; 1.580      ;
; 38.378 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.567      ;
; 38.388 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.559      ;
; 38.393 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.558      ;
; 38.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.557      ;
; 38.394 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.557      ;
; 38.395 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.556      ;
; 38.397 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.554      ;
; 38.402 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.549      ;
; 38.403 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.548      ;
; 38.403 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.548      ;
; 38.419 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.528      ;
; 38.427 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.524      ;
; 38.431 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.520      ;
; 38.447 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.504      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.494      ;
; 38.451 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.498      ;
; 38.452 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.497      ;
; 38.452 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.497      ;
; 38.453 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.496      ;
; 38.455 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.494      ;
; 38.457 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.490      ;
; 38.460 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.489      ;
; 38.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.488      ;
; 38.461 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.488      ;
; 38.466 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.481      ;
; 38.473 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.474      ;
; 38.475 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.472      ;
; 38.482 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.465      ;
; 38.500 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.447      ;
; 38.513 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.434      ;
; 38.530 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.417      ;
; 38.533 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.414      ;
; 38.538 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.411      ;
; 38.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.409      ;
; 38.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.409      ;
; 38.540 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.407      ;
; 38.542 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.407      ;
; 38.542 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.405      ;
; 38.548 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.401      ;
; 38.551 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.394      ;
; 38.551 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.396      ;
; 38.552 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.397      ;
; 38.554 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.393      ;
; 38.555 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|video_on   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.396      ;
; 38.557 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.390      ;
; 38.558 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.391      ;
; 38.560 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.387      ;
; 38.563 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.384      ;
; 38.563 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.384      ;
; 38.563 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.388      ;
; 38.564 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.383      ;
; 38.565 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.036     ; 1.386      ;
; 38.566 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.381      ;
; 38.567 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.380      ;
; 38.567 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.380      ;
; 38.569 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.380      ;
; 38.569 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.378      ;
; 38.571 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.376      ;
; 38.571 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.376      ;
; 38.572 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.375      ;
; 38.572 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.375      ;
; 38.574 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.373      ;
; 38.574 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.373      ;
; 38.576 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.371      ;
; 38.581 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.366      ;
; 38.587 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.040     ; 1.360      ;
; 38.588 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.357      ;
; 38.588 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.357      ;
; 38.589 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.356      ;
; 38.590 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.359      ;
; 38.591 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.042     ; 1.354      ;
; 38.594 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 40.000       ; -0.038     ; 1.355      ;
+--------+---------------------------------------------+---------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                                      ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; controlador_vga_640_x_480_60:VGA|cont_vs[0] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; controlador_vga_640_x_480_60:VGA|vs         ; controlador_vga_640_x_480_60:VGA|vga_vs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.202 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_blank_N ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.255 ; controlador_vga_640_x_480_60:VGA|pixel_y[5] ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.382      ;
; 0.262 ; controlador_vga_640_x_480_60:VGA|hs         ; controlador_vga_640_x_480_60:VGA|vga_hs      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.282 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.406      ;
; 0.287 ; controlador_vga_640_x_480_60:VGA|cont_vs[7] ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.411      ;
; 0.289 ; controlador_vga_640_x_480_60:VGA|pixel_y[6] ; controlador_vga_640_x_480_60:VGA|vga_g       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.414      ;
; 0.303 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_b       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; controlador_vga_640_x_480_60:VGA|video_on   ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.306 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.307 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.431      ;
; 0.315 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.439      ;
; 0.328 ; controlador_vga_640_x_480_60:VGA|pixel_y[7] ; controlador_vga_640_x_480_60:VGA|vga_r       ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.455      ;
; 0.369 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.493      ;
; 0.372 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.503      ;
; 0.375 ; controlador_vga_640_x_480_60:VGA|cont_vs[6] ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.504      ;
; 0.438 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.562      ;
; 0.444 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.568      ;
; 0.444 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.575      ;
; 0.445 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.567      ;
; 0.447 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.578      ;
; 0.456 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.580      ;
; 0.464 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.588      ;
; 0.467 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.591      ;
; 0.491 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.615      ;
; 0.507 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.625      ;
; 0.517 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.641      ;
; 0.518 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.518 ; controlador_vga_640_x_480_60:VGA|cont_hs[5] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.642      ;
; 0.519 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.643      ;
; 0.527 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.659      ;
; 0.530 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; controlador_vga_640_x_480_60:VGA|cont_vs[2] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.649      ;
; 0.541 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.667      ;
; 0.575 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.701      ;
; 0.575 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.701      ;
; 0.575 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.701      ;
; 0.575 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.701      ;
; 0.576 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.702      ;
; 0.577 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.703      ;
; 0.577 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.705      ;
; 0.584 ; controlador_vga_640_x_480_60:VGA|cont_hs[3] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.708      ;
; 0.585 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.711      ;
; 0.585 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.709      ;
; 0.593 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.717      ;
; 0.595 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.719      ;
; 0.596 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.720      ;
; 0.607 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.733      ;
; 0.616 ; controlador_vga_640_x_480_60:VGA|cont_vs[1] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.734      ;
; 0.629 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.753      ;
; 0.630 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.754      ;
; 0.631 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.755      ;
; 0.631 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.755      ;
; 0.633 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.757      ;
; 0.633 ; controlador_vga_640_x_480_60:VGA|cont_hs[8] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.764      ;
; 0.636 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.760      ;
; 0.637 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.761      ;
; 0.638 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.762      ;
; 0.651 ; controlador_vga_640_x_480_60:VGA|cont_hs[1] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.775      ;
; 0.653 ; controlador_vga_640_x_480_60:VGA|cont_hs[4] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.779      ;
; 0.657 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.783      ;
; 0.657 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.783      ;
; 0.657 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.783      ;
; 0.658 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.784      ;
; 0.659 ; controlador_vga_640_x_480_60:VGA|cont_vs[8] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.777      ;
; 0.659 ; controlador_vga_640_x_480_60:VGA|cont_hs[2] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.783      ;
; 0.660 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.786      ;
; 0.660 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.786      ;
; 0.660 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.786      ;
; 0.661 ; controlador_vga_640_x_480_60:VGA|cont_hs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.787      ;
; 0.662 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.786      ;
; 0.667 ; controlador_vga_640_x_480_60:VGA|cont_hs[7] ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.791      ;
; 0.669 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.795      ;
; 0.669 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.787      ;
; 0.673 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.799      ;
; 0.676 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.800      ;
; 0.676 ; controlador_vga_640_x_480_60:VGA|cont_hs[6] ; controlador_vga_640_x_480_60:VGA|hs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 0.807      ;
; 0.677 ; controlador_vga_640_x_480_60:VGA|cont_vs[9] ; controlador_vga_640_x_480_60:VGA|video_on    ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 0.806      ;
; 0.690 ; controlador_vga_640_x_480_60:VGA|cont_vs[3] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.034      ; 0.808      ;
; 0.691 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.815      ;
; 0.697 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.821      ;
; 0.698 ; controlador_vga_640_x_480_60:VGA|cont_hs[0] ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.038      ; 0.820      ;
; 0.702 ; controlador_vga_640_x_480_60:VGA|cont_vs[5] ; controlador_vga_640_x_480_60:VGA|vs          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.032      ; 0.818      ;
; 0.706 ; controlador_vga_640_x_480_60:VGA|cont_vs[4] ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.832      ;
+-------+---------------------------------------------+----------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 9.574  ; 9.574        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 9.623  ; 9.623        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                          ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                          ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|clk[0]           ;
; 10.424 ; 10.424       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; PLL|altpll_component|pll|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[0]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[1]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[2]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[3]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[4]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[5]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[6]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[7]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[8]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_vs[9]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[5]  ;
; 19.816 ; 20.000       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[0]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[1]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[2]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[3]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[4]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[5]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[7]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[8]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|cont_hs[9]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|hs          ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|pixel_y[6]  ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_b       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_blank_N ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_g       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_hs      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_r       ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vga_vs      ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|video_on    ;
; 19.817 ; 20.001       ; 0.184          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; controlador_vga_640_x_480_60:VGA|vs          ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|inclk[0]  ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; PLL|altpll_component|_clk0~clkctrl|outclk    ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[0]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[1]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[2]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[3]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[4]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[5]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[6]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[7]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[8]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_vs[9]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[5]|clk                           ;
; 19.996 ; 19.996       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[7]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[2]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[3]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[4]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[5]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[6]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[7]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[8]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[9]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|hs|clk                                   ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|pixel_y[6]|clk                           ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_blank_N|clk                          ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_b|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_g|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_hs|clk                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_r|clk                                ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vga_vs|clk                               ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|video_on|clk                             ;
; 19.997 ; 19.997       ; 0.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|vs|clk                                   ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[0]|clk                           ;
; 20.002 ; 20.002       ; 0.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Rise       ; VGA|cont_hs[1]|clk                           ;
+--------+--------------+----------------+------------------+---------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.586 ; -0.494 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.586 ; -0.494 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -0.735 ; -0.677 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.403 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -0.913 ; -0.871 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -0.913 ; -0.871 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -0.528 ; -0.428 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -0.830 ; -0.779 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -0.830 ; -0.779 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.450 ; -0.343 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.371 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.911 ; -0.823 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.911 ; -0.823 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -1.056 ; -1.000 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -1.225 ; -1.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -1.225 ; -1.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -0.857 ; -0.761 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -1.147 ; -1.097 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -1.147 ; -1.097 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.780 ; -0.677 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                          ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Clock                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 36.230 ; 0.183 ; N/A      ; N/A     ; 9.574               ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  PLL|altpll_component|pll|clk[0] ; 36.230 ; 0.183 ; N/A      ; N/A     ; 19.710              ;
; Design-wide TNS                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                     ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; 1.684  ; 1.667  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; 1.684  ; 1.667  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; 1.463  ; 1.382  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -0.020 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; 1.038  ; 1.000  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; 1.038  ; 1.000  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; 1.882  ; 1.839  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; 1.256  ; 1.201  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; 1.256  ; 1.201  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; 1.980  ; 1.937  ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -0.106 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                             ;
+-------------+------------+--------+--------+------------+---------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-------------+------------+--------+--------+------------+---------------------------------+
; VGA_B[*]    ; CLOCK_50   ; -0.911 ; -0.823 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_B[7]   ; CLOCK_50   ; -0.911 ; -0.823 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_BLANK_N ; CLOCK_50   ; -1.056 ; -1.000 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ; -1.689 ;        ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_G[*]    ; CLOCK_50   ; -1.225 ; -1.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_G[7]   ; CLOCK_50   ; -1.225 ; -1.185 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_HS      ; CLOCK_50   ; -0.857 ; -0.761 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_R[*]    ; CLOCK_50   ; -1.147 ; -1.097 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
;  VGA_R[7]   ; CLOCK_50   ; -1.147 ; -1.097 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_VS      ; CLOCK_50   ; -0.780 ; -0.677 ; Rise       ; PLL|altpll_component|pll|clk[0] ;
; VGA_CLK     ; CLOCK_50   ;        ; -1.659 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_R[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_R[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 469      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 469      ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Apr 23 17:02:59 2019
Info: Command: quartus_sta vga_top -c vga_top
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 36.230
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.230         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    19.710         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 36.576
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    36.576         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.887         0.000 CLOCK_50 
    Info (332119):    19.711         0.000 PLL|altpll_component|pll|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 38.158
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    38.158         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.183         0.000 PLL|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.574         0.000 CLOCK_50 
    Info (332119):    19.780         0.000 PLL|altpll_component|pll|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 330 megabytes
    Info: Processing ended: Tue Apr 23 17:03:04 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


