5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (event1.vcd) 2 -o (event1.cdd) 2 -v (event1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 event1.v 1 30 1 
1 a 1 3 2080007 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 4 2080007 1 0 0 0 1 17 1 1 0 0 0 0
1 c 3 4 208000a 1 0 0 0 1 17 1 1 0 0 0 0
1 d 4 6 70007 1 0 0 0 1 17 0 1 0 1 1 0
7 1 15 15
7 1 16 16
3 1 main.u$1 "main.u$1" 0 event1.v 18 28 1 
