DECL|ABR|member|__IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
DECL|ACR|member|__IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1|macro|ADC1
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2|macro|ADC2
DECL|ADC3_BASE|macro|ADC3_BASE
DECL|ADC3|macro|ADC3
DECL|ADC_BASE|macro|ADC_BASE
DECL|ADC_CCR_ADCPRE_0|macro|ADC_CCR_ADCPRE_0
DECL|ADC_CCR_ADCPRE_1|macro|ADC_CCR_ADCPRE_1
DECL|ADC_CCR_ADCPRE|macro|ADC_CCR_ADCPRE
DECL|ADC_CCR_DDS|macro|ADC_CCR_DDS
DECL|ADC_CCR_DELAY_0|macro|ADC_CCR_DELAY_0
DECL|ADC_CCR_DELAY_1|macro|ADC_CCR_DELAY_1
DECL|ADC_CCR_DELAY_2|macro|ADC_CCR_DELAY_2
DECL|ADC_CCR_DELAY_3|macro|ADC_CCR_DELAY_3
DECL|ADC_CCR_DELAY|macro|ADC_CCR_DELAY
DECL|ADC_CCR_DMA_0|macro|ADC_CCR_DMA_0
DECL|ADC_CCR_DMA_1|macro|ADC_CCR_DMA_1
DECL|ADC_CCR_DMA|macro|ADC_CCR_DMA
DECL|ADC_CCR_MULTI_0|macro|ADC_CCR_MULTI_0
DECL|ADC_CCR_MULTI_1|macro|ADC_CCR_MULTI_1
DECL|ADC_CCR_MULTI_2|macro|ADC_CCR_MULTI_2
DECL|ADC_CCR_MULTI_3|macro|ADC_CCR_MULTI_3
DECL|ADC_CCR_MULTI_4|macro|ADC_CCR_MULTI_4
DECL|ADC_CCR_MULTI|macro|ADC_CCR_MULTI
DECL|ADC_CCR_TSVREFE|macro|ADC_CCR_TSVREFE
DECL|ADC_CCR_VBATE|macro|ADC_CCR_VBATE
DECL|ADC_CDR_DATA1|macro|ADC_CDR_DATA1
DECL|ADC_CDR_DATA2|macro|ADC_CDR_DATA2
DECL|ADC_CR1_AWDCH_0|macro|ADC_CR1_AWDCH_0
DECL|ADC_CR1_AWDCH_1|macro|ADC_CR1_AWDCH_1
DECL|ADC_CR1_AWDCH_2|macro|ADC_CR1_AWDCH_2
DECL|ADC_CR1_AWDCH_3|macro|ADC_CR1_AWDCH_3
DECL|ADC_CR1_AWDCH_4|macro|ADC_CR1_AWDCH_4
DECL|ADC_CR1_AWDCH|macro|ADC_CR1_AWDCH
DECL|ADC_CR1_AWDEN|macro|ADC_CR1_AWDEN
DECL|ADC_CR1_AWDIE|macro|ADC_CR1_AWDIE
DECL|ADC_CR1_AWDSGL|macro|ADC_CR1_AWDSGL
DECL|ADC_CR1_DISCEN|macro|ADC_CR1_DISCEN
DECL|ADC_CR1_DISCNUM_0|macro|ADC_CR1_DISCNUM_0
DECL|ADC_CR1_DISCNUM_1|macro|ADC_CR1_DISCNUM_1
DECL|ADC_CR1_DISCNUM_2|macro|ADC_CR1_DISCNUM_2
DECL|ADC_CR1_DISCNUM|macro|ADC_CR1_DISCNUM
DECL|ADC_CR1_EOCIE|macro|ADC_CR1_EOCIE
DECL|ADC_CR1_JAUTO|macro|ADC_CR1_JAUTO
DECL|ADC_CR1_JAWDEN|macro|ADC_CR1_JAWDEN
DECL|ADC_CR1_JDISCEN|macro|ADC_CR1_JDISCEN
DECL|ADC_CR1_JEOCIE|macro|ADC_CR1_JEOCIE
DECL|ADC_CR1_OVRIE|macro|ADC_CR1_OVRIE
DECL|ADC_CR1_RES_0|macro|ADC_CR1_RES_0
DECL|ADC_CR1_RES_1|macro|ADC_CR1_RES_1
DECL|ADC_CR1_RES|macro|ADC_CR1_RES
DECL|ADC_CR1_SCAN|macro|ADC_CR1_SCAN
DECL|ADC_CR2_ADON|macro|ADC_CR2_ADON
DECL|ADC_CR2_ALIGN|macro|ADC_CR2_ALIGN
DECL|ADC_CR2_CONT|macro|ADC_CR2_CONT
DECL|ADC_CR2_DDS|macro|ADC_CR2_DDS
DECL|ADC_CR2_DMA|macro|ADC_CR2_DMA
DECL|ADC_CR2_EOCS|macro|ADC_CR2_EOCS
DECL|ADC_CR2_EXTEN_0|macro|ADC_CR2_EXTEN_0
DECL|ADC_CR2_EXTEN_1|macro|ADC_CR2_EXTEN_1
DECL|ADC_CR2_EXTEN|macro|ADC_CR2_EXTEN
DECL|ADC_CR2_EXTSEL_0|macro|ADC_CR2_EXTSEL_0
DECL|ADC_CR2_EXTSEL_1|macro|ADC_CR2_EXTSEL_1
DECL|ADC_CR2_EXTSEL_2|macro|ADC_CR2_EXTSEL_2
DECL|ADC_CR2_EXTSEL_3|macro|ADC_CR2_EXTSEL_3
DECL|ADC_CR2_EXTSEL|macro|ADC_CR2_EXTSEL
DECL|ADC_CR2_JEXTEN_0|macro|ADC_CR2_JEXTEN_0
DECL|ADC_CR2_JEXTEN_1|macro|ADC_CR2_JEXTEN_1
DECL|ADC_CR2_JEXTEN|macro|ADC_CR2_JEXTEN
DECL|ADC_CR2_JEXTSEL_0|macro|ADC_CR2_JEXTSEL_0
DECL|ADC_CR2_JEXTSEL_1|macro|ADC_CR2_JEXTSEL_1
DECL|ADC_CR2_JEXTSEL_2|macro|ADC_CR2_JEXTSEL_2
DECL|ADC_CR2_JEXTSEL_3|macro|ADC_CR2_JEXTSEL_3
DECL|ADC_CR2_JEXTSEL|macro|ADC_CR2_JEXTSEL
DECL|ADC_CR2_JSWSTART|macro|ADC_CR2_JSWSTART
DECL|ADC_CR2_SWSTART|macro|ADC_CR2_SWSTART
DECL|ADC_CSR_AWD1|macro|ADC_CSR_AWD1
DECL|ADC_CSR_AWD2|macro|ADC_CSR_AWD2
DECL|ADC_CSR_AWD3|macro|ADC_CSR_AWD3
DECL|ADC_CSR_DOVR1|macro|ADC_CSR_DOVR1
DECL|ADC_CSR_DOVR2|macro|ADC_CSR_DOVR2
DECL|ADC_CSR_DOVR3|macro|ADC_CSR_DOVR3
DECL|ADC_CSR_EOC1|macro|ADC_CSR_EOC1
DECL|ADC_CSR_EOC2|macro|ADC_CSR_EOC2
DECL|ADC_CSR_EOC3|macro|ADC_CSR_EOC3
DECL|ADC_CSR_JEOC1|macro|ADC_CSR_JEOC1
DECL|ADC_CSR_JEOC2|macro|ADC_CSR_JEOC2
DECL|ADC_CSR_JEOC3|macro|ADC_CSR_JEOC3
DECL|ADC_CSR_JSTRT1|macro|ADC_CSR_JSTRT1
DECL|ADC_CSR_JSTRT2|macro|ADC_CSR_JSTRT2
DECL|ADC_CSR_JSTRT3|macro|ADC_CSR_JSTRT3
DECL|ADC_CSR_OVR1|macro|ADC_CSR_OVR1
DECL|ADC_CSR_OVR2|macro|ADC_CSR_OVR2
DECL|ADC_CSR_OVR3|macro|ADC_CSR_OVR3
DECL|ADC_CSR_STRT1|macro|ADC_CSR_STRT1
DECL|ADC_CSR_STRT2|macro|ADC_CSR_STRT2
DECL|ADC_CSR_STRT3|macro|ADC_CSR_STRT3
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DR_ADC2DATA|macro|ADC_DR_ADC2DATA
DECL|ADC_DR_DATA|macro|ADC_DR_DATA
DECL|ADC_HTR_HT|macro|ADC_HTR_HT
DECL|ADC_IRQn|enumerator|ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
DECL|ADC_JDR1_JDATA|macro|ADC_JDR1_JDATA
DECL|ADC_JDR2_JDATA|macro|ADC_JDR2_JDATA
DECL|ADC_JDR3_JDATA|macro|ADC_JDR3_JDATA
DECL|ADC_JDR4_JDATA|macro|ADC_JDR4_JDATA
DECL|ADC_JOFR1_JOFFSET1|macro|ADC_JOFR1_JOFFSET1
DECL|ADC_JOFR2_JOFFSET2|macro|ADC_JOFR2_JOFFSET2
DECL|ADC_JOFR3_JOFFSET3|macro|ADC_JOFR3_JOFFSET3
DECL|ADC_JOFR4_JOFFSET4|macro|ADC_JOFR4_JOFFSET4
DECL|ADC_JSQR_JL_0|macro|ADC_JSQR_JL_0
DECL|ADC_JSQR_JL_1|macro|ADC_JSQR_JL_1
DECL|ADC_JSQR_JL|macro|ADC_JSQR_JL
DECL|ADC_JSQR_JSQ1_0|macro|ADC_JSQR_JSQ1_0
DECL|ADC_JSQR_JSQ1_1|macro|ADC_JSQR_JSQ1_1
DECL|ADC_JSQR_JSQ1_2|macro|ADC_JSQR_JSQ1_2
DECL|ADC_JSQR_JSQ1_3|macro|ADC_JSQR_JSQ1_3
DECL|ADC_JSQR_JSQ1_4|macro|ADC_JSQR_JSQ1_4
DECL|ADC_JSQR_JSQ1|macro|ADC_JSQR_JSQ1
DECL|ADC_JSQR_JSQ2_0|macro|ADC_JSQR_JSQ2_0
DECL|ADC_JSQR_JSQ2_1|macro|ADC_JSQR_JSQ2_1
DECL|ADC_JSQR_JSQ2_2|macro|ADC_JSQR_JSQ2_2
DECL|ADC_JSQR_JSQ2_3|macro|ADC_JSQR_JSQ2_3
DECL|ADC_JSQR_JSQ2_4|macro|ADC_JSQR_JSQ2_4
DECL|ADC_JSQR_JSQ2|macro|ADC_JSQR_JSQ2
DECL|ADC_JSQR_JSQ3_0|macro|ADC_JSQR_JSQ3_0
DECL|ADC_JSQR_JSQ3_1|macro|ADC_JSQR_JSQ3_1
DECL|ADC_JSQR_JSQ3_2|macro|ADC_JSQR_JSQ3_2
DECL|ADC_JSQR_JSQ3_3|macro|ADC_JSQR_JSQ3_3
DECL|ADC_JSQR_JSQ3_4|macro|ADC_JSQR_JSQ3_4
DECL|ADC_JSQR_JSQ3|macro|ADC_JSQR_JSQ3
DECL|ADC_JSQR_JSQ4_0|macro|ADC_JSQR_JSQ4_0
DECL|ADC_JSQR_JSQ4_1|macro|ADC_JSQR_JSQ4_1
DECL|ADC_JSQR_JSQ4_2|macro|ADC_JSQR_JSQ4_2
DECL|ADC_JSQR_JSQ4_3|macro|ADC_JSQR_JSQ4_3
DECL|ADC_JSQR_JSQ4_4|macro|ADC_JSQR_JSQ4_4
DECL|ADC_JSQR_JSQ4|macro|ADC_JSQR_JSQ4
DECL|ADC_LTR_LT|macro|ADC_LTR_LT
DECL|ADC_SMPR1_SMP10_0|macro|ADC_SMPR1_SMP10_0
DECL|ADC_SMPR1_SMP10_1|macro|ADC_SMPR1_SMP10_1
DECL|ADC_SMPR1_SMP10_2|macro|ADC_SMPR1_SMP10_2
DECL|ADC_SMPR1_SMP10|macro|ADC_SMPR1_SMP10
DECL|ADC_SMPR1_SMP11_0|macro|ADC_SMPR1_SMP11_0
DECL|ADC_SMPR1_SMP11_1|macro|ADC_SMPR1_SMP11_1
DECL|ADC_SMPR1_SMP11_2|macro|ADC_SMPR1_SMP11_2
DECL|ADC_SMPR1_SMP11|macro|ADC_SMPR1_SMP11
DECL|ADC_SMPR1_SMP12_0|macro|ADC_SMPR1_SMP12_0
DECL|ADC_SMPR1_SMP12_1|macro|ADC_SMPR1_SMP12_1
DECL|ADC_SMPR1_SMP12_2|macro|ADC_SMPR1_SMP12_2
DECL|ADC_SMPR1_SMP12|macro|ADC_SMPR1_SMP12
DECL|ADC_SMPR1_SMP13_0|macro|ADC_SMPR1_SMP13_0
DECL|ADC_SMPR1_SMP13_1|macro|ADC_SMPR1_SMP13_1
DECL|ADC_SMPR1_SMP13_2|macro|ADC_SMPR1_SMP13_2
DECL|ADC_SMPR1_SMP13|macro|ADC_SMPR1_SMP13
DECL|ADC_SMPR1_SMP14_0|macro|ADC_SMPR1_SMP14_0
DECL|ADC_SMPR1_SMP14_1|macro|ADC_SMPR1_SMP14_1
DECL|ADC_SMPR1_SMP14_2|macro|ADC_SMPR1_SMP14_2
DECL|ADC_SMPR1_SMP14|macro|ADC_SMPR1_SMP14
DECL|ADC_SMPR1_SMP15_0|macro|ADC_SMPR1_SMP15_0
DECL|ADC_SMPR1_SMP15_1|macro|ADC_SMPR1_SMP15_1
DECL|ADC_SMPR1_SMP15_2|macro|ADC_SMPR1_SMP15_2
DECL|ADC_SMPR1_SMP15|macro|ADC_SMPR1_SMP15
DECL|ADC_SMPR1_SMP16_0|macro|ADC_SMPR1_SMP16_0
DECL|ADC_SMPR1_SMP16_1|macro|ADC_SMPR1_SMP16_1
DECL|ADC_SMPR1_SMP16_2|macro|ADC_SMPR1_SMP16_2
DECL|ADC_SMPR1_SMP16|macro|ADC_SMPR1_SMP16
DECL|ADC_SMPR1_SMP17_0|macro|ADC_SMPR1_SMP17_0
DECL|ADC_SMPR1_SMP17_1|macro|ADC_SMPR1_SMP17_1
DECL|ADC_SMPR1_SMP17_2|macro|ADC_SMPR1_SMP17_2
DECL|ADC_SMPR1_SMP17|macro|ADC_SMPR1_SMP17
DECL|ADC_SMPR1_SMP18_0|macro|ADC_SMPR1_SMP18_0
DECL|ADC_SMPR1_SMP18_1|macro|ADC_SMPR1_SMP18_1
DECL|ADC_SMPR1_SMP18_2|macro|ADC_SMPR1_SMP18_2
DECL|ADC_SMPR1_SMP18|macro|ADC_SMPR1_SMP18
DECL|ADC_SMPR2_SMP0_0|macro|ADC_SMPR2_SMP0_0
DECL|ADC_SMPR2_SMP0_1|macro|ADC_SMPR2_SMP0_1
DECL|ADC_SMPR2_SMP0_2|macro|ADC_SMPR2_SMP0_2
DECL|ADC_SMPR2_SMP0|macro|ADC_SMPR2_SMP0
DECL|ADC_SMPR2_SMP1_0|macro|ADC_SMPR2_SMP1_0
DECL|ADC_SMPR2_SMP1_1|macro|ADC_SMPR2_SMP1_1
DECL|ADC_SMPR2_SMP1_2|macro|ADC_SMPR2_SMP1_2
DECL|ADC_SMPR2_SMP1|macro|ADC_SMPR2_SMP1
DECL|ADC_SMPR2_SMP2_0|macro|ADC_SMPR2_SMP2_0
DECL|ADC_SMPR2_SMP2_1|macro|ADC_SMPR2_SMP2_1
DECL|ADC_SMPR2_SMP2_2|macro|ADC_SMPR2_SMP2_2
DECL|ADC_SMPR2_SMP2|macro|ADC_SMPR2_SMP2
DECL|ADC_SMPR2_SMP3_0|macro|ADC_SMPR2_SMP3_0
DECL|ADC_SMPR2_SMP3_1|macro|ADC_SMPR2_SMP3_1
DECL|ADC_SMPR2_SMP3_2|macro|ADC_SMPR2_SMP3_2
DECL|ADC_SMPR2_SMP3|macro|ADC_SMPR2_SMP3
DECL|ADC_SMPR2_SMP4_0|macro|ADC_SMPR2_SMP4_0
DECL|ADC_SMPR2_SMP4_1|macro|ADC_SMPR2_SMP4_1
DECL|ADC_SMPR2_SMP4_2|macro|ADC_SMPR2_SMP4_2
DECL|ADC_SMPR2_SMP4|macro|ADC_SMPR2_SMP4
DECL|ADC_SMPR2_SMP5_0|macro|ADC_SMPR2_SMP5_0
DECL|ADC_SMPR2_SMP5_1|macro|ADC_SMPR2_SMP5_1
DECL|ADC_SMPR2_SMP5_2|macro|ADC_SMPR2_SMP5_2
DECL|ADC_SMPR2_SMP5|macro|ADC_SMPR2_SMP5
DECL|ADC_SMPR2_SMP6_0|macro|ADC_SMPR2_SMP6_0
DECL|ADC_SMPR2_SMP6_1|macro|ADC_SMPR2_SMP6_1
DECL|ADC_SMPR2_SMP6_2|macro|ADC_SMPR2_SMP6_2
DECL|ADC_SMPR2_SMP6|macro|ADC_SMPR2_SMP6
DECL|ADC_SMPR2_SMP7_0|macro|ADC_SMPR2_SMP7_0
DECL|ADC_SMPR2_SMP7_1|macro|ADC_SMPR2_SMP7_1
DECL|ADC_SMPR2_SMP7_2|macro|ADC_SMPR2_SMP7_2
DECL|ADC_SMPR2_SMP7|macro|ADC_SMPR2_SMP7
DECL|ADC_SMPR2_SMP8_0|macro|ADC_SMPR2_SMP8_0
DECL|ADC_SMPR2_SMP8_1|macro|ADC_SMPR2_SMP8_1
DECL|ADC_SMPR2_SMP8_2|macro|ADC_SMPR2_SMP8_2
DECL|ADC_SMPR2_SMP8|macro|ADC_SMPR2_SMP8
DECL|ADC_SMPR2_SMP9_0|macro|ADC_SMPR2_SMP9_0
DECL|ADC_SMPR2_SMP9_1|macro|ADC_SMPR2_SMP9_1
DECL|ADC_SMPR2_SMP9_2|macro|ADC_SMPR2_SMP9_2
DECL|ADC_SMPR2_SMP9|macro|ADC_SMPR2_SMP9
DECL|ADC_SQR1_L_0|macro|ADC_SQR1_L_0
DECL|ADC_SQR1_L_1|macro|ADC_SQR1_L_1
DECL|ADC_SQR1_L_2|macro|ADC_SQR1_L_2
DECL|ADC_SQR1_L_3|macro|ADC_SQR1_L_3
DECL|ADC_SQR1_L|macro|ADC_SQR1_L
DECL|ADC_SQR1_SQ13_0|macro|ADC_SQR1_SQ13_0
DECL|ADC_SQR1_SQ13_1|macro|ADC_SQR1_SQ13_1
DECL|ADC_SQR1_SQ13_2|macro|ADC_SQR1_SQ13_2
DECL|ADC_SQR1_SQ13_3|macro|ADC_SQR1_SQ13_3
DECL|ADC_SQR1_SQ13_4|macro|ADC_SQR1_SQ13_4
DECL|ADC_SQR1_SQ13|macro|ADC_SQR1_SQ13
DECL|ADC_SQR1_SQ14_0|macro|ADC_SQR1_SQ14_0
DECL|ADC_SQR1_SQ14_1|macro|ADC_SQR1_SQ14_1
DECL|ADC_SQR1_SQ14_2|macro|ADC_SQR1_SQ14_2
DECL|ADC_SQR1_SQ14_3|macro|ADC_SQR1_SQ14_3
DECL|ADC_SQR1_SQ14_4|macro|ADC_SQR1_SQ14_4
DECL|ADC_SQR1_SQ14|macro|ADC_SQR1_SQ14
DECL|ADC_SQR1_SQ15_0|macro|ADC_SQR1_SQ15_0
DECL|ADC_SQR1_SQ15_1|macro|ADC_SQR1_SQ15_1
DECL|ADC_SQR1_SQ15_2|macro|ADC_SQR1_SQ15_2
DECL|ADC_SQR1_SQ15_3|macro|ADC_SQR1_SQ15_3
DECL|ADC_SQR1_SQ15_4|macro|ADC_SQR1_SQ15_4
DECL|ADC_SQR1_SQ15|macro|ADC_SQR1_SQ15
DECL|ADC_SQR1_SQ16_0|macro|ADC_SQR1_SQ16_0
DECL|ADC_SQR1_SQ16_1|macro|ADC_SQR1_SQ16_1
DECL|ADC_SQR1_SQ16_2|macro|ADC_SQR1_SQ16_2
DECL|ADC_SQR1_SQ16_3|macro|ADC_SQR1_SQ16_3
DECL|ADC_SQR1_SQ16_4|macro|ADC_SQR1_SQ16_4
DECL|ADC_SQR1_SQ16|macro|ADC_SQR1_SQ16
DECL|ADC_SQR2_SQ10_0|macro|ADC_SQR2_SQ10_0
DECL|ADC_SQR2_SQ10_1|macro|ADC_SQR2_SQ10_1
DECL|ADC_SQR2_SQ10_2|macro|ADC_SQR2_SQ10_2
DECL|ADC_SQR2_SQ10_3|macro|ADC_SQR2_SQ10_3
DECL|ADC_SQR2_SQ10_4|macro|ADC_SQR2_SQ10_4
DECL|ADC_SQR2_SQ10|macro|ADC_SQR2_SQ10
DECL|ADC_SQR2_SQ11_0|macro|ADC_SQR2_SQ11_0
DECL|ADC_SQR2_SQ11_1|macro|ADC_SQR2_SQ11_1
DECL|ADC_SQR2_SQ11_2|macro|ADC_SQR2_SQ11_2
DECL|ADC_SQR2_SQ11_3|macro|ADC_SQR2_SQ11_3
DECL|ADC_SQR2_SQ11_4|macro|ADC_SQR2_SQ11_4
DECL|ADC_SQR2_SQ11|macro|ADC_SQR2_SQ11
DECL|ADC_SQR2_SQ12_0|macro|ADC_SQR2_SQ12_0
DECL|ADC_SQR2_SQ12_1|macro|ADC_SQR2_SQ12_1
DECL|ADC_SQR2_SQ12_2|macro|ADC_SQR2_SQ12_2
DECL|ADC_SQR2_SQ12_3|macro|ADC_SQR2_SQ12_3
DECL|ADC_SQR2_SQ12_4|macro|ADC_SQR2_SQ12_4
DECL|ADC_SQR2_SQ12|macro|ADC_SQR2_SQ12
DECL|ADC_SQR2_SQ7_0|macro|ADC_SQR2_SQ7_0
DECL|ADC_SQR2_SQ7_1|macro|ADC_SQR2_SQ7_1
DECL|ADC_SQR2_SQ7_2|macro|ADC_SQR2_SQ7_2
DECL|ADC_SQR2_SQ7_3|macro|ADC_SQR2_SQ7_3
DECL|ADC_SQR2_SQ7_4|macro|ADC_SQR2_SQ7_4
DECL|ADC_SQR2_SQ7|macro|ADC_SQR2_SQ7
DECL|ADC_SQR2_SQ8_0|macro|ADC_SQR2_SQ8_0
DECL|ADC_SQR2_SQ8_1|macro|ADC_SQR2_SQ8_1
DECL|ADC_SQR2_SQ8_2|macro|ADC_SQR2_SQ8_2
DECL|ADC_SQR2_SQ8_3|macro|ADC_SQR2_SQ8_3
DECL|ADC_SQR2_SQ8_4|macro|ADC_SQR2_SQ8_4
DECL|ADC_SQR2_SQ8|macro|ADC_SQR2_SQ8
DECL|ADC_SQR2_SQ9_0|macro|ADC_SQR2_SQ9_0
DECL|ADC_SQR2_SQ9_1|macro|ADC_SQR2_SQ9_1
DECL|ADC_SQR2_SQ9_2|macro|ADC_SQR2_SQ9_2
DECL|ADC_SQR2_SQ9_3|macro|ADC_SQR2_SQ9_3
DECL|ADC_SQR2_SQ9_4|macro|ADC_SQR2_SQ9_4
DECL|ADC_SQR2_SQ9|macro|ADC_SQR2_SQ9
DECL|ADC_SQR3_SQ1_0|macro|ADC_SQR3_SQ1_0
DECL|ADC_SQR3_SQ1_1|macro|ADC_SQR3_SQ1_1
DECL|ADC_SQR3_SQ1_2|macro|ADC_SQR3_SQ1_2
DECL|ADC_SQR3_SQ1_3|macro|ADC_SQR3_SQ1_3
DECL|ADC_SQR3_SQ1_4|macro|ADC_SQR3_SQ1_4
DECL|ADC_SQR3_SQ1|macro|ADC_SQR3_SQ1
DECL|ADC_SQR3_SQ2_0|macro|ADC_SQR3_SQ2_0
DECL|ADC_SQR3_SQ2_1|macro|ADC_SQR3_SQ2_1
DECL|ADC_SQR3_SQ2_2|macro|ADC_SQR3_SQ2_2
DECL|ADC_SQR3_SQ2_3|macro|ADC_SQR3_SQ2_3
DECL|ADC_SQR3_SQ2_4|macro|ADC_SQR3_SQ2_4
DECL|ADC_SQR3_SQ2|macro|ADC_SQR3_SQ2
DECL|ADC_SQR3_SQ3_0|macro|ADC_SQR3_SQ3_0
DECL|ADC_SQR3_SQ3_1|macro|ADC_SQR3_SQ3_1
DECL|ADC_SQR3_SQ3_2|macro|ADC_SQR3_SQ3_2
DECL|ADC_SQR3_SQ3_3|macro|ADC_SQR3_SQ3_3
DECL|ADC_SQR3_SQ3_4|macro|ADC_SQR3_SQ3_4
DECL|ADC_SQR3_SQ3|macro|ADC_SQR3_SQ3
DECL|ADC_SQR3_SQ4_0|macro|ADC_SQR3_SQ4_0
DECL|ADC_SQR3_SQ4_1|macro|ADC_SQR3_SQ4_1
DECL|ADC_SQR3_SQ4_2|macro|ADC_SQR3_SQ4_2
DECL|ADC_SQR3_SQ4_3|macro|ADC_SQR3_SQ4_3
DECL|ADC_SQR3_SQ4_4|macro|ADC_SQR3_SQ4_4
DECL|ADC_SQR3_SQ4|macro|ADC_SQR3_SQ4
DECL|ADC_SQR3_SQ5_0|macro|ADC_SQR3_SQ5_0
DECL|ADC_SQR3_SQ5_1|macro|ADC_SQR3_SQ5_1
DECL|ADC_SQR3_SQ5_2|macro|ADC_SQR3_SQ5_2
DECL|ADC_SQR3_SQ5_3|macro|ADC_SQR3_SQ5_3
DECL|ADC_SQR3_SQ5_4|macro|ADC_SQR3_SQ5_4
DECL|ADC_SQR3_SQ5|macro|ADC_SQR3_SQ5
DECL|ADC_SQR3_SQ6_0|macro|ADC_SQR3_SQ6_0
DECL|ADC_SQR3_SQ6_1|macro|ADC_SQR3_SQ6_1
DECL|ADC_SQR3_SQ6_2|macro|ADC_SQR3_SQ6_2
DECL|ADC_SQR3_SQ6_3|macro|ADC_SQR3_SQ6_3
DECL|ADC_SQR3_SQ6_4|macro|ADC_SQR3_SQ6_4
DECL|ADC_SQR3_SQ6|macro|ADC_SQR3_SQ6
DECL|ADC_SR_AWD|macro|ADC_SR_AWD
DECL|ADC_SR_EOC|macro|ADC_SR_EOC
DECL|ADC_SR_JEOC|macro|ADC_SR_JEOC
DECL|ADC_SR_JSTRT|macro|ADC_SR_JSTRT
DECL|ADC_SR_OVR|macro|ADC_SR_OVR
DECL|ADC_SR_STRT|macro|ADC_SR_STRT
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|ADC|macro|ADC
DECL|AFR|member|__IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
DECL|AHB1ENR|member|__IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
DECL|AHB1LPENR|member|__IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
DECL|AHB1PERIPH_BASE|macro|AHB1PERIPH_BASE
DECL|AHB1RSTR|member|__IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
DECL|AHB2ENR|member|__IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
DECL|AHB2LPENR|member|__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
DECL|AHB2PERIPH_BASE|macro|AHB2PERIPH_BASE
DECL|AHB2RSTR|member|__IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
DECL|AHB3ENR|member|__IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
DECL|AHB3LPENR|member|__IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
DECL|AHB3RSTR|member|__IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
DECL|ALRMAR|member|__IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
DECL|ALRMASSR|member|__IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
DECL|ALRMBR|member|__IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
DECL|ALRMBSSR|member|__IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
DECL|AMTCR|member|__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */
DECL|APB1ENR|member|__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
DECL|APB1FZ|member|__IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
DECL|APB1LPENR|member|__IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
DECL|APB1PERIPH_BASE|macro|APB1PERIPH_BASE
DECL|APB1RSTR|member|__IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
DECL|APB2ENR|member|__IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
DECL|APB2FZ|member|__IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
DECL|APB2LPENR|member|__IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
DECL|APB2PERIPH_BASE|macro|APB2PERIPH_BASE
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
DECL|ARG|member|__IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|AR|member|__IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
DECL|AWCR|member|__IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */
DECL|BCCR|member|__IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */
DECL|BDCR|member|__IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
DECL|BDTR|member|__IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
DECL|BFCR|member|__IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */
DECL|BGCLUT|member|__IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */
DECL|BGCMAR|member|__IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */
DECL|BGCOLR|member|__IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */
DECL|BGMAR|member|__IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */
DECL|BGOR|member|__IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */
DECL|BGPFCCR|member|__IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */
DECL|BKP0R|member|__IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
DECL|BKP10R|member|__IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
DECL|BKP11R|member|__IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
DECL|BKP12R|member|__IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
DECL|BKP13R|member|__IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
DECL|BKP14R|member|__IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
DECL|BKP15R|member|__IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
DECL|BKP16R|member|__IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
DECL|BKP17R|member|__IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
DECL|BKP18R|member|__IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
DECL|BKP19R|member|__IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
DECL|BKP1R|member|__IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
DECL|BKP2R|member|__IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
DECL|BKP3R|member|__IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
DECL|BKP4R|member|__IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
DECL|BKP5R|member|__IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
DECL|BKP6R|member|__IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
DECL|BKP7R|member|__IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
DECL|BKP8R|member|__IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
DECL|BKP9R|member|__IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
DECL|BKPSRAM_BASE|macro|BKPSRAM_BASE
DECL|BKPSRAM_BB_BASE|macro|BKPSRAM_BB_BASE
DECL|BPCR|member|__IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
DECL|BSRR|member|__IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
DECL|BTCR|member|__IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
DECL|BTR|member|__IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
DECL|BWTR|member|__IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
DECL|CACR|member|__IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */
DECL|CALIBR|member|__IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
DECL|CALR|member|__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_RX0_IRQn|enumerator|CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
DECL|CAN1_RX1_IRQn|enumerator|CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
DECL|CAN1_SCE_IRQn|enumerator|CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
DECL|CAN1_TX_IRQn|enumerator|CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
DECL|CAN1|macro|CAN1
DECL|CAN2_BASE|macro|CAN2_BASE
DECL|CAN2_RX0_IRQn|enumerator|CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
DECL|CAN2_RX1_IRQn|enumerator|CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
DECL|CAN2_SCE_IRQn|enumerator|CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
DECL|CAN2_TX_IRQn|enumerator|CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
DECL|CAN2|macro|CAN2
DECL|CAN_BTR_BRP|macro|CAN_BTR_BRP
DECL|CAN_BTR_LBKM|macro|CAN_BTR_LBKM
DECL|CAN_BTR_SILM|macro|CAN_BTR_SILM
DECL|CAN_BTR_SJW_0|macro|CAN_BTR_SJW_0
DECL|CAN_BTR_SJW_1|macro|CAN_BTR_SJW_1
DECL|CAN_BTR_SJW|macro|CAN_BTR_SJW
DECL|CAN_BTR_TS1_0|macro|CAN_BTR_TS1_0
DECL|CAN_BTR_TS1_1|macro|CAN_BTR_TS1_1
DECL|CAN_BTR_TS1_2|macro|CAN_BTR_TS1_2
DECL|CAN_BTR_TS1_3|macro|CAN_BTR_TS1_3
DECL|CAN_BTR_TS1|macro|CAN_BTR_TS1
DECL|CAN_BTR_TS2_0|macro|CAN_BTR_TS2_0
DECL|CAN_BTR_TS2_1|macro|CAN_BTR_TS2_1
DECL|CAN_BTR_TS2_2|macro|CAN_BTR_TS2_2
DECL|CAN_BTR_TS2|macro|CAN_BTR_TS2
DECL|CAN_ESR_BOFF|macro|CAN_ESR_BOFF
DECL|CAN_ESR_EPVF|macro|CAN_ESR_EPVF
DECL|CAN_ESR_EWGF|macro|CAN_ESR_EWGF
DECL|CAN_ESR_LEC_0|macro|CAN_ESR_LEC_0
DECL|CAN_ESR_LEC_1|macro|CAN_ESR_LEC_1
DECL|CAN_ESR_LEC_2|macro|CAN_ESR_LEC_2
DECL|CAN_ESR_LEC|macro|CAN_ESR_LEC
DECL|CAN_ESR_REC|macro|CAN_ESR_REC
DECL|CAN_ESR_TEC|macro|CAN_ESR_TEC
DECL|CAN_F0R1_FB0|macro|CAN_F0R1_FB0
DECL|CAN_F0R1_FB10|macro|CAN_F0R1_FB10
DECL|CAN_F0R1_FB11|macro|CAN_F0R1_FB11
DECL|CAN_F0R1_FB12|macro|CAN_F0R1_FB12
DECL|CAN_F0R1_FB13|macro|CAN_F0R1_FB13
DECL|CAN_F0R1_FB14|macro|CAN_F0R1_FB14
DECL|CAN_F0R1_FB15|macro|CAN_F0R1_FB15
DECL|CAN_F0R1_FB16|macro|CAN_F0R1_FB16
DECL|CAN_F0R1_FB17|macro|CAN_F0R1_FB17
DECL|CAN_F0R1_FB18|macro|CAN_F0R1_FB18
DECL|CAN_F0R1_FB19|macro|CAN_F0R1_FB19
DECL|CAN_F0R1_FB1|macro|CAN_F0R1_FB1
DECL|CAN_F0R1_FB20|macro|CAN_F0R1_FB20
DECL|CAN_F0R1_FB21|macro|CAN_F0R1_FB21
DECL|CAN_F0R1_FB22|macro|CAN_F0R1_FB22
DECL|CAN_F0R1_FB23|macro|CAN_F0R1_FB23
DECL|CAN_F0R1_FB24|macro|CAN_F0R1_FB24
DECL|CAN_F0R1_FB25|macro|CAN_F0R1_FB25
DECL|CAN_F0R1_FB26|macro|CAN_F0R1_FB26
DECL|CAN_F0R1_FB27|macro|CAN_F0R1_FB27
DECL|CAN_F0R1_FB28|macro|CAN_F0R1_FB28
DECL|CAN_F0R1_FB29|macro|CAN_F0R1_FB29
DECL|CAN_F0R1_FB2|macro|CAN_F0R1_FB2
DECL|CAN_F0R1_FB30|macro|CAN_F0R1_FB30
DECL|CAN_F0R1_FB31|macro|CAN_F0R1_FB31
DECL|CAN_F0R1_FB3|macro|CAN_F0R1_FB3
DECL|CAN_F0R1_FB4|macro|CAN_F0R1_FB4
DECL|CAN_F0R1_FB5|macro|CAN_F0R1_FB5
DECL|CAN_F0R1_FB6|macro|CAN_F0R1_FB6
DECL|CAN_F0R1_FB7|macro|CAN_F0R1_FB7
DECL|CAN_F0R1_FB8|macro|CAN_F0R1_FB8
DECL|CAN_F0R1_FB9|macro|CAN_F0R1_FB9
DECL|CAN_F0R2_FB0|macro|CAN_F0R2_FB0
DECL|CAN_F0R2_FB10|macro|CAN_F0R2_FB10
DECL|CAN_F0R2_FB11|macro|CAN_F0R2_FB11
DECL|CAN_F0R2_FB12|macro|CAN_F0R2_FB12
DECL|CAN_F0R2_FB13|macro|CAN_F0R2_FB13
DECL|CAN_F0R2_FB14|macro|CAN_F0R2_FB14
DECL|CAN_F0R2_FB15|macro|CAN_F0R2_FB15
DECL|CAN_F0R2_FB16|macro|CAN_F0R2_FB16
DECL|CAN_F0R2_FB17|macro|CAN_F0R2_FB17
DECL|CAN_F0R2_FB18|macro|CAN_F0R2_FB18
DECL|CAN_F0R2_FB19|macro|CAN_F0R2_FB19
DECL|CAN_F0R2_FB1|macro|CAN_F0R2_FB1
DECL|CAN_F0R2_FB20|macro|CAN_F0R2_FB20
DECL|CAN_F0R2_FB21|macro|CAN_F0R2_FB21
DECL|CAN_F0R2_FB22|macro|CAN_F0R2_FB22
DECL|CAN_F0R2_FB23|macro|CAN_F0R2_FB23
DECL|CAN_F0R2_FB24|macro|CAN_F0R2_FB24
DECL|CAN_F0R2_FB25|macro|CAN_F0R2_FB25
DECL|CAN_F0R2_FB26|macro|CAN_F0R2_FB26
DECL|CAN_F0R2_FB27|macro|CAN_F0R2_FB27
DECL|CAN_F0R2_FB28|macro|CAN_F0R2_FB28
DECL|CAN_F0R2_FB29|macro|CAN_F0R2_FB29
DECL|CAN_F0R2_FB2|macro|CAN_F0R2_FB2
DECL|CAN_F0R2_FB30|macro|CAN_F0R2_FB30
DECL|CAN_F0R2_FB31|macro|CAN_F0R2_FB31
DECL|CAN_F0R2_FB3|macro|CAN_F0R2_FB3
DECL|CAN_F0R2_FB4|macro|CAN_F0R2_FB4
DECL|CAN_F0R2_FB5|macro|CAN_F0R2_FB5
DECL|CAN_F0R2_FB6|macro|CAN_F0R2_FB6
DECL|CAN_F0R2_FB7|macro|CAN_F0R2_FB7
DECL|CAN_F0R2_FB8|macro|CAN_F0R2_FB8
DECL|CAN_F0R2_FB9|macro|CAN_F0R2_FB9
DECL|CAN_F10R1_FB0|macro|CAN_F10R1_FB0
DECL|CAN_F10R1_FB10|macro|CAN_F10R1_FB10
DECL|CAN_F10R1_FB11|macro|CAN_F10R1_FB11
DECL|CAN_F10R1_FB12|macro|CAN_F10R1_FB12
DECL|CAN_F10R1_FB13|macro|CAN_F10R1_FB13
DECL|CAN_F10R1_FB14|macro|CAN_F10R1_FB14
DECL|CAN_F10R1_FB15|macro|CAN_F10R1_FB15
DECL|CAN_F10R1_FB16|macro|CAN_F10R1_FB16
DECL|CAN_F10R1_FB17|macro|CAN_F10R1_FB17
DECL|CAN_F10R1_FB18|macro|CAN_F10R1_FB18
DECL|CAN_F10R1_FB19|macro|CAN_F10R1_FB19
DECL|CAN_F10R1_FB1|macro|CAN_F10R1_FB1
DECL|CAN_F10R1_FB20|macro|CAN_F10R1_FB20
DECL|CAN_F10R1_FB21|macro|CAN_F10R1_FB21
DECL|CAN_F10R1_FB22|macro|CAN_F10R1_FB22
DECL|CAN_F10R1_FB23|macro|CAN_F10R1_FB23
DECL|CAN_F10R1_FB24|macro|CAN_F10R1_FB24
DECL|CAN_F10R1_FB25|macro|CAN_F10R1_FB25
DECL|CAN_F10R1_FB26|macro|CAN_F10R1_FB26
DECL|CAN_F10R1_FB27|macro|CAN_F10R1_FB27
DECL|CAN_F10R1_FB28|macro|CAN_F10R1_FB28
DECL|CAN_F10R1_FB29|macro|CAN_F10R1_FB29
DECL|CAN_F10R1_FB2|macro|CAN_F10R1_FB2
DECL|CAN_F10R1_FB30|macro|CAN_F10R1_FB30
DECL|CAN_F10R1_FB31|macro|CAN_F10R1_FB31
DECL|CAN_F10R1_FB3|macro|CAN_F10R1_FB3
DECL|CAN_F10R1_FB4|macro|CAN_F10R1_FB4
DECL|CAN_F10R1_FB5|macro|CAN_F10R1_FB5
DECL|CAN_F10R1_FB6|macro|CAN_F10R1_FB6
DECL|CAN_F10R1_FB7|macro|CAN_F10R1_FB7
DECL|CAN_F10R1_FB8|macro|CAN_F10R1_FB8
DECL|CAN_F10R1_FB9|macro|CAN_F10R1_FB9
DECL|CAN_F10R2_FB0|macro|CAN_F10R2_FB0
DECL|CAN_F10R2_FB10|macro|CAN_F10R2_FB10
DECL|CAN_F10R2_FB11|macro|CAN_F10R2_FB11
DECL|CAN_F10R2_FB12|macro|CAN_F10R2_FB12
DECL|CAN_F10R2_FB13|macro|CAN_F10R2_FB13
DECL|CAN_F10R2_FB14|macro|CAN_F10R2_FB14
DECL|CAN_F10R2_FB15|macro|CAN_F10R2_FB15
DECL|CAN_F10R2_FB16|macro|CAN_F10R2_FB16
DECL|CAN_F10R2_FB17|macro|CAN_F10R2_FB17
DECL|CAN_F10R2_FB18|macro|CAN_F10R2_FB18
DECL|CAN_F10R2_FB19|macro|CAN_F10R2_FB19
DECL|CAN_F10R2_FB1|macro|CAN_F10R2_FB1
DECL|CAN_F10R2_FB20|macro|CAN_F10R2_FB20
DECL|CAN_F10R2_FB21|macro|CAN_F10R2_FB21
DECL|CAN_F10R2_FB22|macro|CAN_F10R2_FB22
DECL|CAN_F10R2_FB23|macro|CAN_F10R2_FB23
DECL|CAN_F10R2_FB24|macro|CAN_F10R2_FB24
DECL|CAN_F10R2_FB25|macro|CAN_F10R2_FB25
DECL|CAN_F10R2_FB26|macro|CAN_F10R2_FB26
DECL|CAN_F10R2_FB27|macro|CAN_F10R2_FB27
DECL|CAN_F10R2_FB28|macro|CAN_F10R2_FB28
DECL|CAN_F10R2_FB29|macro|CAN_F10R2_FB29
DECL|CAN_F10R2_FB2|macro|CAN_F10R2_FB2
DECL|CAN_F10R2_FB30|macro|CAN_F10R2_FB30
DECL|CAN_F10R2_FB31|macro|CAN_F10R2_FB31
DECL|CAN_F10R2_FB3|macro|CAN_F10R2_FB3
DECL|CAN_F10R2_FB4|macro|CAN_F10R2_FB4
DECL|CAN_F10R2_FB5|macro|CAN_F10R2_FB5
DECL|CAN_F10R2_FB6|macro|CAN_F10R2_FB6
DECL|CAN_F10R2_FB7|macro|CAN_F10R2_FB7
DECL|CAN_F10R2_FB8|macro|CAN_F10R2_FB8
DECL|CAN_F10R2_FB9|macro|CAN_F10R2_FB9
DECL|CAN_F11R1_FB0|macro|CAN_F11R1_FB0
DECL|CAN_F11R1_FB10|macro|CAN_F11R1_FB10
DECL|CAN_F11R1_FB11|macro|CAN_F11R1_FB11
DECL|CAN_F11R1_FB12|macro|CAN_F11R1_FB12
DECL|CAN_F11R1_FB13|macro|CAN_F11R1_FB13
DECL|CAN_F11R1_FB14|macro|CAN_F11R1_FB14
DECL|CAN_F11R1_FB15|macro|CAN_F11R1_FB15
DECL|CAN_F11R1_FB16|macro|CAN_F11R1_FB16
DECL|CAN_F11R1_FB17|macro|CAN_F11R1_FB17
DECL|CAN_F11R1_FB18|macro|CAN_F11R1_FB18
DECL|CAN_F11R1_FB19|macro|CAN_F11R1_FB19
DECL|CAN_F11R1_FB1|macro|CAN_F11R1_FB1
DECL|CAN_F11R1_FB20|macro|CAN_F11R1_FB20
DECL|CAN_F11R1_FB21|macro|CAN_F11R1_FB21
DECL|CAN_F11R1_FB22|macro|CAN_F11R1_FB22
DECL|CAN_F11R1_FB23|macro|CAN_F11R1_FB23
DECL|CAN_F11R1_FB24|macro|CAN_F11R1_FB24
DECL|CAN_F11R1_FB25|macro|CAN_F11R1_FB25
DECL|CAN_F11R1_FB26|macro|CAN_F11R1_FB26
DECL|CAN_F11R1_FB27|macro|CAN_F11R1_FB27
DECL|CAN_F11R1_FB28|macro|CAN_F11R1_FB28
DECL|CAN_F11R1_FB29|macro|CAN_F11R1_FB29
DECL|CAN_F11R1_FB2|macro|CAN_F11R1_FB2
DECL|CAN_F11R1_FB30|macro|CAN_F11R1_FB30
DECL|CAN_F11R1_FB31|macro|CAN_F11R1_FB31
DECL|CAN_F11R1_FB3|macro|CAN_F11R1_FB3
DECL|CAN_F11R1_FB4|macro|CAN_F11R1_FB4
DECL|CAN_F11R1_FB5|macro|CAN_F11R1_FB5
DECL|CAN_F11R1_FB6|macro|CAN_F11R1_FB6
DECL|CAN_F11R1_FB7|macro|CAN_F11R1_FB7
DECL|CAN_F11R1_FB8|macro|CAN_F11R1_FB8
DECL|CAN_F11R1_FB9|macro|CAN_F11R1_FB9
DECL|CAN_F11R2_FB0|macro|CAN_F11R2_FB0
DECL|CAN_F11R2_FB10|macro|CAN_F11R2_FB10
DECL|CAN_F11R2_FB11|macro|CAN_F11R2_FB11
DECL|CAN_F11R2_FB12|macro|CAN_F11R2_FB12
DECL|CAN_F11R2_FB13|macro|CAN_F11R2_FB13
DECL|CAN_F11R2_FB14|macro|CAN_F11R2_FB14
DECL|CAN_F11R2_FB15|macro|CAN_F11R2_FB15
DECL|CAN_F11R2_FB16|macro|CAN_F11R2_FB16
DECL|CAN_F11R2_FB17|macro|CAN_F11R2_FB17
DECL|CAN_F11R2_FB18|macro|CAN_F11R2_FB18
DECL|CAN_F11R2_FB19|macro|CAN_F11R2_FB19
DECL|CAN_F11R2_FB1|macro|CAN_F11R2_FB1
DECL|CAN_F11R2_FB20|macro|CAN_F11R2_FB20
DECL|CAN_F11R2_FB21|macro|CAN_F11R2_FB21
DECL|CAN_F11R2_FB22|macro|CAN_F11R2_FB22
DECL|CAN_F11R2_FB23|macro|CAN_F11R2_FB23
DECL|CAN_F11R2_FB24|macro|CAN_F11R2_FB24
DECL|CAN_F11R2_FB25|macro|CAN_F11R2_FB25
DECL|CAN_F11R2_FB26|macro|CAN_F11R2_FB26
DECL|CAN_F11R2_FB27|macro|CAN_F11R2_FB27
DECL|CAN_F11R2_FB28|macro|CAN_F11R2_FB28
DECL|CAN_F11R2_FB29|macro|CAN_F11R2_FB29
DECL|CAN_F11R2_FB2|macro|CAN_F11R2_FB2
DECL|CAN_F11R2_FB30|macro|CAN_F11R2_FB30
DECL|CAN_F11R2_FB31|macro|CAN_F11R2_FB31
DECL|CAN_F11R2_FB3|macro|CAN_F11R2_FB3
DECL|CAN_F11R2_FB4|macro|CAN_F11R2_FB4
DECL|CAN_F11R2_FB5|macro|CAN_F11R2_FB5
DECL|CAN_F11R2_FB6|macro|CAN_F11R2_FB6
DECL|CAN_F11R2_FB7|macro|CAN_F11R2_FB7
DECL|CAN_F11R2_FB8|macro|CAN_F11R2_FB8
DECL|CAN_F11R2_FB9|macro|CAN_F11R2_FB9
DECL|CAN_F12R1_FB0|macro|CAN_F12R1_FB0
DECL|CAN_F12R1_FB10|macro|CAN_F12R1_FB10
DECL|CAN_F12R1_FB11|macro|CAN_F12R1_FB11
DECL|CAN_F12R1_FB12|macro|CAN_F12R1_FB12
DECL|CAN_F12R1_FB13|macro|CAN_F12R1_FB13
DECL|CAN_F12R1_FB14|macro|CAN_F12R1_FB14
DECL|CAN_F12R1_FB15|macro|CAN_F12R1_FB15
DECL|CAN_F12R1_FB16|macro|CAN_F12R1_FB16
DECL|CAN_F12R1_FB17|macro|CAN_F12R1_FB17
DECL|CAN_F12R1_FB18|macro|CAN_F12R1_FB18
DECL|CAN_F12R1_FB19|macro|CAN_F12R1_FB19
DECL|CAN_F12R1_FB1|macro|CAN_F12R1_FB1
DECL|CAN_F12R1_FB20|macro|CAN_F12R1_FB20
DECL|CAN_F12R1_FB21|macro|CAN_F12R1_FB21
DECL|CAN_F12R1_FB22|macro|CAN_F12R1_FB22
DECL|CAN_F12R1_FB23|macro|CAN_F12R1_FB23
DECL|CAN_F12R1_FB24|macro|CAN_F12R1_FB24
DECL|CAN_F12R1_FB25|macro|CAN_F12R1_FB25
DECL|CAN_F12R1_FB26|macro|CAN_F12R1_FB26
DECL|CAN_F12R1_FB27|macro|CAN_F12R1_FB27
DECL|CAN_F12R1_FB28|macro|CAN_F12R1_FB28
DECL|CAN_F12R1_FB29|macro|CAN_F12R1_FB29
DECL|CAN_F12R1_FB2|macro|CAN_F12R1_FB2
DECL|CAN_F12R1_FB30|macro|CAN_F12R1_FB30
DECL|CAN_F12R1_FB31|macro|CAN_F12R1_FB31
DECL|CAN_F12R1_FB3|macro|CAN_F12R1_FB3
DECL|CAN_F12R1_FB4|macro|CAN_F12R1_FB4
DECL|CAN_F12R1_FB5|macro|CAN_F12R1_FB5
DECL|CAN_F12R1_FB6|macro|CAN_F12R1_FB6
DECL|CAN_F12R1_FB7|macro|CAN_F12R1_FB7
DECL|CAN_F12R1_FB8|macro|CAN_F12R1_FB8
DECL|CAN_F12R1_FB9|macro|CAN_F12R1_FB9
DECL|CAN_F12R2_FB0|macro|CAN_F12R2_FB0
DECL|CAN_F12R2_FB10|macro|CAN_F12R2_FB10
DECL|CAN_F12R2_FB11|macro|CAN_F12R2_FB11
DECL|CAN_F12R2_FB12|macro|CAN_F12R2_FB12
DECL|CAN_F12R2_FB13|macro|CAN_F12R2_FB13
DECL|CAN_F12R2_FB14|macro|CAN_F12R2_FB14
DECL|CAN_F12R2_FB15|macro|CAN_F12R2_FB15
DECL|CAN_F12R2_FB16|macro|CAN_F12R2_FB16
DECL|CAN_F12R2_FB17|macro|CAN_F12R2_FB17
DECL|CAN_F12R2_FB18|macro|CAN_F12R2_FB18
DECL|CAN_F12R2_FB19|macro|CAN_F12R2_FB19
DECL|CAN_F12R2_FB1|macro|CAN_F12R2_FB1
DECL|CAN_F12R2_FB20|macro|CAN_F12R2_FB20
DECL|CAN_F12R2_FB21|macro|CAN_F12R2_FB21
DECL|CAN_F12R2_FB22|macro|CAN_F12R2_FB22
DECL|CAN_F12R2_FB23|macro|CAN_F12R2_FB23
DECL|CAN_F12R2_FB24|macro|CAN_F12R2_FB24
DECL|CAN_F12R2_FB25|macro|CAN_F12R2_FB25
DECL|CAN_F12R2_FB26|macro|CAN_F12R2_FB26
DECL|CAN_F12R2_FB27|macro|CAN_F12R2_FB27
DECL|CAN_F12R2_FB28|macro|CAN_F12R2_FB28
DECL|CAN_F12R2_FB29|macro|CAN_F12R2_FB29
DECL|CAN_F12R2_FB2|macro|CAN_F12R2_FB2
DECL|CAN_F12R2_FB30|macro|CAN_F12R2_FB30
DECL|CAN_F12R2_FB31|macro|CAN_F12R2_FB31
DECL|CAN_F12R2_FB3|macro|CAN_F12R2_FB3
DECL|CAN_F12R2_FB4|macro|CAN_F12R2_FB4
DECL|CAN_F12R2_FB5|macro|CAN_F12R2_FB5
DECL|CAN_F12R2_FB6|macro|CAN_F12R2_FB6
DECL|CAN_F12R2_FB7|macro|CAN_F12R2_FB7
DECL|CAN_F12R2_FB8|macro|CAN_F12R2_FB8
DECL|CAN_F12R2_FB9|macro|CAN_F12R2_FB9
DECL|CAN_F13R1_FB0|macro|CAN_F13R1_FB0
DECL|CAN_F13R1_FB10|macro|CAN_F13R1_FB10
DECL|CAN_F13R1_FB11|macro|CAN_F13R1_FB11
DECL|CAN_F13R1_FB12|macro|CAN_F13R1_FB12
DECL|CAN_F13R1_FB13|macro|CAN_F13R1_FB13
DECL|CAN_F13R1_FB14|macro|CAN_F13R1_FB14
DECL|CAN_F13R1_FB15|macro|CAN_F13R1_FB15
DECL|CAN_F13R1_FB16|macro|CAN_F13R1_FB16
DECL|CAN_F13R1_FB17|macro|CAN_F13R1_FB17
DECL|CAN_F13R1_FB18|macro|CAN_F13R1_FB18
DECL|CAN_F13R1_FB19|macro|CAN_F13R1_FB19
DECL|CAN_F13R1_FB1|macro|CAN_F13R1_FB1
DECL|CAN_F13R1_FB20|macro|CAN_F13R1_FB20
DECL|CAN_F13R1_FB21|macro|CAN_F13R1_FB21
DECL|CAN_F13R1_FB22|macro|CAN_F13R1_FB22
DECL|CAN_F13R1_FB23|macro|CAN_F13R1_FB23
DECL|CAN_F13R1_FB24|macro|CAN_F13R1_FB24
DECL|CAN_F13R1_FB25|macro|CAN_F13R1_FB25
DECL|CAN_F13R1_FB26|macro|CAN_F13R1_FB26
DECL|CAN_F13R1_FB27|macro|CAN_F13R1_FB27
DECL|CAN_F13R1_FB28|macro|CAN_F13R1_FB28
DECL|CAN_F13R1_FB29|macro|CAN_F13R1_FB29
DECL|CAN_F13R1_FB2|macro|CAN_F13R1_FB2
DECL|CAN_F13R1_FB30|macro|CAN_F13R1_FB30
DECL|CAN_F13R1_FB31|macro|CAN_F13R1_FB31
DECL|CAN_F13R1_FB3|macro|CAN_F13R1_FB3
DECL|CAN_F13R1_FB4|macro|CAN_F13R1_FB4
DECL|CAN_F13R1_FB5|macro|CAN_F13R1_FB5
DECL|CAN_F13R1_FB6|macro|CAN_F13R1_FB6
DECL|CAN_F13R1_FB7|macro|CAN_F13R1_FB7
DECL|CAN_F13R1_FB8|macro|CAN_F13R1_FB8
DECL|CAN_F13R1_FB9|macro|CAN_F13R1_FB9
DECL|CAN_F13R2_FB0|macro|CAN_F13R2_FB0
DECL|CAN_F13R2_FB10|macro|CAN_F13R2_FB10
DECL|CAN_F13R2_FB11|macro|CAN_F13R2_FB11
DECL|CAN_F13R2_FB12|macro|CAN_F13R2_FB12
DECL|CAN_F13R2_FB13|macro|CAN_F13R2_FB13
DECL|CAN_F13R2_FB14|macro|CAN_F13R2_FB14
DECL|CAN_F13R2_FB15|macro|CAN_F13R2_FB15
DECL|CAN_F13R2_FB16|macro|CAN_F13R2_FB16
DECL|CAN_F13R2_FB17|macro|CAN_F13R2_FB17
DECL|CAN_F13R2_FB18|macro|CAN_F13R2_FB18
DECL|CAN_F13R2_FB19|macro|CAN_F13R2_FB19
DECL|CAN_F13R2_FB1|macro|CAN_F13R2_FB1
DECL|CAN_F13R2_FB20|macro|CAN_F13R2_FB20
DECL|CAN_F13R2_FB21|macro|CAN_F13R2_FB21
DECL|CAN_F13R2_FB22|macro|CAN_F13R2_FB22
DECL|CAN_F13R2_FB23|macro|CAN_F13R2_FB23
DECL|CAN_F13R2_FB24|macro|CAN_F13R2_FB24
DECL|CAN_F13R2_FB25|macro|CAN_F13R2_FB25
DECL|CAN_F13R2_FB26|macro|CAN_F13R2_FB26
DECL|CAN_F13R2_FB27|macro|CAN_F13R2_FB27
DECL|CAN_F13R2_FB28|macro|CAN_F13R2_FB28
DECL|CAN_F13R2_FB29|macro|CAN_F13R2_FB29
DECL|CAN_F13R2_FB2|macro|CAN_F13R2_FB2
DECL|CAN_F13R2_FB30|macro|CAN_F13R2_FB30
DECL|CAN_F13R2_FB31|macro|CAN_F13R2_FB31
DECL|CAN_F13R2_FB3|macro|CAN_F13R2_FB3
DECL|CAN_F13R2_FB4|macro|CAN_F13R2_FB4
DECL|CAN_F13R2_FB5|macro|CAN_F13R2_FB5
DECL|CAN_F13R2_FB6|macro|CAN_F13R2_FB6
DECL|CAN_F13R2_FB7|macro|CAN_F13R2_FB7
DECL|CAN_F13R2_FB8|macro|CAN_F13R2_FB8
DECL|CAN_F13R2_FB9|macro|CAN_F13R2_FB9
DECL|CAN_F1R1_FB0|macro|CAN_F1R1_FB0
DECL|CAN_F1R1_FB10|macro|CAN_F1R1_FB10
DECL|CAN_F1R1_FB11|macro|CAN_F1R1_FB11
DECL|CAN_F1R1_FB12|macro|CAN_F1R1_FB12
DECL|CAN_F1R1_FB13|macro|CAN_F1R1_FB13
DECL|CAN_F1R1_FB14|macro|CAN_F1R1_FB14
DECL|CAN_F1R1_FB15|macro|CAN_F1R1_FB15
DECL|CAN_F1R1_FB16|macro|CAN_F1R1_FB16
DECL|CAN_F1R1_FB17|macro|CAN_F1R1_FB17
DECL|CAN_F1R1_FB18|macro|CAN_F1R1_FB18
DECL|CAN_F1R1_FB19|macro|CAN_F1R1_FB19
DECL|CAN_F1R1_FB1|macro|CAN_F1R1_FB1
DECL|CAN_F1R1_FB20|macro|CAN_F1R1_FB20
DECL|CAN_F1R1_FB21|macro|CAN_F1R1_FB21
DECL|CAN_F1R1_FB22|macro|CAN_F1R1_FB22
DECL|CAN_F1R1_FB23|macro|CAN_F1R1_FB23
DECL|CAN_F1R1_FB24|macro|CAN_F1R1_FB24
DECL|CAN_F1R1_FB25|macro|CAN_F1R1_FB25
DECL|CAN_F1R1_FB26|macro|CAN_F1R1_FB26
DECL|CAN_F1R1_FB27|macro|CAN_F1R1_FB27
DECL|CAN_F1R1_FB28|macro|CAN_F1R1_FB28
DECL|CAN_F1R1_FB29|macro|CAN_F1R1_FB29
DECL|CAN_F1R1_FB2|macro|CAN_F1R1_FB2
DECL|CAN_F1R1_FB30|macro|CAN_F1R1_FB30
DECL|CAN_F1R1_FB31|macro|CAN_F1R1_FB31
DECL|CAN_F1R1_FB3|macro|CAN_F1R1_FB3
DECL|CAN_F1R1_FB4|macro|CAN_F1R1_FB4
DECL|CAN_F1R1_FB5|macro|CAN_F1R1_FB5
DECL|CAN_F1R1_FB6|macro|CAN_F1R1_FB6
DECL|CAN_F1R1_FB7|macro|CAN_F1R1_FB7
DECL|CAN_F1R1_FB8|macro|CAN_F1R1_FB8
DECL|CAN_F1R1_FB9|macro|CAN_F1R1_FB9
DECL|CAN_F1R2_FB0|macro|CAN_F1R2_FB0
DECL|CAN_F1R2_FB10|macro|CAN_F1R2_FB10
DECL|CAN_F1R2_FB11|macro|CAN_F1R2_FB11
DECL|CAN_F1R2_FB12|macro|CAN_F1R2_FB12
DECL|CAN_F1R2_FB13|macro|CAN_F1R2_FB13
DECL|CAN_F1R2_FB14|macro|CAN_F1R2_FB14
DECL|CAN_F1R2_FB15|macro|CAN_F1R2_FB15
DECL|CAN_F1R2_FB16|macro|CAN_F1R2_FB16
DECL|CAN_F1R2_FB17|macro|CAN_F1R2_FB17
DECL|CAN_F1R2_FB18|macro|CAN_F1R2_FB18
DECL|CAN_F1R2_FB19|macro|CAN_F1R2_FB19
DECL|CAN_F1R2_FB1|macro|CAN_F1R2_FB1
DECL|CAN_F1R2_FB20|macro|CAN_F1R2_FB20
DECL|CAN_F1R2_FB21|macro|CAN_F1R2_FB21
DECL|CAN_F1R2_FB22|macro|CAN_F1R2_FB22
DECL|CAN_F1R2_FB23|macro|CAN_F1R2_FB23
DECL|CAN_F1R2_FB24|macro|CAN_F1R2_FB24
DECL|CAN_F1R2_FB25|macro|CAN_F1R2_FB25
DECL|CAN_F1R2_FB26|macro|CAN_F1R2_FB26
DECL|CAN_F1R2_FB27|macro|CAN_F1R2_FB27
DECL|CAN_F1R2_FB28|macro|CAN_F1R2_FB28
DECL|CAN_F1R2_FB29|macro|CAN_F1R2_FB29
DECL|CAN_F1R2_FB2|macro|CAN_F1R2_FB2
DECL|CAN_F1R2_FB30|macro|CAN_F1R2_FB30
DECL|CAN_F1R2_FB31|macro|CAN_F1R2_FB31
DECL|CAN_F1R2_FB3|macro|CAN_F1R2_FB3
DECL|CAN_F1R2_FB4|macro|CAN_F1R2_FB4
DECL|CAN_F1R2_FB5|macro|CAN_F1R2_FB5
DECL|CAN_F1R2_FB6|macro|CAN_F1R2_FB6
DECL|CAN_F1R2_FB7|macro|CAN_F1R2_FB7
DECL|CAN_F1R2_FB8|macro|CAN_F1R2_FB8
DECL|CAN_F1R2_FB9|macro|CAN_F1R2_FB9
DECL|CAN_F2R1_FB0|macro|CAN_F2R1_FB0
DECL|CAN_F2R1_FB10|macro|CAN_F2R1_FB10
DECL|CAN_F2R1_FB11|macro|CAN_F2R1_FB11
DECL|CAN_F2R1_FB12|macro|CAN_F2R1_FB12
DECL|CAN_F2R1_FB13|macro|CAN_F2R1_FB13
DECL|CAN_F2R1_FB14|macro|CAN_F2R1_FB14
DECL|CAN_F2R1_FB15|macro|CAN_F2R1_FB15
DECL|CAN_F2R1_FB16|macro|CAN_F2R1_FB16
DECL|CAN_F2R1_FB17|macro|CAN_F2R1_FB17
DECL|CAN_F2R1_FB18|macro|CAN_F2R1_FB18
DECL|CAN_F2R1_FB19|macro|CAN_F2R1_FB19
DECL|CAN_F2R1_FB1|macro|CAN_F2R1_FB1
DECL|CAN_F2R1_FB20|macro|CAN_F2R1_FB20
DECL|CAN_F2R1_FB21|macro|CAN_F2R1_FB21
DECL|CAN_F2R1_FB22|macro|CAN_F2R1_FB22
DECL|CAN_F2R1_FB23|macro|CAN_F2R1_FB23
DECL|CAN_F2R1_FB24|macro|CAN_F2R1_FB24
DECL|CAN_F2R1_FB25|macro|CAN_F2R1_FB25
DECL|CAN_F2R1_FB26|macro|CAN_F2R1_FB26
DECL|CAN_F2R1_FB27|macro|CAN_F2R1_FB27
DECL|CAN_F2R1_FB28|macro|CAN_F2R1_FB28
DECL|CAN_F2R1_FB29|macro|CAN_F2R1_FB29
DECL|CAN_F2R1_FB2|macro|CAN_F2R1_FB2
DECL|CAN_F2R1_FB30|macro|CAN_F2R1_FB30
DECL|CAN_F2R1_FB31|macro|CAN_F2R1_FB31
DECL|CAN_F2R1_FB3|macro|CAN_F2R1_FB3
DECL|CAN_F2R1_FB4|macro|CAN_F2R1_FB4
DECL|CAN_F2R1_FB5|macro|CAN_F2R1_FB5
DECL|CAN_F2R1_FB6|macro|CAN_F2R1_FB6
DECL|CAN_F2R1_FB7|macro|CAN_F2R1_FB7
DECL|CAN_F2R1_FB8|macro|CAN_F2R1_FB8
DECL|CAN_F2R1_FB9|macro|CAN_F2R1_FB9
DECL|CAN_F2R2_FB0|macro|CAN_F2R2_FB0
DECL|CAN_F2R2_FB10|macro|CAN_F2R2_FB10
DECL|CAN_F2R2_FB11|macro|CAN_F2R2_FB11
DECL|CAN_F2R2_FB12|macro|CAN_F2R2_FB12
DECL|CAN_F2R2_FB13|macro|CAN_F2R2_FB13
DECL|CAN_F2R2_FB14|macro|CAN_F2R2_FB14
DECL|CAN_F2R2_FB15|macro|CAN_F2R2_FB15
DECL|CAN_F2R2_FB16|macro|CAN_F2R2_FB16
DECL|CAN_F2R2_FB17|macro|CAN_F2R2_FB17
DECL|CAN_F2R2_FB18|macro|CAN_F2R2_FB18
DECL|CAN_F2R2_FB19|macro|CAN_F2R2_FB19
DECL|CAN_F2R2_FB1|macro|CAN_F2R2_FB1
DECL|CAN_F2R2_FB20|macro|CAN_F2R2_FB20
DECL|CAN_F2R2_FB21|macro|CAN_F2R2_FB21
DECL|CAN_F2R2_FB22|macro|CAN_F2R2_FB22
DECL|CAN_F2R2_FB23|macro|CAN_F2R2_FB23
DECL|CAN_F2R2_FB24|macro|CAN_F2R2_FB24
DECL|CAN_F2R2_FB25|macro|CAN_F2R2_FB25
DECL|CAN_F2R2_FB26|macro|CAN_F2R2_FB26
DECL|CAN_F2R2_FB27|macro|CAN_F2R2_FB27
DECL|CAN_F2R2_FB28|macro|CAN_F2R2_FB28
DECL|CAN_F2R2_FB29|macro|CAN_F2R2_FB29
DECL|CAN_F2R2_FB2|macro|CAN_F2R2_FB2
DECL|CAN_F2R2_FB30|macro|CAN_F2R2_FB30
DECL|CAN_F2R2_FB31|macro|CAN_F2R2_FB31
DECL|CAN_F2R2_FB3|macro|CAN_F2R2_FB3
DECL|CAN_F2R2_FB4|macro|CAN_F2R2_FB4
DECL|CAN_F2R2_FB5|macro|CAN_F2R2_FB5
DECL|CAN_F2R2_FB6|macro|CAN_F2R2_FB6
DECL|CAN_F2R2_FB7|macro|CAN_F2R2_FB7
DECL|CAN_F2R2_FB8|macro|CAN_F2R2_FB8
DECL|CAN_F2R2_FB9|macro|CAN_F2R2_FB9
DECL|CAN_F3R1_FB0|macro|CAN_F3R1_FB0
DECL|CAN_F3R1_FB10|macro|CAN_F3R1_FB10
DECL|CAN_F3R1_FB11|macro|CAN_F3R1_FB11
DECL|CAN_F3R1_FB12|macro|CAN_F3R1_FB12
DECL|CAN_F3R1_FB13|macro|CAN_F3R1_FB13
DECL|CAN_F3R1_FB14|macro|CAN_F3R1_FB14
DECL|CAN_F3R1_FB15|macro|CAN_F3R1_FB15
DECL|CAN_F3R1_FB16|macro|CAN_F3R1_FB16
DECL|CAN_F3R1_FB17|macro|CAN_F3R1_FB17
DECL|CAN_F3R1_FB18|macro|CAN_F3R1_FB18
DECL|CAN_F3R1_FB19|macro|CAN_F3R1_FB19
DECL|CAN_F3R1_FB1|macro|CAN_F3R1_FB1
DECL|CAN_F3R1_FB20|macro|CAN_F3R1_FB20
DECL|CAN_F3R1_FB21|macro|CAN_F3R1_FB21
DECL|CAN_F3R1_FB22|macro|CAN_F3R1_FB22
DECL|CAN_F3R1_FB23|macro|CAN_F3R1_FB23
DECL|CAN_F3R1_FB24|macro|CAN_F3R1_FB24
DECL|CAN_F3R1_FB25|macro|CAN_F3R1_FB25
DECL|CAN_F3R1_FB26|macro|CAN_F3R1_FB26
DECL|CAN_F3R1_FB27|macro|CAN_F3R1_FB27
DECL|CAN_F3R1_FB28|macro|CAN_F3R1_FB28
DECL|CAN_F3R1_FB29|macro|CAN_F3R1_FB29
DECL|CAN_F3R1_FB2|macro|CAN_F3R1_FB2
DECL|CAN_F3R1_FB30|macro|CAN_F3R1_FB30
DECL|CAN_F3R1_FB31|macro|CAN_F3R1_FB31
DECL|CAN_F3R1_FB3|macro|CAN_F3R1_FB3
DECL|CAN_F3R1_FB4|macro|CAN_F3R1_FB4
DECL|CAN_F3R1_FB5|macro|CAN_F3R1_FB5
DECL|CAN_F3R1_FB6|macro|CAN_F3R1_FB6
DECL|CAN_F3R1_FB7|macro|CAN_F3R1_FB7
DECL|CAN_F3R1_FB8|macro|CAN_F3R1_FB8
DECL|CAN_F3R1_FB9|macro|CAN_F3R1_FB9
DECL|CAN_F3R2_FB0|macro|CAN_F3R2_FB0
DECL|CAN_F3R2_FB10|macro|CAN_F3R2_FB10
DECL|CAN_F3R2_FB11|macro|CAN_F3R2_FB11
DECL|CAN_F3R2_FB12|macro|CAN_F3R2_FB12
DECL|CAN_F3R2_FB13|macro|CAN_F3R2_FB13
DECL|CAN_F3R2_FB14|macro|CAN_F3R2_FB14
DECL|CAN_F3R2_FB15|macro|CAN_F3R2_FB15
DECL|CAN_F3R2_FB16|macro|CAN_F3R2_FB16
DECL|CAN_F3R2_FB17|macro|CAN_F3R2_FB17
DECL|CAN_F3R2_FB18|macro|CAN_F3R2_FB18
DECL|CAN_F3R2_FB19|macro|CAN_F3R2_FB19
DECL|CAN_F3R2_FB1|macro|CAN_F3R2_FB1
DECL|CAN_F3R2_FB20|macro|CAN_F3R2_FB20
DECL|CAN_F3R2_FB21|macro|CAN_F3R2_FB21
DECL|CAN_F3R2_FB22|macro|CAN_F3R2_FB22
DECL|CAN_F3R2_FB23|macro|CAN_F3R2_FB23
DECL|CAN_F3R2_FB24|macro|CAN_F3R2_FB24
DECL|CAN_F3R2_FB25|macro|CAN_F3R2_FB25
DECL|CAN_F3R2_FB26|macro|CAN_F3R2_FB26
DECL|CAN_F3R2_FB27|macro|CAN_F3R2_FB27
DECL|CAN_F3R2_FB28|macro|CAN_F3R2_FB28
DECL|CAN_F3R2_FB29|macro|CAN_F3R2_FB29
DECL|CAN_F3R2_FB2|macro|CAN_F3R2_FB2
DECL|CAN_F3R2_FB30|macro|CAN_F3R2_FB30
DECL|CAN_F3R2_FB31|macro|CAN_F3R2_FB31
DECL|CAN_F3R2_FB3|macro|CAN_F3R2_FB3
DECL|CAN_F3R2_FB4|macro|CAN_F3R2_FB4
DECL|CAN_F3R2_FB5|macro|CAN_F3R2_FB5
DECL|CAN_F3R2_FB6|macro|CAN_F3R2_FB6
DECL|CAN_F3R2_FB7|macro|CAN_F3R2_FB7
DECL|CAN_F3R2_FB8|macro|CAN_F3R2_FB8
DECL|CAN_F3R2_FB9|macro|CAN_F3R2_FB9
DECL|CAN_F4R1_FB0|macro|CAN_F4R1_FB0
DECL|CAN_F4R1_FB10|macro|CAN_F4R1_FB10
DECL|CAN_F4R1_FB11|macro|CAN_F4R1_FB11
DECL|CAN_F4R1_FB12|macro|CAN_F4R1_FB12
DECL|CAN_F4R1_FB13|macro|CAN_F4R1_FB13
DECL|CAN_F4R1_FB14|macro|CAN_F4R1_FB14
DECL|CAN_F4R1_FB15|macro|CAN_F4R1_FB15
DECL|CAN_F4R1_FB16|macro|CAN_F4R1_FB16
DECL|CAN_F4R1_FB17|macro|CAN_F4R1_FB17
DECL|CAN_F4R1_FB18|macro|CAN_F4R1_FB18
DECL|CAN_F4R1_FB19|macro|CAN_F4R1_FB19
DECL|CAN_F4R1_FB1|macro|CAN_F4R1_FB1
DECL|CAN_F4R1_FB20|macro|CAN_F4R1_FB20
DECL|CAN_F4R1_FB21|macro|CAN_F4R1_FB21
DECL|CAN_F4R1_FB22|macro|CAN_F4R1_FB22
DECL|CAN_F4R1_FB23|macro|CAN_F4R1_FB23
DECL|CAN_F4R1_FB24|macro|CAN_F4R1_FB24
DECL|CAN_F4R1_FB25|macro|CAN_F4R1_FB25
DECL|CAN_F4R1_FB26|macro|CAN_F4R1_FB26
DECL|CAN_F4R1_FB27|macro|CAN_F4R1_FB27
DECL|CAN_F4R1_FB28|macro|CAN_F4R1_FB28
DECL|CAN_F4R1_FB29|macro|CAN_F4R1_FB29
DECL|CAN_F4R1_FB2|macro|CAN_F4R1_FB2
DECL|CAN_F4R1_FB30|macro|CAN_F4R1_FB30
DECL|CAN_F4R1_FB31|macro|CAN_F4R1_FB31
DECL|CAN_F4R1_FB3|macro|CAN_F4R1_FB3
DECL|CAN_F4R1_FB4|macro|CAN_F4R1_FB4
DECL|CAN_F4R1_FB5|macro|CAN_F4R1_FB5
DECL|CAN_F4R1_FB6|macro|CAN_F4R1_FB6
DECL|CAN_F4R1_FB7|macro|CAN_F4R1_FB7
DECL|CAN_F4R1_FB8|macro|CAN_F4R1_FB8
DECL|CAN_F4R1_FB9|macro|CAN_F4R1_FB9
DECL|CAN_F4R2_FB0|macro|CAN_F4R2_FB0
DECL|CAN_F4R2_FB10|macro|CAN_F4R2_FB10
DECL|CAN_F4R2_FB11|macro|CAN_F4R2_FB11
DECL|CAN_F4R2_FB12|macro|CAN_F4R2_FB12
DECL|CAN_F4R2_FB13|macro|CAN_F4R2_FB13
DECL|CAN_F4R2_FB14|macro|CAN_F4R2_FB14
DECL|CAN_F4R2_FB15|macro|CAN_F4R2_FB15
DECL|CAN_F4R2_FB16|macro|CAN_F4R2_FB16
DECL|CAN_F4R2_FB17|macro|CAN_F4R2_FB17
DECL|CAN_F4R2_FB18|macro|CAN_F4R2_FB18
DECL|CAN_F4R2_FB19|macro|CAN_F4R2_FB19
DECL|CAN_F4R2_FB1|macro|CAN_F4R2_FB1
DECL|CAN_F4R2_FB20|macro|CAN_F4R2_FB20
DECL|CAN_F4R2_FB21|macro|CAN_F4R2_FB21
DECL|CAN_F4R2_FB22|macro|CAN_F4R2_FB22
DECL|CAN_F4R2_FB23|macro|CAN_F4R2_FB23
DECL|CAN_F4R2_FB24|macro|CAN_F4R2_FB24
DECL|CAN_F4R2_FB25|macro|CAN_F4R2_FB25
DECL|CAN_F4R2_FB26|macro|CAN_F4R2_FB26
DECL|CAN_F4R2_FB27|macro|CAN_F4R2_FB27
DECL|CAN_F4R2_FB28|macro|CAN_F4R2_FB28
DECL|CAN_F4R2_FB29|macro|CAN_F4R2_FB29
DECL|CAN_F4R2_FB2|macro|CAN_F4R2_FB2
DECL|CAN_F4R2_FB30|macro|CAN_F4R2_FB30
DECL|CAN_F4R2_FB31|macro|CAN_F4R2_FB31
DECL|CAN_F4R2_FB3|macro|CAN_F4R2_FB3
DECL|CAN_F4R2_FB4|macro|CAN_F4R2_FB4
DECL|CAN_F4R2_FB5|macro|CAN_F4R2_FB5
DECL|CAN_F4R2_FB6|macro|CAN_F4R2_FB6
DECL|CAN_F4R2_FB7|macro|CAN_F4R2_FB7
DECL|CAN_F4R2_FB8|macro|CAN_F4R2_FB8
DECL|CAN_F4R2_FB9|macro|CAN_F4R2_FB9
DECL|CAN_F5R1_FB0|macro|CAN_F5R1_FB0
DECL|CAN_F5R1_FB10|macro|CAN_F5R1_FB10
DECL|CAN_F5R1_FB11|macro|CAN_F5R1_FB11
DECL|CAN_F5R1_FB12|macro|CAN_F5R1_FB12
DECL|CAN_F5R1_FB13|macro|CAN_F5R1_FB13
DECL|CAN_F5R1_FB14|macro|CAN_F5R1_FB14
DECL|CAN_F5R1_FB15|macro|CAN_F5R1_FB15
DECL|CAN_F5R1_FB16|macro|CAN_F5R1_FB16
DECL|CAN_F5R1_FB17|macro|CAN_F5R1_FB17
DECL|CAN_F5R1_FB18|macro|CAN_F5R1_FB18
DECL|CAN_F5R1_FB19|macro|CAN_F5R1_FB19
DECL|CAN_F5R1_FB1|macro|CAN_F5R1_FB1
DECL|CAN_F5R1_FB20|macro|CAN_F5R1_FB20
DECL|CAN_F5R1_FB21|macro|CAN_F5R1_FB21
DECL|CAN_F5R1_FB22|macro|CAN_F5R1_FB22
DECL|CAN_F5R1_FB23|macro|CAN_F5R1_FB23
DECL|CAN_F5R1_FB24|macro|CAN_F5R1_FB24
DECL|CAN_F5R1_FB25|macro|CAN_F5R1_FB25
DECL|CAN_F5R1_FB26|macro|CAN_F5R1_FB26
DECL|CAN_F5R1_FB27|macro|CAN_F5R1_FB27
DECL|CAN_F5R1_FB28|macro|CAN_F5R1_FB28
DECL|CAN_F5R1_FB29|macro|CAN_F5R1_FB29
DECL|CAN_F5R1_FB2|macro|CAN_F5R1_FB2
DECL|CAN_F5R1_FB30|macro|CAN_F5R1_FB30
DECL|CAN_F5R1_FB31|macro|CAN_F5R1_FB31
DECL|CAN_F5R1_FB3|macro|CAN_F5R1_FB3
DECL|CAN_F5R1_FB4|macro|CAN_F5R1_FB4
DECL|CAN_F5R1_FB5|macro|CAN_F5R1_FB5
DECL|CAN_F5R1_FB6|macro|CAN_F5R1_FB6
DECL|CAN_F5R1_FB7|macro|CAN_F5R1_FB7
DECL|CAN_F5R1_FB8|macro|CAN_F5R1_FB8
DECL|CAN_F5R1_FB9|macro|CAN_F5R1_FB9
DECL|CAN_F5R2_FB0|macro|CAN_F5R2_FB0
DECL|CAN_F5R2_FB10|macro|CAN_F5R2_FB10
DECL|CAN_F5R2_FB11|macro|CAN_F5R2_FB11
DECL|CAN_F5R2_FB12|macro|CAN_F5R2_FB12
DECL|CAN_F5R2_FB13|macro|CAN_F5R2_FB13
DECL|CAN_F5R2_FB14|macro|CAN_F5R2_FB14
DECL|CAN_F5R2_FB15|macro|CAN_F5R2_FB15
DECL|CAN_F5R2_FB16|macro|CAN_F5R2_FB16
DECL|CAN_F5R2_FB17|macro|CAN_F5R2_FB17
DECL|CAN_F5R2_FB18|macro|CAN_F5R2_FB18
DECL|CAN_F5R2_FB19|macro|CAN_F5R2_FB19
DECL|CAN_F5R2_FB1|macro|CAN_F5R2_FB1
DECL|CAN_F5R2_FB20|macro|CAN_F5R2_FB20
DECL|CAN_F5R2_FB21|macro|CAN_F5R2_FB21
DECL|CAN_F5R2_FB22|macro|CAN_F5R2_FB22
DECL|CAN_F5R2_FB23|macro|CAN_F5R2_FB23
DECL|CAN_F5R2_FB24|macro|CAN_F5R2_FB24
DECL|CAN_F5R2_FB25|macro|CAN_F5R2_FB25
DECL|CAN_F5R2_FB26|macro|CAN_F5R2_FB26
DECL|CAN_F5R2_FB27|macro|CAN_F5R2_FB27
DECL|CAN_F5R2_FB28|macro|CAN_F5R2_FB28
DECL|CAN_F5R2_FB29|macro|CAN_F5R2_FB29
DECL|CAN_F5R2_FB2|macro|CAN_F5R2_FB2
DECL|CAN_F5R2_FB30|macro|CAN_F5R2_FB30
DECL|CAN_F5R2_FB31|macro|CAN_F5R2_FB31
DECL|CAN_F5R2_FB3|macro|CAN_F5R2_FB3
DECL|CAN_F5R2_FB4|macro|CAN_F5R2_FB4
DECL|CAN_F5R2_FB5|macro|CAN_F5R2_FB5
DECL|CAN_F5R2_FB6|macro|CAN_F5R2_FB6
DECL|CAN_F5R2_FB7|macro|CAN_F5R2_FB7
DECL|CAN_F5R2_FB8|macro|CAN_F5R2_FB8
DECL|CAN_F5R2_FB9|macro|CAN_F5R2_FB9
DECL|CAN_F6R1_FB0|macro|CAN_F6R1_FB0
DECL|CAN_F6R1_FB10|macro|CAN_F6R1_FB10
DECL|CAN_F6R1_FB11|macro|CAN_F6R1_FB11
DECL|CAN_F6R1_FB12|macro|CAN_F6R1_FB12
DECL|CAN_F6R1_FB13|macro|CAN_F6R1_FB13
DECL|CAN_F6R1_FB14|macro|CAN_F6R1_FB14
DECL|CAN_F6R1_FB15|macro|CAN_F6R1_FB15
DECL|CAN_F6R1_FB16|macro|CAN_F6R1_FB16
DECL|CAN_F6R1_FB17|macro|CAN_F6R1_FB17
DECL|CAN_F6R1_FB18|macro|CAN_F6R1_FB18
DECL|CAN_F6R1_FB19|macro|CAN_F6R1_FB19
DECL|CAN_F6R1_FB1|macro|CAN_F6R1_FB1
DECL|CAN_F6R1_FB20|macro|CAN_F6R1_FB20
DECL|CAN_F6R1_FB21|macro|CAN_F6R1_FB21
DECL|CAN_F6R1_FB22|macro|CAN_F6R1_FB22
DECL|CAN_F6R1_FB23|macro|CAN_F6R1_FB23
DECL|CAN_F6R1_FB24|macro|CAN_F6R1_FB24
DECL|CAN_F6R1_FB25|macro|CAN_F6R1_FB25
DECL|CAN_F6R1_FB26|macro|CAN_F6R1_FB26
DECL|CAN_F6R1_FB27|macro|CAN_F6R1_FB27
DECL|CAN_F6R1_FB28|macro|CAN_F6R1_FB28
DECL|CAN_F6R1_FB29|macro|CAN_F6R1_FB29
DECL|CAN_F6R1_FB2|macro|CAN_F6R1_FB2
DECL|CAN_F6R1_FB30|macro|CAN_F6R1_FB30
DECL|CAN_F6R1_FB31|macro|CAN_F6R1_FB31
DECL|CAN_F6R1_FB3|macro|CAN_F6R1_FB3
DECL|CAN_F6R1_FB4|macro|CAN_F6R1_FB4
DECL|CAN_F6R1_FB5|macro|CAN_F6R1_FB5
DECL|CAN_F6R1_FB6|macro|CAN_F6R1_FB6
DECL|CAN_F6R1_FB7|macro|CAN_F6R1_FB7
DECL|CAN_F6R1_FB8|macro|CAN_F6R1_FB8
DECL|CAN_F6R1_FB9|macro|CAN_F6R1_FB9
DECL|CAN_F6R2_FB0|macro|CAN_F6R2_FB0
DECL|CAN_F6R2_FB10|macro|CAN_F6R2_FB10
DECL|CAN_F6R2_FB11|macro|CAN_F6R2_FB11
DECL|CAN_F6R2_FB12|macro|CAN_F6R2_FB12
DECL|CAN_F6R2_FB13|macro|CAN_F6R2_FB13
DECL|CAN_F6R2_FB14|macro|CAN_F6R2_FB14
DECL|CAN_F6R2_FB15|macro|CAN_F6R2_FB15
DECL|CAN_F6R2_FB16|macro|CAN_F6R2_FB16
DECL|CAN_F6R2_FB17|macro|CAN_F6R2_FB17
DECL|CAN_F6R2_FB18|macro|CAN_F6R2_FB18
DECL|CAN_F6R2_FB19|macro|CAN_F6R2_FB19
DECL|CAN_F6R2_FB1|macro|CAN_F6R2_FB1
DECL|CAN_F6R2_FB20|macro|CAN_F6R2_FB20
DECL|CAN_F6R2_FB21|macro|CAN_F6R2_FB21
DECL|CAN_F6R2_FB22|macro|CAN_F6R2_FB22
DECL|CAN_F6R2_FB23|macro|CAN_F6R2_FB23
DECL|CAN_F6R2_FB24|macro|CAN_F6R2_FB24
DECL|CAN_F6R2_FB25|macro|CAN_F6R2_FB25
DECL|CAN_F6R2_FB26|macro|CAN_F6R2_FB26
DECL|CAN_F6R2_FB27|macro|CAN_F6R2_FB27
DECL|CAN_F6R2_FB28|macro|CAN_F6R2_FB28
DECL|CAN_F6R2_FB29|macro|CAN_F6R2_FB29
DECL|CAN_F6R2_FB2|macro|CAN_F6R2_FB2
DECL|CAN_F6R2_FB30|macro|CAN_F6R2_FB30
DECL|CAN_F6R2_FB31|macro|CAN_F6R2_FB31
DECL|CAN_F6R2_FB3|macro|CAN_F6R2_FB3
DECL|CAN_F6R2_FB4|macro|CAN_F6R2_FB4
DECL|CAN_F6R2_FB5|macro|CAN_F6R2_FB5
DECL|CAN_F6R2_FB6|macro|CAN_F6R2_FB6
DECL|CAN_F6R2_FB7|macro|CAN_F6R2_FB7
DECL|CAN_F6R2_FB8|macro|CAN_F6R2_FB8
DECL|CAN_F6R2_FB9|macro|CAN_F6R2_FB9
DECL|CAN_F7R1_FB0|macro|CAN_F7R1_FB0
DECL|CAN_F7R1_FB10|macro|CAN_F7R1_FB10
DECL|CAN_F7R1_FB11|macro|CAN_F7R1_FB11
DECL|CAN_F7R1_FB12|macro|CAN_F7R1_FB12
DECL|CAN_F7R1_FB13|macro|CAN_F7R1_FB13
DECL|CAN_F7R1_FB14|macro|CAN_F7R1_FB14
DECL|CAN_F7R1_FB15|macro|CAN_F7R1_FB15
DECL|CAN_F7R1_FB16|macro|CAN_F7R1_FB16
DECL|CAN_F7R1_FB17|macro|CAN_F7R1_FB17
DECL|CAN_F7R1_FB18|macro|CAN_F7R1_FB18
DECL|CAN_F7R1_FB19|macro|CAN_F7R1_FB19
DECL|CAN_F7R1_FB1|macro|CAN_F7R1_FB1
DECL|CAN_F7R1_FB20|macro|CAN_F7R1_FB20
DECL|CAN_F7R1_FB21|macro|CAN_F7R1_FB21
DECL|CAN_F7R1_FB22|macro|CAN_F7R1_FB22
DECL|CAN_F7R1_FB23|macro|CAN_F7R1_FB23
DECL|CAN_F7R1_FB24|macro|CAN_F7R1_FB24
DECL|CAN_F7R1_FB25|macro|CAN_F7R1_FB25
DECL|CAN_F7R1_FB26|macro|CAN_F7R1_FB26
DECL|CAN_F7R1_FB27|macro|CAN_F7R1_FB27
DECL|CAN_F7R1_FB28|macro|CAN_F7R1_FB28
DECL|CAN_F7R1_FB29|macro|CAN_F7R1_FB29
DECL|CAN_F7R1_FB2|macro|CAN_F7R1_FB2
DECL|CAN_F7R1_FB30|macro|CAN_F7R1_FB30
DECL|CAN_F7R1_FB31|macro|CAN_F7R1_FB31
DECL|CAN_F7R1_FB3|macro|CAN_F7R1_FB3
DECL|CAN_F7R1_FB4|macro|CAN_F7R1_FB4
DECL|CAN_F7R1_FB5|macro|CAN_F7R1_FB5
DECL|CAN_F7R1_FB6|macro|CAN_F7R1_FB6
DECL|CAN_F7R1_FB7|macro|CAN_F7R1_FB7
DECL|CAN_F7R1_FB8|macro|CAN_F7R1_FB8
DECL|CAN_F7R1_FB9|macro|CAN_F7R1_FB9
DECL|CAN_F7R2_FB0|macro|CAN_F7R2_FB0
DECL|CAN_F7R2_FB10|macro|CAN_F7R2_FB10
DECL|CAN_F7R2_FB11|macro|CAN_F7R2_FB11
DECL|CAN_F7R2_FB12|macro|CAN_F7R2_FB12
DECL|CAN_F7R2_FB13|macro|CAN_F7R2_FB13
DECL|CAN_F7R2_FB14|macro|CAN_F7R2_FB14
DECL|CAN_F7R2_FB15|macro|CAN_F7R2_FB15
DECL|CAN_F7R2_FB16|macro|CAN_F7R2_FB16
DECL|CAN_F7R2_FB17|macro|CAN_F7R2_FB17
DECL|CAN_F7R2_FB18|macro|CAN_F7R2_FB18
DECL|CAN_F7R2_FB19|macro|CAN_F7R2_FB19
DECL|CAN_F7R2_FB1|macro|CAN_F7R2_FB1
DECL|CAN_F7R2_FB20|macro|CAN_F7R2_FB20
DECL|CAN_F7R2_FB21|macro|CAN_F7R2_FB21
DECL|CAN_F7R2_FB22|macro|CAN_F7R2_FB22
DECL|CAN_F7R2_FB23|macro|CAN_F7R2_FB23
DECL|CAN_F7R2_FB24|macro|CAN_F7R2_FB24
DECL|CAN_F7R2_FB25|macro|CAN_F7R2_FB25
DECL|CAN_F7R2_FB26|macro|CAN_F7R2_FB26
DECL|CAN_F7R2_FB27|macro|CAN_F7R2_FB27
DECL|CAN_F7R2_FB28|macro|CAN_F7R2_FB28
DECL|CAN_F7R2_FB29|macro|CAN_F7R2_FB29
DECL|CAN_F7R2_FB2|macro|CAN_F7R2_FB2
DECL|CAN_F7R2_FB30|macro|CAN_F7R2_FB30
DECL|CAN_F7R2_FB31|macro|CAN_F7R2_FB31
DECL|CAN_F7R2_FB3|macro|CAN_F7R2_FB3
DECL|CAN_F7R2_FB4|macro|CAN_F7R2_FB4
DECL|CAN_F7R2_FB5|macro|CAN_F7R2_FB5
DECL|CAN_F7R2_FB6|macro|CAN_F7R2_FB6
DECL|CAN_F7R2_FB7|macro|CAN_F7R2_FB7
DECL|CAN_F7R2_FB8|macro|CAN_F7R2_FB8
DECL|CAN_F7R2_FB9|macro|CAN_F7R2_FB9
DECL|CAN_F8R1_FB0|macro|CAN_F8R1_FB0
DECL|CAN_F8R1_FB10|macro|CAN_F8R1_FB10
DECL|CAN_F8R1_FB11|macro|CAN_F8R1_FB11
DECL|CAN_F8R1_FB12|macro|CAN_F8R1_FB12
DECL|CAN_F8R1_FB13|macro|CAN_F8R1_FB13
DECL|CAN_F8R1_FB14|macro|CAN_F8R1_FB14
DECL|CAN_F8R1_FB15|macro|CAN_F8R1_FB15
DECL|CAN_F8R1_FB16|macro|CAN_F8R1_FB16
DECL|CAN_F8R1_FB17|macro|CAN_F8R1_FB17
DECL|CAN_F8R1_FB18|macro|CAN_F8R1_FB18
DECL|CAN_F8R1_FB19|macro|CAN_F8R1_FB19
DECL|CAN_F8R1_FB1|macro|CAN_F8R1_FB1
DECL|CAN_F8R1_FB20|macro|CAN_F8R1_FB20
DECL|CAN_F8R1_FB21|macro|CAN_F8R1_FB21
DECL|CAN_F8R1_FB22|macro|CAN_F8R1_FB22
DECL|CAN_F8R1_FB23|macro|CAN_F8R1_FB23
DECL|CAN_F8R1_FB24|macro|CAN_F8R1_FB24
DECL|CAN_F8R1_FB25|macro|CAN_F8R1_FB25
DECL|CAN_F8R1_FB26|macro|CAN_F8R1_FB26
DECL|CAN_F8R1_FB27|macro|CAN_F8R1_FB27
DECL|CAN_F8R1_FB28|macro|CAN_F8R1_FB28
DECL|CAN_F8R1_FB29|macro|CAN_F8R1_FB29
DECL|CAN_F8R1_FB2|macro|CAN_F8R1_FB2
DECL|CAN_F8R1_FB30|macro|CAN_F8R1_FB30
DECL|CAN_F8R1_FB31|macro|CAN_F8R1_FB31
DECL|CAN_F8R1_FB3|macro|CAN_F8R1_FB3
DECL|CAN_F8R1_FB4|macro|CAN_F8R1_FB4
DECL|CAN_F8R1_FB5|macro|CAN_F8R1_FB5
DECL|CAN_F8R1_FB6|macro|CAN_F8R1_FB6
DECL|CAN_F8R1_FB7|macro|CAN_F8R1_FB7
DECL|CAN_F8R1_FB8|macro|CAN_F8R1_FB8
DECL|CAN_F8R1_FB9|macro|CAN_F8R1_FB9
DECL|CAN_F8R2_FB0|macro|CAN_F8R2_FB0
DECL|CAN_F8R2_FB10|macro|CAN_F8R2_FB10
DECL|CAN_F8R2_FB11|macro|CAN_F8R2_FB11
DECL|CAN_F8R2_FB12|macro|CAN_F8R2_FB12
DECL|CAN_F8R2_FB13|macro|CAN_F8R2_FB13
DECL|CAN_F8R2_FB14|macro|CAN_F8R2_FB14
DECL|CAN_F8R2_FB15|macro|CAN_F8R2_FB15
DECL|CAN_F8R2_FB16|macro|CAN_F8R2_FB16
DECL|CAN_F8R2_FB17|macro|CAN_F8R2_FB17
DECL|CAN_F8R2_FB18|macro|CAN_F8R2_FB18
DECL|CAN_F8R2_FB19|macro|CAN_F8R2_FB19
DECL|CAN_F8R2_FB1|macro|CAN_F8R2_FB1
DECL|CAN_F8R2_FB20|macro|CAN_F8R2_FB20
DECL|CAN_F8R2_FB21|macro|CAN_F8R2_FB21
DECL|CAN_F8R2_FB22|macro|CAN_F8R2_FB22
DECL|CAN_F8R2_FB23|macro|CAN_F8R2_FB23
DECL|CAN_F8R2_FB24|macro|CAN_F8R2_FB24
DECL|CAN_F8R2_FB25|macro|CAN_F8R2_FB25
DECL|CAN_F8R2_FB26|macro|CAN_F8R2_FB26
DECL|CAN_F8R2_FB27|macro|CAN_F8R2_FB27
DECL|CAN_F8R2_FB28|macro|CAN_F8R2_FB28
DECL|CAN_F8R2_FB29|macro|CAN_F8R2_FB29
DECL|CAN_F8R2_FB2|macro|CAN_F8R2_FB2
DECL|CAN_F8R2_FB30|macro|CAN_F8R2_FB30
DECL|CAN_F8R2_FB31|macro|CAN_F8R2_FB31
DECL|CAN_F8R2_FB3|macro|CAN_F8R2_FB3
DECL|CAN_F8R2_FB4|macro|CAN_F8R2_FB4
DECL|CAN_F8R2_FB5|macro|CAN_F8R2_FB5
DECL|CAN_F8R2_FB6|macro|CAN_F8R2_FB6
DECL|CAN_F8R2_FB7|macro|CAN_F8R2_FB7
DECL|CAN_F8R2_FB8|macro|CAN_F8R2_FB8
DECL|CAN_F8R2_FB9|macro|CAN_F8R2_FB9
DECL|CAN_F9R1_FB0|macro|CAN_F9R1_FB0
DECL|CAN_F9R1_FB10|macro|CAN_F9R1_FB10
DECL|CAN_F9R1_FB11|macro|CAN_F9R1_FB11
DECL|CAN_F9R1_FB12|macro|CAN_F9R1_FB12
DECL|CAN_F9R1_FB13|macro|CAN_F9R1_FB13
DECL|CAN_F9R1_FB14|macro|CAN_F9R1_FB14
DECL|CAN_F9R1_FB15|macro|CAN_F9R1_FB15
DECL|CAN_F9R1_FB16|macro|CAN_F9R1_FB16
DECL|CAN_F9R1_FB17|macro|CAN_F9R1_FB17
DECL|CAN_F9R1_FB18|macro|CAN_F9R1_FB18
DECL|CAN_F9R1_FB19|macro|CAN_F9R1_FB19
DECL|CAN_F9R1_FB1|macro|CAN_F9R1_FB1
DECL|CAN_F9R1_FB20|macro|CAN_F9R1_FB20
DECL|CAN_F9R1_FB21|macro|CAN_F9R1_FB21
DECL|CAN_F9R1_FB22|macro|CAN_F9R1_FB22
DECL|CAN_F9R1_FB23|macro|CAN_F9R1_FB23
DECL|CAN_F9R1_FB24|macro|CAN_F9R1_FB24
DECL|CAN_F9R1_FB25|macro|CAN_F9R1_FB25
DECL|CAN_F9R1_FB26|macro|CAN_F9R1_FB26
DECL|CAN_F9R1_FB27|macro|CAN_F9R1_FB27
DECL|CAN_F9R1_FB28|macro|CAN_F9R1_FB28
DECL|CAN_F9R1_FB29|macro|CAN_F9R1_FB29
DECL|CAN_F9R1_FB2|macro|CAN_F9R1_FB2
DECL|CAN_F9R1_FB30|macro|CAN_F9R1_FB30
DECL|CAN_F9R1_FB31|macro|CAN_F9R1_FB31
DECL|CAN_F9R1_FB3|macro|CAN_F9R1_FB3
DECL|CAN_F9R1_FB4|macro|CAN_F9R1_FB4
DECL|CAN_F9R1_FB5|macro|CAN_F9R1_FB5
DECL|CAN_F9R1_FB6|macro|CAN_F9R1_FB6
DECL|CAN_F9R1_FB7|macro|CAN_F9R1_FB7
DECL|CAN_F9R1_FB8|macro|CAN_F9R1_FB8
DECL|CAN_F9R1_FB9|macro|CAN_F9R1_FB9
DECL|CAN_F9R2_FB0|macro|CAN_F9R2_FB0
DECL|CAN_F9R2_FB10|macro|CAN_F9R2_FB10
DECL|CAN_F9R2_FB11|macro|CAN_F9R2_FB11
DECL|CAN_F9R2_FB12|macro|CAN_F9R2_FB12
DECL|CAN_F9R2_FB13|macro|CAN_F9R2_FB13
DECL|CAN_F9R2_FB14|macro|CAN_F9R2_FB14
DECL|CAN_F9R2_FB15|macro|CAN_F9R2_FB15
DECL|CAN_F9R2_FB16|macro|CAN_F9R2_FB16
DECL|CAN_F9R2_FB17|macro|CAN_F9R2_FB17
DECL|CAN_F9R2_FB18|macro|CAN_F9R2_FB18
DECL|CAN_F9R2_FB19|macro|CAN_F9R2_FB19
DECL|CAN_F9R2_FB1|macro|CAN_F9R2_FB1
DECL|CAN_F9R2_FB20|macro|CAN_F9R2_FB20
DECL|CAN_F9R2_FB21|macro|CAN_F9R2_FB21
DECL|CAN_F9R2_FB22|macro|CAN_F9R2_FB22
DECL|CAN_F9R2_FB23|macro|CAN_F9R2_FB23
DECL|CAN_F9R2_FB24|macro|CAN_F9R2_FB24
DECL|CAN_F9R2_FB25|macro|CAN_F9R2_FB25
DECL|CAN_F9R2_FB26|macro|CAN_F9R2_FB26
DECL|CAN_F9R2_FB27|macro|CAN_F9R2_FB27
DECL|CAN_F9R2_FB28|macro|CAN_F9R2_FB28
DECL|CAN_F9R2_FB29|macro|CAN_F9R2_FB29
DECL|CAN_F9R2_FB2|macro|CAN_F9R2_FB2
DECL|CAN_F9R2_FB30|macro|CAN_F9R2_FB30
DECL|CAN_F9R2_FB31|macro|CAN_F9R2_FB31
DECL|CAN_F9R2_FB3|macro|CAN_F9R2_FB3
DECL|CAN_F9R2_FB4|macro|CAN_F9R2_FB4
DECL|CAN_F9R2_FB5|macro|CAN_F9R2_FB5
DECL|CAN_F9R2_FB6|macro|CAN_F9R2_FB6
DECL|CAN_F9R2_FB7|macro|CAN_F9R2_FB7
DECL|CAN_F9R2_FB8|macro|CAN_F9R2_FB8
DECL|CAN_F9R2_FB9|macro|CAN_F9R2_FB9
DECL|CAN_FA1R_FACT0|macro|CAN_FA1R_FACT0
DECL|CAN_FA1R_FACT10|macro|CAN_FA1R_FACT10
DECL|CAN_FA1R_FACT11|macro|CAN_FA1R_FACT11
DECL|CAN_FA1R_FACT12|macro|CAN_FA1R_FACT12
DECL|CAN_FA1R_FACT13|macro|CAN_FA1R_FACT13
DECL|CAN_FA1R_FACT14|macro|CAN_FA1R_FACT14
DECL|CAN_FA1R_FACT15|macro|CAN_FA1R_FACT15
DECL|CAN_FA1R_FACT16|macro|CAN_FA1R_FACT16
DECL|CAN_FA1R_FACT17|macro|CAN_FA1R_FACT17
DECL|CAN_FA1R_FACT18|macro|CAN_FA1R_FACT18
DECL|CAN_FA1R_FACT19|macro|CAN_FA1R_FACT19
DECL|CAN_FA1R_FACT1|macro|CAN_FA1R_FACT1
DECL|CAN_FA1R_FACT20|macro|CAN_FA1R_FACT20
DECL|CAN_FA1R_FACT21|macro|CAN_FA1R_FACT21
DECL|CAN_FA1R_FACT22|macro|CAN_FA1R_FACT22
DECL|CAN_FA1R_FACT23|macro|CAN_FA1R_FACT23
DECL|CAN_FA1R_FACT24|macro|CAN_FA1R_FACT24
DECL|CAN_FA1R_FACT25|macro|CAN_FA1R_FACT25
DECL|CAN_FA1R_FACT26|macro|CAN_FA1R_FACT26
DECL|CAN_FA1R_FACT27|macro|CAN_FA1R_FACT27
DECL|CAN_FA1R_FACT2|macro|CAN_FA1R_FACT2
DECL|CAN_FA1R_FACT3|macro|CAN_FA1R_FACT3
DECL|CAN_FA1R_FACT4|macro|CAN_FA1R_FACT4
DECL|CAN_FA1R_FACT5|macro|CAN_FA1R_FACT5
DECL|CAN_FA1R_FACT6|macro|CAN_FA1R_FACT6
DECL|CAN_FA1R_FACT7|macro|CAN_FA1R_FACT7
DECL|CAN_FA1R_FACT8|macro|CAN_FA1R_FACT8
DECL|CAN_FA1R_FACT9|macro|CAN_FA1R_FACT9
DECL|CAN_FA1R_FACT|macro|CAN_FA1R_FACT
DECL|CAN_FFA1R_FFA0|macro|CAN_FFA1R_FFA0
DECL|CAN_FFA1R_FFA10|macro|CAN_FFA1R_FFA10
DECL|CAN_FFA1R_FFA11|macro|CAN_FFA1R_FFA11
DECL|CAN_FFA1R_FFA12|macro|CAN_FFA1R_FFA12
DECL|CAN_FFA1R_FFA13|macro|CAN_FFA1R_FFA13
DECL|CAN_FFA1R_FFA14|macro|CAN_FFA1R_FFA14
DECL|CAN_FFA1R_FFA15|macro|CAN_FFA1R_FFA15
DECL|CAN_FFA1R_FFA16|macro|CAN_FFA1R_FFA16
DECL|CAN_FFA1R_FFA17|macro|CAN_FFA1R_FFA17
DECL|CAN_FFA1R_FFA18|macro|CAN_FFA1R_FFA18
DECL|CAN_FFA1R_FFA19|macro|CAN_FFA1R_FFA19
DECL|CAN_FFA1R_FFA1|macro|CAN_FFA1R_FFA1
DECL|CAN_FFA1R_FFA20|macro|CAN_FFA1R_FFA20
DECL|CAN_FFA1R_FFA21|macro|CAN_FFA1R_FFA21
DECL|CAN_FFA1R_FFA22|macro|CAN_FFA1R_FFA22
DECL|CAN_FFA1R_FFA23|macro|CAN_FFA1R_FFA23
DECL|CAN_FFA1R_FFA24|macro|CAN_FFA1R_FFA24
DECL|CAN_FFA1R_FFA25|macro|CAN_FFA1R_FFA25
DECL|CAN_FFA1R_FFA26|macro|CAN_FFA1R_FFA26
DECL|CAN_FFA1R_FFA27|macro|CAN_FFA1R_FFA27
DECL|CAN_FFA1R_FFA2|macro|CAN_FFA1R_FFA2
DECL|CAN_FFA1R_FFA3|macro|CAN_FFA1R_FFA3
DECL|CAN_FFA1R_FFA4|macro|CAN_FFA1R_FFA4
DECL|CAN_FFA1R_FFA5|macro|CAN_FFA1R_FFA5
DECL|CAN_FFA1R_FFA6|macro|CAN_FFA1R_FFA6
DECL|CAN_FFA1R_FFA7|macro|CAN_FFA1R_FFA7
DECL|CAN_FFA1R_FFA8|macro|CAN_FFA1R_FFA8
DECL|CAN_FFA1R_FFA9|macro|CAN_FFA1R_FFA9
DECL|CAN_FFA1R_FFA|macro|CAN_FFA1R_FFA
DECL|CAN_FIFOMailBox_TypeDef|typedef|} CAN_FIFOMailBox_TypeDef;
DECL|CAN_FM1R_FBM0|macro|CAN_FM1R_FBM0
DECL|CAN_FM1R_FBM10|macro|CAN_FM1R_FBM10
DECL|CAN_FM1R_FBM11|macro|CAN_FM1R_FBM11
DECL|CAN_FM1R_FBM12|macro|CAN_FM1R_FBM12
DECL|CAN_FM1R_FBM13|macro|CAN_FM1R_FBM13
DECL|CAN_FM1R_FBM14|macro|CAN_FM1R_FBM14
DECL|CAN_FM1R_FBM15|macro|CAN_FM1R_FBM15
DECL|CAN_FM1R_FBM16|macro|CAN_FM1R_FBM16
DECL|CAN_FM1R_FBM17|macro|CAN_FM1R_FBM17
DECL|CAN_FM1R_FBM18|macro|CAN_FM1R_FBM18
DECL|CAN_FM1R_FBM19|macro|CAN_FM1R_FBM19
DECL|CAN_FM1R_FBM1|macro|CAN_FM1R_FBM1
DECL|CAN_FM1R_FBM20|macro|CAN_FM1R_FBM20
DECL|CAN_FM1R_FBM21|macro|CAN_FM1R_FBM21
DECL|CAN_FM1R_FBM22|macro|CAN_FM1R_FBM22
DECL|CAN_FM1R_FBM23|macro|CAN_FM1R_FBM23
DECL|CAN_FM1R_FBM24|macro|CAN_FM1R_FBM24
DECL|CAN_FM1R_FBM25|macro|CAN_FM1R_FBM25
DECL|CAN_FM1R_FBM26|macro|CAN_FM1R_FBM26
DECL|CAN_FM1R_FBM27|macro|CAN_FM1R_FBM27
DECL|CAN_FM1R_FBM2|macro|CAN_FM1R_FBM2
DECL|CAN_FM1R_FBM3|macro|CAN_FM1R_FBM3
DECL|CAN_FM1R_FBM4|macro|CAN_FM1R_FBM4
DECL|CAN_FM1R_FBM5|macro|CAN_FM1R_FBM5
DECL|CAN_FM1R_FBM6|macro|CAN_FM1R_FBM6
DECL|CAN_FM1R_FBM7|macro|CAN_FM1R_FBM7
DECL|CAN_FM1R_FBM8|macro|CAN_FM1R_FBM8
DECL|CAN_FM1R_FBM9|macro|CAN_FM1R_FBM9
DECL|CAN_FM1R_FBM|macro|CAN_FM1R_FBM
DECL|CAN_FMR_CAN2SB|macro|CAN_FMR_CAN2SB
DECL|CAN_FMR_FINIT|macro|CAN_FMR_FINIT
DECL|CAN_FS1R_FSC0|macro|CAN_FS1R_FSC0
DECL|CAN_FS1R_FSC10|macro|CAN_FS1R_FSC10
DECL|CAN_FS1R_FSC11|macro|CAN_FS1R_FSC11
DECL|CAN_FS1R_FSC12|macro|CAN_FS1R_FSC12
DECL|CAN_FS1R_FSC13|macro|CAN_FS1R_FSC13
DECL|CAN_FS1R_FSC14|macro|CAN_FS1R_FSC14
DECL|CAN_FS1R_FSC15|macro|CAN_FS1R_FSC15
DECL|CAN_FS1R_FSC16|macro|CAN_FS1R_FSC16
DECL|CAN_FS1R_FSC17|macro|CAN_FS1R_FSC17
DECL|CAN_FS1R_FSC18|macro|CAN_FS1R_FSC18
DECL|CAN_FS1R_FSC19|macro|CAN_FS1R_FSC19
DECL|CAN_FS1R_FSC1|macro|CAN_FS1R_FSC1
DECL|CAN_FS1R_FSC20|macro|CAN_FS1R_FSC20
DECL|CAN_FS1R_FSC21|macro|CAN_FS1R_FSC21
DECL|CAN_FS1R_FSC22|macro|CAN_FS1R_FSC22
DECL|CAN_FS1R_FSC23|macro|CAN_FS1R_FSC23
DECL|CAN_FS1R_FSC24|macro|CAN_FS1R_FSC24
DECL|CAN_FS1R_FSC25|macro|CAN_FS1R_FSC25
DECL|CAN_FS1R_FSC26|macro|CAN_FS1R_FSC26
DECL|CAN_FS1R_FSC27|macro|CAN_FS1R_FSC27
DECL|CAN_FS1R_FSC2|macro|CAN_FS1R_FSC2
DECL|CAN_FS1R_FSC3|macro|CAN_FS1R_FSC3
DECL|CAN_FS1R_FSC4|macro|CAN_FS1R_FSC4
DECL|CAN_FS1R_FSC5|macro|CAN_FS1R_FSC5
DECL|CAN_FS1R_FSC6|macro|CAN_FS1R_FSC6
DECL|CAN_FS1R_FSC7|macro|CAN_FS1R_FSC7
DECL|CAN_FS1R_FSC8|macro|CAN_FS1R_FSC8
DECL|CAN_FS1R_FSC9|macro|CAN_FS1R_FSC9
DECL|CAN_FS1R_FSC|macro|CAN_FS1R_FSC
DECL|CAN_FilterRegister_TypeDef|typedef|} CAN_FilterRegister_TypeDef;
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_FFIE0|macro|CAN_IER_FFIE0
DECL|CAN_IER_FFIE1|macro|CAN_IER_FFIE1
DECL|CAN_IER_FMPIE0|macro|CAN_IER_FMPIE0
DECL|CAN_IER_FMPIE1|macro|CAN_IER_FMPIE1
DECL|CAN_IER_FOVIE0|macro|CAN_IER_FOVIE0
DECL|CAN_IER_FOVIE1|macro|CAN_IER_FOVIE1
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_SLKIE|macro|CAN_IER_SLKIE
DECL|CAN_IER_TMEIE|macro|CAN_IER_TMEIE
DECL|CAN_IER_WKUIE|macro|CAN_IER_WKUIE
DECL|CAN_MCR_ABOM|macro|CAN_MCR_ABOM
DECL|CAN_MCR_AWUM|macro|CAN_MCR_AWUM
DECL|CAN_MCR_DBF|macro|CAN_MCR_DBF
DECL|CAN_MCR_INRQ|macro|CAN_MCR_INRQ
DECL|CAN_MCR_NART|macro|CAN_MCR_NART
DECL|CAN_MCR_RESET|macro|CAN_MCR_RESET
DECL|CAN_MCR_RFLM|macro|CAN_MCR_RFLM
DECL|CAN_MCR_SLEEP|macro|CAN_MCR_SLEEP
DECL|CAN_MCR_TTCM|macro|CAN_MCR_TTCM
DECL|CAN_MCR_TXFP|macro|CAN_MCR_TXFP
DECL|CAN_MSR_ERRI|macro|CAN_MSR_ERRI
DECL|CAN_MSR_INAK|macro|CAN_MSR_INAK
DECL|CAN_MSR_RXM|macro|CAN_MSR_RXM
DECL|CAN_MSR_RX|macro|CAN_MSR_RX
DECL|CAN_MSR_SAMP|macro|CAN_MSR_SAMP
DECL|CAN_MSR_SLAKI|macro|CAN_MSR_SLAKI
DECL|CAN_MSR_SLAK|macro|CAN_MSR_SLAK
DECL|CAN_MSR_TXM|macro|CAN_MSR_TXM
DECL|CAN_MSR_WKUI|macro|CAN_MSR_WKUI
DECL|CAN_RDH0R_DATA4|macro|CAN_RDH0R_DATA4
DECL|CAN_RDH0R_DATA5|macro|CAN_RDH0R_DATA5
DECL|CAN_RDH0R_DATA6|macro|CAN_RDH0R_DATA6
DECL|CAN_RDH0R_DATA7|macro|CAN_RDH0R_DATA7
DECL|CAN_RDH1R_DATA4|macro|CAN_RDH1R_DATA4
DECL|CAN_RDH1R_DATA5|macro|CAN_RDH1R_DATA5
DECL|CAN_RDH1R_DATA6|macro|CAN_RDH1R_DATA6
DECL|CAN_RDH1R_DATA7|macro|CAN_RDH1R_DATA7
DECL|CAN_RDL0R_DATA0|macro|CAN_RDL0R_DATA0
DECL|CAN_RDL0R_DATA1|macro|CAN_RDL0R_DATA1
DECL|CAN_RDL0R_DATA2|macro|CAN_RDL0R_DATA2
DECL|CAN_RDL0R_DATA3|macro|CAN_RDL0R_DATA3
DECL|CAN_RDL1R_DATA0|macro|CAN_RDL1R_DATA0
DECL|CAN_RDL1R_DATA1|macro|CAN_RDL1R_DATA1
DECL|CAN_RDL1R_DATA2|macro|CAN_RDL1R_DATA2
DECL|CAN_RDL1R_DATA3|macro|CAN_RDL1R_DATA3
DECL|CAN_RDT0R_DLC|macro|CAN_RDT0R_DLC
DECL|CAN_RDT0R_FMI|macro|CAN_RDT0R_FMI
DECL|CAN_RDT0R_TIME|macro|CAN_RDT0R_TIME
DECL|CAN_RDT1R_DLC|macro|CAN_RDT1R_DLC
DECL|CAN_RDT1R_FMI|macro|CAN_RDT1R_FMI
DECL|CAN_RDT1R_TIME|macro|CAN_RDT1R_TIME
DECL|CAN_RF0R_FMP0|macro|CAN_RF0R_FMP0
DECL|CAN_RF0R_FOVR0|macro|CAN_RF0R_FOVR0
DECL|CAN_RF0R_FULL0|macro|CAN_RF0R_FULL0
DECL|CAN_RF0R_RFOM0|macro|CAN_RF0R_RFOM0
DECL|CAN_RF1R_FMP1|macro|CAN_RF1R_FMP1
DECL|CAN_RF1R_FOVR1|macro|CAN_RF1R_FOVR1
DECL|CAN_RF1R_FULL1|macro|CAN_RF1R_FULL1
DECL|CAN_RF1R_RFOM1|macro|CAN_RF1R_RFOM1
DECL|CAN_RI0R_EXID|macro|CAN_RI0R_EXID
DECL|CAN_RI0R_IDE|macro|CAN_RI0R_IDE
DECL|CAN_RI0R_RTR|macro|CAN_RI0R_RTR
DECL|CAN_RI0R_STID|macro|CAN_RI0R_STID
DECL|CAN_RI1R_EXID|macro|CAN_RI1R_EXID
DECL|CAN_RI1R_IDE|macro|CAN_RI1R_IDE
DECL|CAN_RI1R_RTR|macro|CAN_RI1R_RTR
DECL|CAN_RI1R_STID|macro|CAN_RI1R_STID
DECL|CAN_TDH0R_DATA4|macro|CAN_TDH0R_DATA4
DECL|CAN_TDH0R_DATA5|macro|CAN_TDH0R_DATA5
DECL|CAN_TDH0R_DATA6|macro|CAN_TDH0R_DATA6
DECL|CAN_TDH0R_DATA7|macro|CAN_TDH0R_DATA7
DECL|CAN_TDH1R_DATA4|macro|CAN_TDH1R_DATA4
DECL|CAN_TDH1R_DATA5|macro|CAN_TDH1R_DATA5
DECL|CAN_TDH1R_DATA6|macro|CAN_TDH1R_DATA6
DECL|CAN_TDH1R_DATA7|macro|CAN_TDH1R_DATA7
DECL|CAN_TDH2R_DATA4|macro|CAN_TDH2R_DATA4
DECL|CAN_TDH2R_DATA5|macro|CAN_TDH2R_DATA5
DECL|CAN_TDH2R_DATA6|macro|CAN_TDH2R_DATA6
DECL|CAN_TDH2R_DATA7|macro|CAN_TDH2R_DATA7
DECL|CAN_TDL0R_DATA0|macro|CAN_TDL0R_DATA0
DECL|CAN_TDL0R_DATA1|macro|CAN_TDL0R_DATA1
DECL|CAN_TDL0R_DATA2|macro|CAN_TDL0R_DATA2
DECL|CAN_TDL0R_DATA3|macro|CAN_TDL0R_DATA3
DECL|CAN_TDL1R_DATA0|macro|CAN_TDL1R_DATA0
DECL|CAN_TDL1R_DATA1|macro|CAN_TDL1R_DATA1
DECL|CAN_TDL1R_DATA2|macro|CAN_TDL1R_DATA2
DECL|CAN_TDL1R_DATA3|macro|CAN_TDL1R_DATA3
DECL|CAN_TDL2R_DATA0|macro|CAN_TDL2R_DATA0
DECL|CAN_TDL2R_DATA1|macro|CAN_TDL2R_DATA1
DECL|CAN_TDL2R_DATA2|macro|CAN_TDL2R_DATA2
DECL|CAN_TDL2R_DATA3|macro|CAN_TDL2R_DATA3
DECL|CAN_TDT0R_DLC|macro|CAN_TDT0R_DLC
DECL|CAN_TDT0R_TGT|macro|CAN_TDT0R_TGT
DECL|CAN_TDT0R_TIME|macro|CAN_TDT0R_TIME
DECL|CAN_TDT1R_DLC|macro|CAN_TDT1R_DLC
DECL|CAN_TDT1R_TGT|macro|CAN_TDT1R_TGT
DECL|CAN_TDT1R_TIME|macro|CAN_TDT1R_TIME
DECL|CAN_TDT2R_DLC|macro|CAN_TDT2R_DLC
DECL|CAN_TDT2R_TGT|macro|CAN_TDT2R_TGT
DECL|CAN_TDT2R_TIME|macro|CAN_TDT2R_TIME
DECL|CAN_TI0R_EXID|macro|CAN_TI0R_EXID
DECL|CAN_TI0R_IDE|macro|CAN_TI0R_IDE
DECL|CAN_TI0R_RTR|macro|CAN_TI0R_RTR
DECL|CAN_TI0R_STID|macro|CAN_TI0R_STID
DECL|CAN_TI0R_TXRQ|macro|CAN_TI0R_TXRQ
DECL|CAN_TI1R_EXID|macro|CAN_TI1R_EXID
DECL|CAN_TI1R_IDE|macro|CAN_TI1R_IDE
DECL|CAN_TI1R_RTR|macro|CAN_TI1R_RTR
DECL|CAN_TI1R_STID|macro|CAN_TI1R_STID
DECL|CAN_TI1R_TXRQ|macro|CAN_TI1R_TXRQ
DECL|CAN_TI2R_EXID|macro|CAN_TI2R_EXID
DECL|CAN_TI2R_IDE|macro|CAN_TI2R_IDE
DECL|CAN_TI2R_RTR|macro|CAN_TI2R_RTR
DECL|CAN_TI2R_STID|macro|CAN_TI2R_STID
DECL|CAN_TI2R_TXRQ|macro|CAN_TI2R_TXRQ
DECL|CAN_TSR_ABRQ0|macro|CAN_TSR_ABRQ0
DECL|CAN_TSR_ABRQ1|macro|CAN_TSR_ABRQ1
DECL|CAN_TSR_ABRQ2|macro|CAN_TSR_ABRQ2
DECL|CAN_TSR_ALST0|macro|CAN_TSR_ALST0
DECL|CAN_TSR_ALST1|macro|CAN_TSR_ALST1
DECL|CAN_TSR_ALST2|macro|CAN_TSR_ALST2
DECL|CAN_TSR_CODE|macro|CAN_TSR_CODE
DECL|CAN_TSR_LOW0|macro|CAN_TSR_LOW0
DECL|CAN_TSR_LOW1|macro|CAN_TSR_LOW1
DECL|CAN_TSR_LOW2|macro|CAN_TSR_LOW2
DECL|CAN_TSR_LOW|macro|CAN_TSR_LOW
DECL|CAN_TSR_RQCP0|macro|CAN_TSR_RQCP0
DECL|CAN_TSR_RQCP1|macro|CAN_TSR_RQCP1
DECL|CAN_TSR_RQCP2|macro|CAN_TSR_RQCP2
DECL|CAN_TSR_TERR0|macro|CAN_TSR_TERR0
DECL|CAN_TSR_TERR1|macro|CAN_TSR_TERR1
DECL|CAN_TSR_TERR2|macro|CAN_TSR_TERR2
DECL|CAN_TSR_TME0|macro|CAN_TSR_TME0
DECL|CAN_TSR_TME1|macro|CAN_TSR_TME1
DECL|CAN_TSR_TME2|macro|CAN_TSR_TME2
DECL|CAN_TSR_TME|macro|CAN_TSR_TME
DECL|CAN_TSR_TXOK0|macro|CAN_TSR_TXOK0
DECL|CAN_TSR_TXOK1|macro|CAN_TSR_TXOK1
DECL|CAN_TSR_TXOK2|macro|CAN_TSR_TXOK2
DECL|CAN_TxMailBox_TypeDef|typedef|} CAN_TxMailBox_TypeDef;
DECL|CAN_TypeDef|typedef|} CAN_TypeDef;
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCMDATARAM_BASE|macro|CCMDATARAM_BASE
DECL|CCMDATARAM_END|macro|CCMDATARAM_END
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR|member|__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
DECL|CCR|member|__IO uint32_t CCR; /*!< DSI HOST Clock Control Register, Address offset: 0x08 */
DECL|CCR|member|__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
DECL|CCR|member|__IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
DECL|CDR|member|__IO uint32_t CDR; /*!< ADC common regular data register for dual
DECL|CDSR|member|__IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */
DECL|CFBAR|member|__IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */
DECL|CFBLNR|member|__IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */
DECL|CFBLR|member|__IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CID|member|__IO uint32_t CID; /*!< User ID Register 03Ch */
DECL|CIR|member|__IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
DECL|CKCR|member|__IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */
DECL|CLCR|member|__IO uint32_t CLCR; /*!< DSI Host Clock Lane Configuration Register, Address offset: 0x94 */
DECL|CLKCR|member|__IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
DECL|CLRFR|member|__IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
DECL|CLTCR|member|__IO uint32_t CLTCR; /*!< DSI Host Clock Lane Timer Configuration Register, Address offset: 0x98 */
DECL|CLUTWR|member|__IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144 */
DECL|CMCR|member|__IO uint32_t CMCR; /*!< DSI Host Command Mode Configuration Register, Address offset: 0x68 */
DECL|CMD|member|__IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
DECL|CMPCR|member|__IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|CPSR|member|__IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */
DECL|CR1|member|__IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
DECL|CR2|member|__IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
DECL|CRCPR|member|__IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DMA stream x configuration register */
DECL|CR|member|__IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DSI Host Control Register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */
DECL|CR|member|__IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSR|member|__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
DECL|CSR|member|__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
DECL|CWSIZER|member|__IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
DECL|CWSTRTR|member|__IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CR_BOFF1|macro|DAC_CR_BOFF1
DECL|DAC_CR_BOFF2|macro|DAC_CR_BOFF2
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAEN2|macro|DAC_CR_DMAEN2
DECL|DAC_CR_DMAUDRIE1|macro|DAC_CR_DMAUDRIE1
DECL|DAC_CR_DMAUDRIE2|macro|DAC_CR_DMAUDRIE2
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_EN2|macro|DAC_CR_EN2
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_MAMP2_0|macro|DAC_CR_MAMP2_0
DECL|DAC_CR_MAMP2_1|macro|DAC_CR_MAMP2_1
DECL|DAC_CR_MAMP2_2|macro|DAC_CR_MAMP2_2
DECL|DAC_CR_MAMP2_3|macro|DAC_CR_MAMP2_3
DECL|DAC_CR_MAMP2|macro|DAC_CR_MAMP2
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TEN2|macro|DAC_CR_TEN2
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_TSEL2_0|macro|DAC_CR_TSEL2_0
DECL|DAC_CR_TSEL2_1|macro|DAC_CR_TSEL2_1
DECL|DAC_CR_TSEL2_2|macro|DAC_CR_TSEL2_2
DECL|DAC_CR_TSEL2|macro|DAC_CR_TSEL2
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_CR_WAVE2_0|macro|DAC_CR_WAVE2_0
DECL|DAC_CR_WAVE2_1|macro|DAC_CR_WAVE2_1
DECL|DAC_CR_WAVE2|macro|DAC_CR_WAVE2
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12L2_DACC2DHR|macro|DAC_DHR12L2_DACC2DHR
DECL|DAC_DHR12LD_DACC1DHR|macro|DAC_DHR12LD_DACC1DHR
DECL|DAC_DHR12LD_DACC2DHR|macro|DAC_DHR12LD_DACC2DHR
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR12R2_DACC2DHR|macro|DAC_DHR12R2_DACC2DHR
DECL|DAC_DHR12RD_DACC1DHR|macro|DAC_DHR12RD_DACC1DHR
DECL|DAC_DHR12RD_DACC2DHR|macro|DAC_DHR12RD_DACC2DHR
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DHR8R2_DACC2DHR|macro|DAC_DHR8R2_DACC2DHR
DECL|DAC_DHR8RD_DACC1DHR|macro|DAC_DHR8RD_DACC1DHR
DECL|DAC_DHR8RD_DACC2DHR|macro|DAC_DHR8RD_DACC2DHR
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_DOR2_DACC2DOR|macro|DAC_DOR2_DACC2DOR
DECL|DAC_SR_DMAUDR1|macro|DAC_SR_DMAUDR1
DECL|DAC_SR_DMAUDR2|macro|DAC_SR_DMAUDR2
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_SWTRIGR_SWTRIG2|macro|DAC_SWTRIGR_SWTRIG2
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DAINTMSK|member|__IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
DECL|DAINT|member|__IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
DECL|DBGMCU_APB1_FZ_DBG_CAN1_STOP|macro|DBGMCU_APB1_FZ_DBG_CAN1_STOP
DECL|DBGMCU_APB1_FZ_DBG_CAN2_STOP|macro|DBGMCU_APB1_FZ_DBG_CAN2_STOP
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_IWDEG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDEG_STOP
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM12_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM12_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM13_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM13_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM14_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM14_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM3_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM3_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM4_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM4_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM5_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM5_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM7_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM7_STOP
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM10_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM10_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM11_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM11_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM8_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM8_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM9_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM9_STOP
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_TRACE_IOEN|macro|DBGMCU_CR_TRACE_IOEN
DECL|DBGMCU_CR_TRACE_MODE_0|macro|DBGMCU_CR_TRACE_MODE_0
DECL|DBGMCU_CR_TRACE_MODE_1|macro|DBGMCU_CR_TRACE_MODE_1
DECL|DBGMCU_CR_TRACE_MODE|macro|DBGMCU_CR_TRACE_MODE
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|}DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCCR|member|__IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */
DECL|DCFG|member|__IO uint32_t DCFG; /*!< dev Configuration Register 800h */
DECL|DCKCFGR|member|__IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
DECL|DCMI_BASE|macro|DCMI_BASE
DECL|DCMI_CR_BSM_0|macro|DCMI_CR_BSM_0
DECL|DCMI_CR_BSM_1|macro|DCMI_CR_BSM_1
DECL|DCMI_CR_CAPTURE|macro|DCMI_CR_CAPTURE
DECL|DCMI_CR_CM|macro|DCMI_CR_CM
DECL|DCMI_CR_CROP|macro|DCMI_CR_CROP
DECL|DCMI_CR_EDM_0|macro|DCMI_CR_EDM_0
DECL|DCMI_CR_EDM_1|macro|DCMI_CR_EDM_1
DECL|DCMI_CR_ENABLE|macro|DCMI_CR_ENABLE
DECL|DCMI_CR_ESS|macro|DCMI_CR_ESS
DECL|DCMI_CR_FCRC_0|macro|DCMI_CR_FCRC_0
DECL|DCMI_CR_FCRC_1|macro|DCMI_CR_FCRC_1
DECL|DCMI_CR_HSPOL|macro|DCMI_CR_HSPOL
DECL|DCMI_CR_JPEG|macro|DCMI_CR_JPEG
DECL|DCMI_CR_LSM|macro|DCMI_CR_LSM
DECL|DCMI_CR_OEBS|macro|DCMI_CR_OEBS
DECL|DCMI_CR_OELS|macro|DCMI_CR_OELS
DECL|DCMI_CR_OUTEN|macro|DCMI_CR_OUTEN
DECL|DCMI_CR_PCKPOL|macro|DCMI_CR_PCKPOL
DECL|DCMI_CR_VSPOL|macro|DCMI_CR_VSPOL
DECL|DCMI_CWSIZE_CAPCNT|macro|DCMI_CWSIZE_CAPCNT
DECL|DCMI_CWSIZE_VLINE|macro|DCMI_CWSIZE_VLINE
DECL|DCMI_CWSTRT_HOFFCNT|macro|DCMI_CWSTRT_HOFFCNT
DECL|DCMI_CWSTRT_VST|macro|DCMI_CWSTRT_VST
DECL|DCMI_DR_BYTE0|macro|DCMI_DR_BYTE0
DECL|DCMI_DR_BYTE1|macro|DCMI_DR_BYTE1
DECL|DCMI_DR_BYTE2|macro|DCMI_DR_BYTE2
DECL|DCMI_DR_BYTE3|macro|DCMI_DR_BYTE3
DECL|DCMI_ESCR_FEC|macro|DCMI_ESCR_FEC
DECL|DCMI_ESCR_FSC|macro|DCMI_ESCR_FSC
DECL|DCMI_ESCR_LEC|macro|DCMI_ESCR_LEC
DECL|DCMI_ESCR_LSC|macro|DCMI_ESCR_LSC
DECL|DCMI_ESUR_FEU|macro|DCMI_ESUR_FEU
DECL|DCMI_ESUR_FSU|macro|DCMI_ESUR_FSU
DECL|DCMI_ESUR_LEU|macro|DCMI_ESUR_LEU
DECL|DCMI_ESUR_LSU|macro|DCMI_ESUR_LSU
DECL|DCMI_ICR_ERR_ISC|macro|DCMI_ICR_ERR_ISC
DECL|DCMI_ICR_FRAME_ISC|macro|DCMI_ICR_FRAME_ISC
DECL|DCMI_ICR_LINE_ISC|macro|DCMI_ICR_LINE_ISC
DECL|DCMI_ICR_OVF_ISC|macro|DCMI_ICR_OVF_ISC
DECL|DCMI_ICR_OVR_ISC|macro|DCMI_ICR_OVR_ISC
DECL|DCMI_ICR_VSYNC_ISC|macro|DCMI_ICR_VSYNC_ISC
DECL|DCMI_IER_ERR_IE|macro|DCMI_IER_ERR_IE
DECL|DCMI_IER_FRAME_IE|macro|DCMI_IER_FRAME_IE
DECL|DCMI_IER_LINE_IE|macro|DCMI_IER_LINE_IE
DECL|DCMI_IER_OVF_IE|macro|DCMI_IER_OVF_IE
DECL|DCMI_IER_OVR_IE|macro|DCMI_IER_OVR_IE
DECL|DCMI_IER_VSYNC_IE|macro|DCMI_IER_VSYNC_IE
DECL|DCMI_IRQn|enumerator|DCMI_IRQn = 78, /*!< DCMI global interrupt */
DECL|DCMI_MISR_ERR_MIS|macro|DCMI_MISR_ERR_MIS
DECL|DCMI_MISR_FRAME_MIS|macro|DCMI_MISR_FRAME_MIS
DECL|DCMI_MISR_LINE_MIS|macro|DCMI_MISR_LINE_MIS
DECL|DCMI_MISR_OVF_MIS|macro|DCMI_MISR_OVF_MIS
DECL|DCMI_MISR_VSYNC_MIS|macro|DCMI_MISR_VSYNC_MIS
DECL|DCMI_MIS_ERR_MIS|macro|DCMI_MIS_ERR_MIS
DECL|DCMI_MIS_FRAME_MIS|macro|DCMI_MIS_FRAME_MIS
DECL|DCMI_MIS_LINE_MIS|macro|DCMI_MIS_LINE_MIS
DECL|DCMI_MIS_OVR_MIS|macro|DCMI_MIS_OVR_MIS
DECL|DCMI_MIS_VSYNC_MIS|macro|DCMI_MIS_VSYNC_MIS
DECL|DCMI_RISR_ERR_RIS|macro|DCMI_RISR_ERR_RIS
DECL|DCMI_RISR_FRAME_RIS|macro|DCMI_RISR_FRAME_RIS
DECL|DCMI_RISR_LINE_RIS|macro|DCMI_RISR_LINE_RIS
DECL|DCMI_RISR_OVF_RIS|macro|DCMI_RISR_OVF_RIS
DECL|DCMI_RISR_OVR_RIS|macro|DCMI_RISR_OVR_RIS
DECL|DCMI_RISR_VSYNC_RIS|macro|DCMI_RISR_VSYNC_RIS
DECL|DCMI_RIS_ERR_RIS|macro|DCMI_RIS_ERR_RIS
DECL|DCMI_RIS_FRAME_RIS|macro|DCMI_RIS_FRAME_RIS
DECL|DCMI_RIS_LINE_RIS|macro|DCMI_RIS_LINE_RIS
DECL|DCMI_RIS_OVR_RIS|macro|DCMI_RIS_OVR_RIS
DECL|DCMI_RIS_VSYNC_RIS|macro|DCMI_RIS_VSYNC_RIS
DECL|DCMI_SR_FNE|macro|DCMI_SR_FNE
DECL|DCMI_SR_HSYNC|macro|DCMI_SR_HSYNC
DECL|DCMI_SR_VSYNC|macro|DCMI_SR_VSYNC
DECL|DCMI_TypeDef|typedef|} DCMI_TypeDef;
DECL|DCMI|macro|DCMI
DECL|DCOUNT|member|__I uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
DECL|DCR|member|__IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DCTL|member|__IO uint32_t DCTL; /*!< dev Control Register 804h */
DECL|DCTRL|member|__IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
DECL|DEACHINT|member|__IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
DECL|DEACHMSK|member|__IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
DECL|DHR12L1|member|__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
DECL|DHR12L2|member|__IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
DECL|DHR12LD|member|__IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
DECL|DHR12R1|member|__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
DECL|DHR12R2|member|__IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
DECL|DHR12RD|member|__IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
DECL|DHR8R1|member|__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
DECL|DHR8R2|member|__IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
DECL|DHR8RD|member|__IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
DECL|DIEPCTL|member|__IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
DECL|DIEPDMA|member|__IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
DECL|DIEPEMPMSK|member|__IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
DECL|DIEPINT|member|__IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
DECL|DIEPMSK|member|__IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
DECL|DIEPTSIZ|member|__IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
DECL|DIEPTXF0_HNPTXFSIZ|member|__IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
DECL|DIEPTXF|member|__IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DINEP1MSK|member|__IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
DECL|DLEN|member|__IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
DECL|DLR|member|__IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
DECL|DLTCR|member|__IO uint32_t DLTCR; /*!< DSI Host Data Lane Timer Configuration Register, Address offset: 0x9C */
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_Stream0_BASE|macro|DMA1_Stream0_BASE
DECL|DMA1_Stream0_IRQn|enumerator|DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
DECL|DMA1_Stream0|macro|DMA1_Stream0
DECL|DMA1_Stream1_BASE|macro|DMA1_Stream1_BASE
DECL|DMA1_Stream1_IRQn|enumerator|DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
DECL|DMA1_Stream1|macro|DMA1_Stream1
DECL|DMA1_Stream2_BASE|macro|DMA1_Stream2_BASE
DECL|DMA1_Stream2_IRQn|enumerator|DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
DECL|DMA1_Stream2|macro|DMA1_Stream2
DECL|DMA1_Stream3_BASE|macro|DMA1_Stream3_BASE
DECL|DMA1_Stream3_IRQn|enumerator|DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
DECL|DMA1_Stream3|macro|DMA1_Stream3
DECL|DMA1_Stream4_BASE|macro|DMA1_Stream4_BASE
DECL|DMA1_Stream4_IRQn|enumerator|DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
DECL|DMA1_Stream4|macro|DMA1_Stream4
DECL|DMA1_Stream5_BASE|macro|DMA1_Stream5_BASE
DECL|DMA1_Stream5_IRQn|enumerator|DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
DECL|DMA1_Stream5|macro|DMA1_Stream5
DECL|DMA1_Stream6_BASE|macro|DMA1_Stream6_BASE
DECL|DMA1_Stream6_IRQn|enumerator|DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
DECL|DMA1_Stream6|macro|DMA1_Stream6
DECL|DMA1_Stream7_BASE|macro|DMA1_Stream7_BASE
DECL|DMA1_Stream7_IRQn|enumerator|DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
DECL|DMA1_Stream7|macro|DMA1_Stream7
DECL|DMA1|macro|DMA1
DECL|DMA2D_AMTCR_DT|macro|DMA2D_AMTCR_DT
DECL|DMA2D_AMTCR_EN|macro|DMA2D_AMTCR_EN
DECL|DMA2D_BASE|macro|DMA2D_BASE
DECL|DMA2D_BGCMAR_MA|macro|DMA2D_BGCMAR_MA
DECL|DMA2D_BGCOLR_BLUE|macro|DMA2D_BGCOLR_BLUE
DECL|DMA2D_BGCOLR_GREEN|macro|DMA2D_BGCOLR_GREEN
DECL|DMA2D_BGCOLR_RED|macro|DMA2D_BGCOLR_RED
DECL|DMA2D_BGMAR_MA|macro|DMA2D_BGMAR_MA
DECL|DMA2D_BGOR_LO|macro|DMA2D_BGOR_LO
DECL|DMA2D_BGPFCCR_ALPHA|macro|DMA2D_BGPFCCR_ALPHA
DECL|DMA2D_BGPFCCR_AM_0|macro|DMA2D_BGPFCCR_AM_0
DECL|DMA2D_BGPFCCR_AM_1|macro|DMA2D_BGPFCCR_AM_1
DECL|DMA2D_BGPFCCR_AM|macro|DMA2D_BGPFCCR_AM
DECL|DMA2D_BGPFCCR_CCM|macro|DMA2D_BGPFCCR_CCM
DECL|DMA2D_BGPFCCR_CM_0|macro|DMA2D_BGPFCCR_CM_0
DECL|DMA2D_BGPFCCR_CM_1|macro|DMA2D_BGPFCCR_CM_1
DECL|DMA2D_BGPFCCR_CM_2|macro|DMA2D_BGPFCCR_CM_2
DECL|DMA2D_BGPFCCR_CM|macro|DMA2D_BGPFCCR_CM
DECL|DMA2D_BGPFCCR_CS|macro|DMA2D_BGPFCCR_CS
DECL|DMA2D_BGPFCCR_START|macro|DMA2D_BGPFCCR_START
DECL|DMA2D_CR_ABORT|macro|DMA2D_CR_ABORT
DECL|DMA2D_CR_CAEIE|macro|DMA2D_CR_CAEIE
DECL|DMA2D_CR_CEIE|macro|DMA2D_CR_CEIE
DECL|DMA2D_CR_CTCIE|macro|DMA2D_CR_CTCIE
DECL|DMA2D_CR_MODE_0|macro|DMA2D_CR_MODE_0
DECL|DMA2D_CR_MODE_1|macro|DMA2D_CR_MODE_1
DECL|DMA2D_CR_MODE|macro|DMA2D_CR_MODE
DECL|DMA2D_CR_START|macro|DMA2D_CR_START
DECL|DMA2D_CR_SUSP|macro|DMA2D_CR_SUSP
DECL|DMA2D_CR_TCIE|macro|DMA2D_CR_TCIE
DECL|DMA2D_CR_TEIE|macro|DMA2D_CR_TEIE
DECL|DMA2D_CR_TWIE|macro|DMA2D_CR_TWIE
DECL|DMA2D_FGCMAR_MA|macro|DMA2D_FGCMAR_MA
DECL|DMA2D_FGCOLR_BLUE|macro|DMA2D_FGCOLR_BLUE
DECL|DMA2D_FGCOLR_GREEN|macro|DMA2D_FGCOLR_GREEN
DECL|DMA2D_FGCOLR_RED|macro|DMA2D_FGCOLR_RED
DECL|DMA2D_FGMAR_MA|macro|DMA2D_FGMAR_MA
DECL|DMA2D_FGOR_LO|macro|DMA2D_FGOR_LO
DECL|DMA2D_FGPFCCR_ALPHA|macro|DMA2D_FGPFCCR_ALPHA
DECL|DMA2D_FGPFCCR_AM_0|macro|DMA2D_FGPFCCR_AM_0
DECL|DMA2D_FGPFCCR_AM_1|macro|DMA2D_FGPFCCR_AM_1
DECL|DMA2D_FGPFCCR_AM|macro|DMA2D_FGPFCCR_AM
DECL|DMA2D_FGPFCCR_CCM|macro|DMA2D_FGPFCCR_CCM
DECL|DMA2D_FGPFCCR_CM_0|macro|DMA2D_FGPFCCR_CM_0
DECL|DMA2D_FGPFCCR_CM_1|macro|DMA2D_FGPFCCR_CM_1
DECL|DMA2D_FGPFCCR_CM_2|macro|DMA2D_FGPFCCR_CM_2
DECL|DMA2D_FGPFCCR_CM_3|macro|DMA2D_FGPFCCR_CM_3
DECL|DMA2D_FGPFCCR_CM_3|macro|DMA2D_FGPFCCR_CM_3
DECL|DMA2D_FGPFCCR_CM|macro|DMA2D_FGPFCCR_CM
DECL|DMA2D_FGPFCCR_CS|macro|DMA2D_FGPFCCR_CS
DECL|DMA2D_FGPFCCR_START|macro|DMA2D_FGPFCCR_START
DECL|DMA2D_IFCR_CAECIF|macro|DMA2D_IFCR_CAECIF
DECL|DMA2D_IFCR_CCEIF|macro|DMA2D_IFCR_CCEIF
DECL|DMA2D_IFCR_CCTCIF|macro|DMA2D_IFCR_CCTCIF
DECL|DMA2D_IFCR_CTCIF|macro|DMA2D_IFCR_CTCIF
DECL|DMA2D_IFCR_CTEIF|macro|DMA2D_IFCR_CTEIF
DECL|DMA2D_IFCR_CTWIF|macro|DMA2D_IFCR_CTWIF
DECL|DMA2D_IFSR_CCAEIF|macro|DMA2D_IFSR_CCAEIF
DECL|DMA2D_IFSR_CCEIF|macro|DMA2D_IFSR_CCEIF
DECL|DMA2D_IFSR_CCTCIF|macro|DMA2D_IFSR_CCTCIF
DECL|DMA2D_IFSR_CTCIF|macro|DMA2D_IFSR_CTCIF
DECL|DMA2D_IFSR_CTEIF|macro|DMA2D_IFSR_CTEIF
DECL|DMA2D_IFSR_CTWIF|macro|DMA2D_IFSR_CTWIF
DECL|DMA2D_IRQn|enumerator|DMA2D_IRQn = 90, /*!< DMA2D global Interrupt */
DECL|DMA2D_ISR_CAEIF|macro|DMA2D_ISR_CAEIF
DECL|DMA2D_ISR_CEIF|macro|DMA2D_ISR_CEIF
DECL|DMA2D_ISR_CTCIF|macro|DMA2D_ISR_CTCIF
DECL|DMA2D_ISR_TCIF|macro|DMA2D_ISR_TCIF
DECL|DMA2D_ISR_TEIF|macro|DMA2D_ISR_TEIF
DECL|DMA2D_ISR_TWIF|macro|DMA2D_ISR_TWIF
DECL|DMA2D_LWR_LW|macro|DMA2D_LWR_LW
DECL|DMA2D_NLR_NL|macro|DMA2D_NLR_NL
DECL|DMA2D_NLR_PL|macro|DMA2D_NLR_PL
DECL|DMA2D_OCOLR_ALPHA_1|macro|DMA2D_OCOLR_ALPHA_1
DECL|DMA2D_OCOLR_ALPHA_3|macro|DMA2D_OCOLR_ALPHA_3
DECL|DMA2D_OCOLR_ALPHA_4|macro|DMA2D_OCOLR_ALPHA_4
DECL|DMA2D_OCOLR_BLUE_1|macro|DMA2D_OCOLR_BLUE_1
DECL|DMA2D_OCOLR_BLUE_2|macro|DMA2D_OCOLR_BLUE_2
DECL|DMA2D_OCOLR_BLUE_3|macro|DMA2D_OCOLR_BLUE_3
DECL|DMA2D_OCOLR_BLUE_4|macro|DMA2D_OCOLR_BLUE_4
DECL|DMA2D_OCOLR_GREEN_1|macro|DMA2D_OCOLR_GREEN_1
DECL|DMA2D_OCOLR_GREEN_2|macro|DMA2D_OCOLR_GREEN_2
DECL|DMA2D_OCOLR_GREEN_3|macro|DMA2D_OCOLR_GREEN_3
DECL|DMA2D_OCOLR_GREEN_4|macro|DMA2D_OCOLR_GREEN_4
DECL|DMA2D_OCOLR_RED_1|macro|DMA2D_OCOLR_RED_1
DECL|DMA2D_OCOLR_RED_2|macro|DMA2D_OCOLR_RED_2
DECL|DMA2D_OCOLR_RED_3|macro|DMA2D_OCOLR_RED_3
DECL|DMA2D_OCOLR_RED_4|macro|DMA2D_OCOLR_RED_4
DECL|DMA2D_OMAR_MA|macro|DMA2D_OMAR_MA
DECL|DMA2D_OOR_LO|macro|DMA2D_OOR_LO
DECL|DMA2D_OPFCCR_CM_0|macro|DMA2D_OPFCCR_CM_0
DECL|DMA2D_OPFCCR_CM_1|macro|DMA2D_OPFCCR_CM_1
DECL|DMA2D_OPFCCR_CM_2|macro|DMA2D_OPFCCR_CM_2
DECL|DMA2D_OPFCCR_CM|macro|DMA2D_OPFCCR_CM
DECL|DMA2D_TypeDef|typedef|} DMA2D_TypeDef;
DECL|DMA2D|macro|DMA2D
DECL|DMA2_BASE|macro|DMA2_BASE
DECL|DMA2_Stream0_BASE|macro|DMA2_Stream0_BASE
DECL|DMA2_Stream0_IRQn|enumerator|DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
DECL|DMA2_Stream0|macro|DMA2_Stream0
DECL|DMA2_Stream1_BASE|macro|DMA2_Stream1_BASE
DECL|DMA2_Stream1_IRQn|enumerator|DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
DECL|DMA2_Stream1|macro|DMA2_Stream1
DECL|DMA2_Stream2_BASE|macro|DMA2_Stream2_BASE
DECL|DMA2_Stream2_IRQn|enumerator|DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
DECL|DMA2_Stream2|macro|DMA2_Stream2
DECL|DMA2_Stream3_BASE|macro|DMA2_Stream3_BASE
DECL|DMA2_Stream3_IRQn|enumerator|DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
DECL|DMA2_Stream3|macro|DMA2_Stream3
DECL|DMA2_Stream4_BASE|macro|DMA2_Stream4_BASE
DECL|DMA2_Stream4_IRQn|enumerator|DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
DECL|DMA2_Stream4|macro|DMA2_Stream4
DECL|DMA2_Stream5_BASE|macro|DMA2_Stream5_BASE
DECL|DMA2_Stream5_IRQn|enumerator|DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
DECL|DMA2_Stream5|macro|DMA2_Stream5
DECL|DMA2_Stream6_BASE|macro|DMA2_Stream6_BASE
DECL|DMA2_Stream6_IRQn|enumerator|DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
DECL|DMA2_Stream6|macro|DMA2_Stream6
DECL|DMA2_Stream7_BASE|macro|DMA2_Stream7_BASE
DECL|DMA2_Stream7_IRQn|enumerator|DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
DECL|DMA2_Stream7|macro|DMA2_Stream7
DECL|DMA2|macro|DMA2
DECL|DMABMR|member|__IO uint32_t DMABMR;
DECL|DMACHRBAR|member|__IO uint32_t DMACHRBAR;
DECL|DMACHRDR|member|__IO uint32_t DMACHRDR;
DECL|DMACHTBAR|member|__IO uint32_t DMACHTBAR;
DECL|DMACHTDR|member|__IO uint32_t DMACHTDR;
DECL|DMAIER|member|__IO uint32_t DMAIER;
DECL|DMAMFBOCR|member|__IO uint32_t DMAMFBOCR;
DECL|DMAOMR|member|__IO uint32_t DMAOMR;
DECL|DMARDLAR|member|__IO uint32_t DMARDLAR;
DECL|DMARPDR|member|__IO uint32_t DMARPDR;
DECL|DMARSWTR|member|__IO uint32_t DMARSWTR;
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
DECL|DMASR|member|__IO uint32_t DMASR;
DECL|DMATDLAR|member|__IO uint32_t DMATDLAR;
DECL|DMATPDR|member|__IO uint32_t DMATPDR;
DECL|DMA_HIFCR_CDMEIF4|macro|DMA_HIFCR_CDMEIF4
DECL|DMA_HIFCR_CDMEIF5|macro|DMA_HIFCR_CDMEIF5
DECL|DMA_HIFCR_CDMEIF6|macro|DMA_HIFCR_CDMEIF6
DECL|DMA_HIFCR_CDMEIF7|macro|DMA_HIFCR_CDMEIF7
DECL|DMA_HIFCR_CFEIF4|macro|DMA_HIFCR_CFEIF4
DECL|DMA_HIFCR_CFEIF5|macro|DMA_HIFCR_CFEIF5
DECL|DMA_HIFCR_CFEIF6|macro|DMA_HIFCR_CFEIF6
DECL|DMA_HIFCR_CFEIF7|macro|DMA_HIFCR_CFEIF7
DECL|DMA_HIFCR_CHTIF4|macro|DMA_HIFCR_CHTIF4
DECL|DMA_HIFCR_CHTIF5|macro|DMA_HIFCR_CHTIF5
DECL|DMA_HIFCR_CHTIF6|macro|DMA_HIFCR_CHTIF6
DECL|DMA_HIFCR_CHTIF7|macro|DMA_HIFCR_CHTIF7
DECL|DMA_HIFCR_CTCIF4|macro|DMA_HIFCR_CTCIF4
DECL|DMA_HIFCR_CTCIF5|macro|DMA_HIFCR_CTCIF5
DECL|DMA_HIFCR_CTCIF6|macro|DMA_HIFCR_CTCIF6
DECL|DMA_HIFCR_CTCIF7|macro|DMA_HIFCR_CTCIF7
DECL|DMA_HIFCR_CTEIF4|macro|DMA_HIFCR_CTEIF4
DECL|DMA_HIFCR_CTEIF5|macro|DMA_HIFCR_CTEIF5
DECL|DMA_HIFCR_CTEIF6|macro|DMA_HIFCR_CTEIF6
DECL|DMA_HIFCR_CTEIF7|macro|DMA_HIFCR_CTEIF7
DECL|DMA_HISR_DMEIF4|macro|DMA_HISR_DMEIF4
DECL|DMA_HISR_DMEIF5|macro|DMA_HISR_DMEIF5
DECL|DMA_HISR_DMEIF6|macro|DMA_HISR_DMEIF6
DECL|DMA_HISR_DMEIF7|macro|DMA_HISR_DMEIF7
DECL|DMA_HISR_FEIF4|macro|DMA_HISR_FEIF4
DECL|DMA_HISR_FEIF5|macro|DMA_HISR_FEIF5
DECL|DMA_HISR_FEIF6|macro|DMA_HISR_FEIF6
DECL|DMA_HISR_FEIF7|macro|DMA_HISR_FEIF7
DECL|DMA_HISR_HTIF4|macro|DMA_HISR_HTIF4
DECL|DMA_HISR_HTIF5|macro|DMA_HISR_HTIF5
DECL|DMA_HISR_HTIF6|macro|DMA_HISR_HTIF6
DECL|DMA_HISR_HTIF7|macro|DMA_HISR_HTIF7
DECL|DMA_HISR_TCIF4|macro|DMA_HISR_TCIF4
DECL|DMA_HISR_TCIF5|macro|DMA_HISR_TCIF5
DECL|DMA_HISR_TCIF6|macro|DMA_HISR_TCIF6
DECL|DMA_HISR_TCIF7|macro|DMA_HISR_TCIF7
DECL|DMA_HISR_TEIF4|macro|DMA_HISR_TEIF4
DECL|DMA_HISR_TEIF5|macro|DMA_HISR_TEIF5
DECL|DMA_HISR_TEIF6|macro|DMA_HISR_TEIF6
DECL|DMA_HISR_TEIF7|macro|DMA_HISR_TEIF7
DECL|DMA_LIFCR_CDMEIF0|macro|DMA_LIFCR_CDMEIF0
DECL|DMA_LIFCR_CDMEIF1|macro|DMA_LIFCR_CDMEIF1
DECL|DMA_LIFCR_CDMEIF2|macro|DMA_LIFCR_CDMEIF2
DECL|DMA_LIFCR_CDMEIF3|macro|DMA_LIFCR_CDMEIF3
DECL|DMA_LIFCR_CFEIF0|macro|DMA_LIFCR_CFEIF0
DECL|DMA_LIFCR_CFEIF1|macro|DMA_LIFCR_CFEIF1
DECL|DMA_LIFCR_CFEIF2|macro|DMA_LIFCR_CFEIF2
DECL|DMA_LIFCR_CFEIF3|macro|DMA_LIFCR_CFEIF3
DECL|DMA_LIFCR_CHTIF0|macro|DMA_LIFCR_CHTIF0
DECL|DMA_LIFCR_CHTIF1|macro|DMA_LIFCR_CHTIF1
DECL|DMA_LIFCR_CHTIF2|macro|DMA_LIFCR_CHTIF2
DECL|DMA_LIFCR_CHTIF3|macro|DMA_LIFCR_CHTIF3
DECL|DMA_LIFCR_CTCIF0|macro|DMA_LIFCR_CTCIF0
DECL|DMA_LIFCR_CTCIF1|macro|DMA_LIFCR_CTCIF1
DECL|DMA_LIFCR_CTCIF2|macro|DMA_LIFCR_CTCIF2
DECL|DMA_LIFCR_CTCIF3|macro|DMA_LIFCR_CTCIF3
DECL|DMA_LIFCR_CTEIF0|macro|DMA_LIFCR_CTEIF0
DECL|DMA_LIFCR_CTEIF1|macro|DMA_LIFCR_CTEIF1
DECL|DMA_LIFCR_CTEIF2|macro|DMA_LIFCR_CTEIF2
DECL|DMA_LIFCR_CTEIF3|macro|DMA_LIFCR_CTEIF3
DECL|DMA_LISR_DMEIF0|macro|DMA_LISR_DMEIF0
DECL|DMA_LISR_DMEIF1|macro|DMA_LISR_DMEIF1
DECL|DMA_LISR_DMEIF2|macro|DMA_LISR_DMEIF2
DECL|DMA_LISR_DMEIF3|macro|DMA_LISR_DMEIF3
DECL|DMA_LISR_FEIF0|macro|DMA_LISR_FEIF0
DECL|DMA_LISR_FEIF1|macro|DMA_LISR_FEIF1
DECL|DMA_LISR_FEIF2|macro|DMA_LISR_FEIF2
DECL|DMA_LISR_FEIF3|macro|DMA_LISR_FEIF3
DECL|DMA_LISR_HTIF0|macro|DMA_LISR_HTIF0
DECL|DMA_LISR_HTIF1|macro|DMA_LISR_HTIF1
DECL|DMA_LISR_HTIF2|macro|DMA_LISR_HTIF2
DECL|DMA_LISR_HTIF3|macro|DMA_LISR_HTIF3
DECL|DMA_LISR_TCIF0|macro|DMA_LISR_TCIF0
DECL|DMA_LISR_TCIF1|macro|DMA_LISR_TCIF1
DECL|DMA_LISR_TCIF2|macro|DMA_LISR_TCIF2
DECL|DMA_LISR_TCIF3|macro|DMA_LISR_TCIF3
DECL|DMA_LISR_TEIF0|macro|DMA_LISR_TEIF0
DECL|DMA_LISR_TEIF1|macro|DMA_LISR_TEIF1
DECL|DMA_LISR_TEIF2|macro|DMA_LISR_TEIF2
DECL|DMA_LISR_TEIF3|macro|DMA_LISR_TEIF3
DECL|DMA_Stream_TypeDef|typedef|} DMA_Stream_TypeDef;
DECL|DMA_SxCR_ACK|macro|DMA_SxCR_ACK
DECL|DMA_SxCR_CHSEL_0|macro|DMA_SxCR_CHSEL_0
DECL|DMA_SxCR_CHSEL_1|macro|DMA_SxCR_CHSEL_1
DECL|DMA_SxCR_CHSEL_2|macro|DMA_SxCR_CHSEL_2
DECL|DMA_SxCR_CHSEL|macro|DMA_SxCR_CHSEL
DECL|DMA_SxCR_CIRC|macro|DMA_SxCR_CIRC
DECL|DMA_SxCR_CT|macro|DMA_SxCR_CT
DECL|DMA_SxCR_DBM|macro|DMA_SxCR_DBM
DECL|DMA_SxCR_DIR_0|macro|DMA_SxCR_DIR_0
DECL|DMA_SxCR_DIR_1|macro|DMA_SxCR_DIR_1
DECL|DMA_SxCR_DIR|macro|DMA_SxCR_DIR
DECL|DMA_SxCR_DMEIE|macro|DMA_SxCR_DMEIE
DECL|DMA_SxCR_EN|macro|DMA_SxCR_EN
DECL|DMA_SxCR_HTIE|macro|DMA_SxCR_HTIE
DECL|DMA_SxCR_MBURST_0|macro|DMA_SxCR_MBURST_0
DECL|DMA_SxCR_MBURST_1|macro|DMA_SxCR_MBURST_1
DECL|DMA_SxCR_MBURST|macro|DMA_SxCR_MBURST
DECL|DMA_SxCR_MINC|macro|DMA_SxCR_MINC
DECL|DMA_SxCR_MSIZE_0|macro|DMA_SxCR_MSIZE_0
DECL|DMA_SxCR_MSIZE_1|macro|DMA_SxCR_MSIZE_1
DECL|DMA_SxCR_MSIZE|macro|DMA_SxCR_MSIZE
DECL|DMA_SxCR_PBURST_0|macro|DMA_SxCR_PBURST_0
DECL|DMA_SxCR_PBURST_1|macro|DMA_SxCR_PBURST_1
DECL|DMA_SxCR_PBURST|macro|DMA_SxCR_PBURST
DECL|DMA_SxCR_PFCTRL|macro|DMA_SxCR_PFCTRL
DECL|DMA_SxCR_PINCOS|macro|DMA_SxCR_PINCOS
DECL|DMA_SxCR_PINC|macro|DMA_SxCR_PINC
DECL|DMA_SxCR_PL_0|macro|DMA_SxCR_PL_0
DECL|DMA_SxCR_PL_1|macro|DMA_SxCR_PL_1
DECL|DMA_SxCR_PL|macro|DMA_SxCR_PL
DECL|DMA_SxCR_PSIZE_0|macro|DMA_SxCR_PSIZE_0
DECL|DMA_SxCR_PSIZE_1|macro|DMA_SxCR_PSIZE_1
DECL|DMA_SxCR_PSIZE|macro|DMA_SxCR_PSIZE
DECL|DMA_SxCR_TCIE|macro|DMA_SxCR_TCIE
DECL|DMA_SxCR_TEIE|macro|DMA_SxCR_TEIE
DECL|DMA_SxFCR_DMDIS|macro|DMA_SxFCR_DMDIS
DECL|DMA_SxFCR_FEIE|macro|DMA_SxFCR_FEIE
DECL|DMA_SxFCR_FS_0|macro|DMA_SxFCR_FS_0
DECL|DMA_SxFCR_FS_1|macro|DMA_SxFCR_FS_1
DECL|DMA_SxFCR_FS_2|macro|DMA_SxFCR_FS_2
DECL|DMA_SxFCR_FS|macro|DMA_SxFCR_FS
DECL|DMA_SxFCR_FTH_0|macro|DMA_SxFCR_FTH_0
DECL|DMA_SxFCR_FTH_1|macro|DMA_SxFCR_FTH_1
DECL|DMA_SxFCR_FTH|macro|DMA_SxFCR_FTH
DECL|DMA_SxNDT_0|macro|DMA_SxNDT_0
DECL|DMA_SxNDT_10|macro|DMA_SxNDT_10
DECL|DMA_SxNDT_11|macro|DMA_SxNDT_11
DECL|DMA_SxNDT_12|macro|DMA_SxNDT_12
DECL|DMA_SxNDT_13|macro|DMA_SxNDT_13
DECL|DMA_SxNDT_14|macro|DMA_SxNDT_14
DECL|DMA_SxNDT_15|macro|DMA_SxNDT_15
DECL|DMA_SxNDT_1|macro|DMA_SxNDT_1
DECL|DMA_SxNDT_2|macro|DMA_SxNDT_2
DECL|DMA_SxNDT_3|macro|DMA_SxNDT_3
DECL|DMA_SxNDT_4|macro|DMA_SxNDT_4
DECL|DMA_SxNDT_5|macro|DMA_SxNDT_5
DECL|DMA_SxNDT_6|macro|DMA_SxNDT_6
DECL|DMA_SxNDT_7|macro|DMA_SxNDT_7
DECL|DMA_SxNDT_8|macro|DMA_SxNDT_8
DECL|DMA_SxNDT_9|macro|DMA_SxNDT_9
DECL|DMA_SxNDT|macro|DMA_SxNDT
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DOEPCTL|member|__IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
DECL|DOEPDMA|member|__IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
DECL|DOEPINT|member|__IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
DECL|DOEPMSK|member|__IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
DECL|DOEPTSIZ|member|__IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
DECL|DOR1|member|__IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
DECL|DOR2|member|__IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
DECL|DOUTEP1MSK|member|__IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
DECL|DR|member|__IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
DECL|DR|member|__IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
DECL|DR|member|__IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
DECL|DR|member|__IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
DECL|DR|member|__IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
DECL|DR|member|__IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
DECL|DSI_BASE|macro|DSI_BASE
DECL|DSI_CCR_TOCKDIV0|macro|DSI_CCR_TOCKDIV0
DECL|DSI_CCR_TOCKDIV1|macro|DSI_CCR_TOCKDIV1
DECL|DSI_CCR_TOCKDIV2|macro|DSI_CCR_TOCKDIV2
DECL|DSI_CCR_TOCKDIV3|macro|DSI_CCR_TOCKDIV3
DECL|DSI_CCR_TOCKDIV4|macro|DSI_CCR_TOCKDIV4
DECL|DSI_CCR_TOCKDIV5|macro|DSI_CCR_TOCKDIV5
DECL|DSI_CCR_TOCKDIV6|macro|DSI_CCR_TOCKDIV6
DECL|DSI_CCR_TOCKDIV7|macro|DSI_CCR_TOCKDIV7
DECL|DSI_CCR_TOCKDIV|macro|DSI_CCR_TOCKDIV
DECL|DSI_CCR_TXECKDIV0|macro|DSI_CCR_TXECKDIV0
DECL|DSI_CCR_TXECKDIV1|macro|DSI_CCR_TXECKDIV1
DECL|DSI_CCR_TXECKDIV2|macro|DSI_CCR_TXECKDIV2
DECL|DSI_CCR_TXECKDIV3|macro|DSI_CCR_TXECKDIV3
DECL|DSI_CCR_TXECKDIV4|macro|DSI_CCR_TXECKDIV4
DECL|DSI_CCR_TXECKDIV5|macro|DSI_CCR_TXECKDIV5
DECL|DSI_CCR_TXECKDIV6|macro|DSI_CCR_TXECKDIV6
DECL|DSI_CCR_TXECKDIV7|macro|DSI_CCR_TXECKDIV7
DECL|DSI_CCR_TXECKDIV|macro|DSI_CCR_TXECKDIV
DECL|DSI_CLCR_ACR|macro|DSI_CLCR_ACR
DECL|DSI_CLCR_DPCC|macro|DSI_CLCR_DPCC
DECL|DSI_CLTCR_HS2LP_TIME0|macro|DSI_CLTCR_HS2LP_TIME0
DECL|DSI_CLTCR_HS2LP_TIME1|macro|DSI_CLTCR_HS2LP_TIME1
DECL|DSI_CLTCR_HS2LP_TIME2|macro|DSI_CLTCR_HS2LP_TIME2
DECL|DSI_CLTCR_HS2LP_TIME3|macro|DSI_CLTCR_HS2LP_TIME3
DECL|DSI_CLTCR_HS2LP_TIME4|macro|DSI_CLTCR_HS2LP_TIME4
DECL|DSI_CLTCR_HS2LP_TIME5|macro|DSI_CLTCR_HS2LP_TIME5
DECL|DSI_CLTCR_HS2LP_TIME6|macro|DSI_CLTCR_HS2LP_TIME6
DECL|DSI_CLTCR_HS2LP_TIME7|macro|DSI_CLTCR_HS2LP_TIME7
DECL|DSI_CLTCR_HS2LP_TIME8|macro|DSI_CLTCR_HS2LP_TIME8
DECL|DSI_CLTCR_HS2LP_TIME9|macro|DSI_CLTCR_HS2LP_TIME9
DECL|DSI_CLTCR_HS2LP_TIME|macro|DSI_CLTCR_HS2LP_TIME
DECL|DSI_CLTCR_LP2HS_TIME0|macro|DSI_CLTCR_LP2HS_TIME0
DECL|DSI_CLTCR_LP2HS_TIME1|macro|DSI_CLTCR_LP2HS_TIME1
DECL|DSI_CLTCR_LP2HS_TIME2|macro|DSI_CLTCR_LP2HS_TIME2
DECL|DSI_CLTCR_LP2HS_TIME3|macro|DSI_CLTCR_LP2HS_TIME3
DECL|DSI_CLTCR_LP2HS_TIME4|macro|DSI_CLTCR_LP2HS_TIME4
DECL|DSI_CLTCR_LP2HS_TIME5|macro|DSI_CLTCR_LP2HS_TIME5
DECL|DSI_CLTCR_LP2HS_TIME6|macro|DSI_CLTCR_LP2HS_TIME6
DECL|DSI_CLTCR_LP2HS_TIME7|macro|DSI_CLTCR_LP2HS_TIME7
DECL|DSI_CLTCR_LP2HS_TIME8|macro|DSI_CLTCR_LP2HS_TIME8
DECL|DSI_CLTCR_LP2HS_TIME9|macro|DSI_CLTCR_LP2HS_TIME9
DECL|DSI_CLTCR_LP2HS_TIME|macro|DSI_CLTCR_LP2HS_TIME
DECL|DSI_CMCR_ARE|macro|DSI_CMCR_ARE
DECL|DSI_CMCR_DLWTX|macro|DSI_CMCR_DLWTX
DECL|DSI_CMCR_DSR0TX|macro|DSI_CMCR_DSR0TX
DECL|DSI_CMCR_DSW0TX|macro|DSI_CMCR_DSW0TX
DECL|DSI_CMCR_DSW1TX|macro|DSI_CMCR_DSW1TX
DECL|DSI_CMCR_GLWTX|macro|DSI_CMCR_GLWTX
DECL|DSI_CMCR_GSR0TX|macro|DSI_CMCR_GSR0TX
DECL|DSI_CMCR_GSR1TX|macro|DSI_CMCR_GSR1TX
DECL|DSI_CMCR_GSR2TX|macro|DSI_CMCR_GSR2TX
DECL|DSI_CMCR_GSW0TX|macro|DSI_CMCR_GSW0TX
DECL|DSI_CMCR_GSW1TX|macro|DSI_CMCR_GSW1TX
DECL|DSI_CMCR_GSW2TX|macro|DSI_CMCR_GSW2TX
DECL|DSI_CMCR_MRDPS|macro|DSI_CMCR_MRDPS
DECL|DSI_CMCR_TEARE|macro|DSI_CMCR_TEARE
DECL|DSI_CR_EN|macro|DSI_CR_EN
DECL|DSI_DLTCR_HS2LP_TIME0|macro|DSI_DLTCR_HS2LP_TIME0
DECL|DSI_DLTCR_HS2LP_TIME1|macro|DSI_DLTCR_HS2LP_TIME1
DECL|DSI_DLTCR_HS2LP_TIME2|macro|DSI_DLTCR_HS2LP_TIME2
DECL|DSI_DLTCR_HS2LP_TIME3|macro|DSI_DLTCR_HS2LP_TIME3
DECL|DSI_DLTCR_HS2LP_TIME4|macro|DSI_DLTCR_HS2LP_TIME4
DECL|DSI_DLTCR_HS2LP_TIME5|macro|DSI_DLTCR_HS2LP_TIME5
DECL|DSI_DLTCR_HS2LP_TIME6|macro|DSI_DLTCR_HS2LP_TIME6
DECL|DSI_DLTCR_HS2LP_TIME7|macro|DSI_DLTCR_HS2LP_TIME7
DECL|DSI_DLTCR_HS2LP_TIME|macro|DSI_DLTCR_HS2LP_TIME
DECL|DSI_DLTCR_LP2HS_TIME0|macro|DSI_DLTCR_LP2HS_TIME0
DECL|DSI_DLTCR_LP2HS_TIME1|macro|DSI_DLTCR_LP2HS_TIME1
DECL|DSI_DLTCR_LP2HS_TIME2|macro|DSI_DLTCR_LP2HS_TIME2
DECL|DSI_DLTCR_LP2HS_TIME3|macro|DSI_DLTCR_LP2HS_TIME3
DECL|DSI_DLTCR_LP2HS_TIME4|macro|DSI_DLTCR_LP2HS_TIME4
DECL|DSI_DLTCR_LP2HS_TIME5|macro|DSI_DLTCR_LP2HS_TIME5
DECL|DSI_DLTCR_LP2HS_TIME6|macro|DSI_DLTCR_LP2HS_TIME6
DECL|DSI_DLTCR_LP2HS_TIME7|macro|DSI_DLTCR_LP2HS_TIME7
DECL|DSI_DLTCR_LP2HS_TIME|macro|DSI_DLTCR_LP2HS_TIME
DECL|DSI_DLTCR_MRD_TIME0|macro|DSI_DLTCR_MRD_TIME0
DECL|DSI_DLTCR_MRD_TIME10|macro|DSI_DLTCR_MRD_TIME10
DECL|DSI_DLTCR_MRD_TIME11|macro|DSI_DLTCR_MRD_TIME11
DECL|DSI_DLTCR_MRD_TIME12|macro|DSI_DLTCR_MRD_TIME12
DECL|DSI_DLTCR_MRD_TIME13|macro|DSI_DLTCR_MRD_TIME13
DECL|DSI_DLTCR_MRD_TIME14|macro|DSI_DLTCR_MRD_TIME14
DECL|DSI_DLTCR_MRD_TIME1|macro|DSI_DLTCR_MRD_TIME1
DECL|DSI_DLTCR_MRD_TIME2|macro|DSI_DLTCR_MRD_TIME2
DECL|DSI_DLTCR_MRD_TIME3|macro|DSI_DLTCR_MRD_TIME3
DECL|DSI_DLTCR_MRD_TIME4|macro|DSI_DLTCR_MRD_TIME4
DECL|DSI_DLTCR_MRD_TIME5|macro|DSI_DLTCR_MRD_TIME5
DECL|DSI_DLTCR_MRD_TIME6|macro|DSI_DLTCR_MRD_TIME6
DECL|DSI_DLTCR_MRD_TIME7|macro|DSI_DLTCR_MRD_TIME7
DECL|DSI_DLTCR_MRD_TIME8|macro|DSI_DLTCR_MRD_TIME8
DECL|DSI_DLTCR_MRD_TIME9|macro|DSI_DLTCR_MRD_TIME9
DECL|DSI_DLTCR_MRD_TIME|macro|DSI_DLTCR_MRD_TIME
DECL|DSI_FIR0_FAE0|macro|DSI_FIR0_FAE0
DECL|DSI_FIR0_FAE10|macro|DSI_FIR0_FAE10
DECL|DSI_FIR0_FAE11|macro|DSI_FIR0_FAE11
DECL|DSI_FIR0_FAE12|macro|DSI_FIR0_FAE12
DECL|DSI_FIR0_FAE13|macro|DSI_FIR0_FAE13
DECL|DSI_FIR0_FAE14|macro|DSI_FIR0_FAE14
DECL|DSI_FIR0_FAE15|macro|DSI_FIR0_FAE15
DECL|DSI_FIR0_FAE1|macro|DSI_FIR0_FAE1
DECL|DSI_FIR0_FAE2|macro|DSI_FIR0_FAE2
DECL|DSI_FIR0_FAE3|macro|DSI_FIR0_FAE3
DECL|DSI_FIR0_FAE4|macro|DSI_FIR0_FAE4
DECL|DSI_FIR0_FAE5|macro|DSI_FIR0_FAE5
DECL|DSI_FIR0_FAE6|macro|DSI_FIR0_FAE6
DECL|DSI_FIR0_FAE7|macro|DSI_FIR0_FAE7
DECL|DSI_FIR0_FAE8|macro|DSI_FIR0_FAE8
DECL|DSI_FIR0_FAE9|macro|DSI_FIR0_FAE9
DECL|DSI_FIR0_FPE0|macro|DSI_FIR0_FPE0
DECL|DSI_FIR0_FPE1|macro|DSI_FIR0_FPE1
DECL|DSI_FIR0_FPE2|macro|DSI_FIR0_FPE2
DECL|DSI_FIR0_FPE3|macro|DSI_FIR0_FPE3
DECL|DSI_FIR0_FPE4|macro|DSI_FIR0_FPE4
DECL|DSI_FIR1_FCRCE|macro|DSI_FIR1_FCRCE
DECL|DSI_FIR1_FECCME|macro|DSI_FIR1_FECCME
DECL|DSI_FIR1_FECCSE|macro|DSI_FIR1_FECCSE
DECL|DSI_FIR1_FEOTPE|macro|DSI_FIR1_FEOTPE
DECL|DSI_FIR1_FGCWRE|macro|DSI_FIR1_FGCWRE
DECL|DSI_FIR1_FGPRDE|macro|DSI_FIR1_FGPRDE
DECL|DSI_FIR1_FGPRXE|macro|DSI_FIR1_FGPRXE
DECL|DSI_FIR1_FGPTXE|macro|DSI_FIR1_FGPTXE
DECL|DSI_FIR1_FGPWRE|macro|DSI_FIR1_FGPWRE
DECL|DSI_FIR1_FLPWRE|macro|DSI_FIR1_FLPWRE
DECL|DSI_FIR1_FPSE|macro|DSI_FIR1_FPSE
DECL|DSI_FIR1_FTOHSTX|macro|DSI_FIR1_FTOHSTX
DECL|DSI_FIR1_FTOLPRX|macro|DSI_FIR1_FTOLPRX
DECL|DSI_GHCR_DT0|macro|DSI_GHCR_DT0
DECL|DSI_GHCR_DT1|macro|DSI_GHCR_DT1
DECL|DSI_GHCR_DT2|macro|DSI_GHCR_DT2
DECL|DSI_GHCR_DT3|macro|DSI_GHCR_DT3
DECL|DSI_GHCR_DT4|macro|DSI_GHCR_DT4
DECL|DSI_GHCR_DT5|macro|DSI_GHCR_DT5
DECL|DSI_GHCR_DT|macro|DSI_GHCR_DT
DECL|DSI_GHCR_VCID0|macro|DSI_GHCR_VCID0
DECL|DSI_GHCR_VCID1|macro|DSI_GHCR_VCID1
DECL|DSI_GHCR_VCID|macro|DSI_GHCR_VCID
DECL|DSI_GHCR_WCLSB0|macro|DSI_GHCR_WCLSB0
DECL|DSI_GHCR_WCLSB1|macro|DSI_GHCR_WCLSB1
DECL|DSI_GHCR_WCLSB2|macro|DSI_GHCR_WCLSB2
DECL|DSI_GHCR_WCLSB3|macro|DSI_GHCR_WCLSB3
DECL|DSI_GHCR_WCLSB4|macro|DSI_GHCR_WCLSB4
DECL|DSI_GHCR_WCLSB5|macro|DSI_GHCR_WCLSB5
DECL|DSI_GHCR_WCLSB6|macro|DSI_GHCR_WCLSB6
DECL|DSI_GHCR_WCLSB7|macro|DSI_GHCR_WCLSB7
DECL|DSI_GHCR_WCLSB|macro|DSI_GHCR_WCLSB
DECL|DSI_GHCR_WCMSB0|macro|DSI_GHCR_WCMSB0
DECL|DSI_GHCR_WCMSB1|macro|DSI_GHCR_WCMSB1
DECL|DSI_GHCR_WCMSB2|macro|DSI_GHCR_WCMSB2
DECL|DSI_GHCR_WCMSB3|macro|DSI_GHCR_WCMSB3
DECL|DSI_GHCR_WCMSB4|macro|DSI_GHCR_WCMSB4
DECL|DSI_GHCR_WCMSB5|macro|DSI_GHCR_WCMSB5
DECL|DSI_GHCR_WCMSB6|macro|DSI_GHCR_WCMSB6
DECL|DSI_GHCR_WCMSB7|macro|DSI_GHCR_WCMSB7
DECL|DSI_GHCR_WCMSB|macro|DSI_GHCR_WCMSB
DECL|DSI_GPDR_DATA1_0|macro|DSI_GPDR_DATA1_0
DECL|DSI_GPDR_DATA1_1|macro|DSI_GPDR_DATA1_1
DECL|DSI_GPDR_DATA1_2|macro|DSI_GPDR_DATA1_2
DECL|DSI_GPDR_DATA1_3|macro|DSI_GPDR_DATA1_3
DECL|DSI_GPDR_DATA1_4|macro|DSI_GPDR_DATA1_4
DECL|DSI_GPDR_DATA1_5|macro|DSI_GPDR_DATA1_5
DECL|DSI_GPDR_DATA1_6|macro|DSI_GPDR_DATA1_6
DECL|DSI_GPDR_DATA1_7|macro|DSI_GPDR_DATA1_7
DECL|DSI_GPDR_DATA1|macro|DSI_GPDR_DATA1
DECL|DSI_GPDR_DATA2_0|macro|DSI_GPDR_DATA2_0
DECL|DSI_GPDR_DATA2_1|macro|DSI_GPDR_DATA2_1
DECL|DSI_GPDR_DATA2_2|macro|DSI_GPDR_DATA2_2
DECL|DSI_GPDR_DATA2_3|macro|DSI_GPDR_DATA2_3
DECL|DSI_GPDR_DATA2_4|macro|DSI_GPDR_DATA2_4
DECL|DSI_GPDR_DATA2_5|macro|DSI_GPDR_DATA2_5
DECL|DSI_GPDR_DATA2_6|macro|DSI_GPDR_DATA2_6
DECL|DSI_GPDR_DATA2_7|macro|DSI_GPDR_DATA2_7
DECL|DSI_GPDR_DATA2|macro|DSI_GPDR_DATA2
DECL|DSI_GPDR_DATA3_0|macro|DSI_GPDR_DATA3_0
DECL|DSI_GPDR_DATA3_1|macro|DSI_GPDR_DATA3_1
DECL|DSI_GPDR_DATA3_2|macro|DSI_GPDR_DATA3_2
DECL|DSI_GPDR_DATA3_3|macro|DSI_GPDR_DATA3_3
DECL|DSI_GPDR_DATA3_4|macro|DSI_GPDR_DATA3_4
DECL|DSI_GPDR_DATA3_5|macro|DSI_GPDR_DATA3_5
DECL|DSI_GPDR_DATA3_6|macro|DSI_GPDR_DATA3_6
DECL|DSI_GPDR_DATA3_7|macro|DSI_GPDR_DATA3_7
DECL|DSI_GPDR_DATA3|macro|DSI_GPDR_DATA3
DECL|DSI_GPDR_DATA4_0|macro|DSI_GPDR_DATA4_0
DECL|DSI_GPDR_DATA4_1|macro|DSI_GPDR_DATA4_1
DECL|DSI_GPDR_DATA4_2|macro|DSI_GPDR_DATA4_2
DECL|DSI_GPDR_DATA4_3|macro|DSI_GPDR_DATA4_3
DECL|DSI_GPDR_DATA4_4|macro|DSI_GPDR_DATA4_4
DECL|DSI_GPDR_DATA4_5|macro|DSI_GPDR_DATA4_5
DECL|DSI_GPDR_DATA4_6|macro|DSI_GPDR_DATA4_6
DECL|DSI_GPDR_DATA4_7|macro|DSI_GPDR_DATA4_7
DECL|DSI_GPDR_DATA4|macro|DSI_GPDR_DATA4
DECL|DSI_GPSR_CMDFE|macro|DSI_GPSR_CMDFE
DECL|DSI_GPSR_CMDFF|macro|DSI_GPSR_CMDFF
DECL|DSI_GPSR_PRDFE|macro|DSI_GPSR_PRDFE
DECL|DSI_GPSR_PRDFF|macro|DSI_GPSR_PRDFF
DECL|DSI_GPSR_PWRFE|macro|DSI_GPSR_PWRFE
DECL|DSI_GPSR_PWRFF|macro|DSI_GPSR_PWRFF
DECL|DSI_GPSR_RCB|macro|DSI_GPSR_RCB
DECL|DSI_GVCIDR_VCID0|macro|DSI_GVCIDR_VCID0
DECL|DSI_GVCIDR_VCID1|macro|DSI_GVCIDR_VCID1
DECL|DSI_GVCIDR_VCID|macro|DSI_GVCIDR_VCID
DECL|DSI_IER0_AE0IE|macro|DSI_IER0_AE0IE
DECL|DSI_IER0_AE10IE|macro|DSI_IER0_AE10IE
DECL|DSI_IER0_AE11IE|macro|DSI_IER0_AE11IE
DECL|DSI_IER0_AE12IE|macro|DSI_IER0_AE12IE
DECL|DSI_IER0_AE13IE|macro|DSI_IER0_AE13IE
DECL|DSI_IER0_AE14IE|macro|DSI_IER0_AE14IE
DECL|DSI_IER0_AE15IE|macro|DSI_IER0_AE15IE
DECL|DSI_IER0_AE1IE|macro|DSI_IER0_AE1IE
DECL|DSI_IER0_AE2IE|macro|DSI_IER0_AE2IE
DECL|DSI_IER0_AE3IE|macro|DSI_IER0_AE3IE
DECL|DSI_IER0_AE4IE|macro|DSI_IER0_AE4IE
DECL|DSI_IER0_AE5IE|macro|DSI_IER0_AE5IE
DECL|DSI_IER0_AE6IE|macro|DSI_IER0_AE6IE
DECL|DSI_IER0_AE7IE|macro|DSI_IER0_AE7IE
DECL|DSI_IER0_AE8IE|macro|DSI_IER0_AE8IE
DECL|DSI_IER0_AE9IE|macro|DSI_IER0_AE9IE
DECL|DSI_IER0_PE0IE|macro|DSI_IER0_PE0IE
DECL|DSI_IER0_PE1IE|macro|DSI_IER0_PE1IE
DECL|DSI_IER0_PE2IE|macro|DSI_IER0_PE2IE
DECL|DSI_IER0_PE3IE|macro|DSI_IER0_PE3IE
DECL|DSI_IER0_PE4IE|macro|DSI_IER0_PE4IE
DECL|DSI_IER1_CRCEIE|macro|DSI_IER1_CRCEIE
DECL|DSI_IER1_ECCMEIE|macro|DSI_IER1_ECCMEIE
DECL|DSI_IER1_ECCSEIE|macro|DSI_IER1_ECCSEIE
DECL|DSI_IER1_EOTPEIE|macro|DSI_IER1_EOTPEIE
DECL|DSI_IER1_GCWREIE|macro|DSI_IER1_GCWREIE
DECL|DSI_IER1_GPRDEIE|macro|DSI_IER1_GPRDEIE
DECL|DSI_IER1_GPRXEIE|macro|DSI_IER1_GPRXEIE
DECL|DSI_IER1_GPTXEIE|macro|DSI_IER1_GPTXEIE
DECL|DSI_IER1_GPWREIE|macro|DSI_IER1_GPWREIE
DECL|DSI_IER1_LPWREIE|macro|DSI_IER1_LPWREIE
DECL|DSI_IER1_PSEIE|macro|DSI_IER1_PSEIE
DECL|DSI_IER1_TOHSTXIE|macro|DSI_IER1_TOHSTXIE
DECL|DSI_IER1_TOLPRXIE|macro|DSI_IER1_TOLPRXIE
DECL|DSI_IRQn|enumerator|DSI_IRQn = 92 /*!< DSI global Interrupt */
DECL|DSI_ISR0_AE0|macro|DSI_ISR0_AE0
DECL|DSI_ISR0_AE10|macro|DSI_ISR0_AE10
DECL|DSI_ISR0_AE11|macro|DSI_ISR0_AE11
DECL|DSI_ISR0_AE12|macro|DSI_ISR0_AE12
DECL|DSI_ISR0_AE13|macro|DSI_ISR0_AE13
DECL|DSI_ISR0_AE14|macro|DSI_ISR0_AE14
DECL|DSI_ISR0_AE15|macro|DSI_ISR0_AE15
DECL|DSI_ISR0_AE1|macro|DSI_ISR0_AE1
DECL|DSI_ISR0_AE2|macro|DSI_ISR0_AE2
DECL|DSI_ISR0_AE3|macro|DSI_ISR0_AE3
DECL|DSI_ISR0_AE4|macro|DSI_ISR0_AE4
DECL|DSI_ISR0_AE5|macro|DSI_ISR0_AE5
DECL|DSI_ISR0_AE6|macro|DSI_ISR0_AE6
DECL|DSI_ISR0_AE7|macro|DSI_ISR0_AE7
DECL|DSI_ISR0_AE8|macro|DSI_ISR0_AE8
DECL|DSI_ISR0_AE9|macro|DSI_ISR0_AE9
DECL|DSI_ISR0_PE0|macro|DSI_ISR0_PE0
DECL|DSI_ISR0_PE1|macro|DSI_ISR0_PE1
DECL|DSI_ISR0_PE2|macro|DSI_ISR0_PE2
DECL|DSI_ISR0_PE3|macro|DSI_ISR0_PE3
DECL|DSI_ISR0_PE4|macro|DSI_ISR0_PE4
DECL|DSI_ISR1_CRCE|macro|DSI_ISR1_CRCE
DECL|DSI_ISR1_ECCME|macro|DSI_ISR1_ECCME
DECL|DSI_ISR1_ECCSE|macro|DSI_ISR1_ECCSE
DECL|DSI_ISR1_EOTPE|macro|DSI_ISR1_EOTPE
DECL|DSI_ISR1_GCWRE|macro|DSI_ISR1_GCWRE
DECL|DSI_ISR1_GPRDE|macro|DSI_ISR1_GPRDE
DECL|DSI_ISR1_GPRXE|macro|DSI_ISR1_GPRXE
DECL|DSI_ISR1_GPTXE|macro|DSI_ISR1_GPTXE
DECL|DSI_ISR1_GPWRE|macro|DSI_ISR1_GPWRE
DECL|DSI_ISR1_LPWRE|macro|DSI_ISR1_LPWRE
DECL|DSI_ISR1_PSE|macro|DSI_ISR1_PSE
DECL|DSI_ISR1_TOHSTX|macro|DSI_ISR1_TOHSTX
DECL|DSI_ISR1_TOLPRX|macro|DSI_ISR1_TOLPRX
DECL|DSI_LCCCR_COLC0|macro|DSI_LCCCR_COLC0
DECL|DSI_LCCCR_COLC1|macro|DSI_LCCCR_COLC1
DECL|DSI_LCCCR_COLC2|macro|DSI_LCCCR_COLC2
DECL|DSI_LCCCR_COLC3|macro|DSI_LCCCR_COLC3
DECL|DSI_LCCCR_COLC|macro|DSI_LCCCR_COLC
DECL|DSI_LCCCR_LPE|macro|DSI_LCCCR_LPE
DECL|DSI_LCCR_CMDSIZE0|macro|DSI_LCCR_CMDSIZE0
DECL|DSI_LCCR_CMDSIZE10|macro|DSI_LCCR_CMDSIZE10
DECL|DSI_LCCR_CMDSIZE11|macro|DSI_LCCR_CMDSIZE11
DECL|DSI_LCCR_CMDSIZE12|macro|DSI_LCCR_CMDSIZE12
DECL|DSI_LCCR_CMDSIZE13|macro|DSI_LCCR_CMDSIZE13
DECL|DSI_LCCR_CMDSIZE14|macro|DSI_LCCR_CMDSIZE14
DECL|DSI_LCCR_CMDSIZE15|macro|DSI_LCCR_CMDSIZE15
DECL|DSI_LCCR_CMDSIZE1|macro|DSI_LCCR_CMDSIZE1
DECL|DSI_LCCR_CMDSIZE2|macro|DSI_LCCR_CMDSIZE2
DECL|DSI_LCCR_CMDSIZE3|macro|DSI_LCCR_CMDSIZE3
DECL|DSI_LCCR_CMDSIZE4|macro|DSI_LCCR_CMDSIZE4
DECL|DSI_LCCR_CMDSIZE5|macro|DSI_LCCR_CMDSIZE5
DECL|DSI_LCCR_CMDSIZE6|macro|DSI_LCCR_CMDSIZE6
DECL|DSI_LCCR_CMDSIZE7|macro|DSI_LCCR_CMDSIZE7
DECL|DSI_LCCR_CMDSIZE8|macro|DSI_LCCR_CMDSIZE8
DECL|DSI_LCCR_CMDSIZE9|macro|DSI_LCCR_CMDSIZE9
DECL|DSI_LCCR_CMDSIZE|macro|DSI_LCCR_CMDSIZE
DECL|DSI_LCOLCR_COLC0|macro|DSI_LCOLCR_COLC0
DECL|DSI_LCOLCR_COLC1|macro|DSI_LCOLCR_COLC1
DECL|DSI_LCOLCR_COLC2|macro|DSI_LCOLCR_COLC2
DECL|DSI_LCOLCR_COLC3|macro|DSI_LCOLCR_COLC3
DECL|DSI_LCOLCR_COLC|macro|DSI_LCOLCR_COLC
DECL|DSI_LCOLCR_LPE|macro|DSI_LCOLCR_LPE
DECL|DSI_LCVCIDR_VCID0|macro|DSI_LCVCIDR_VCID0
DECL|DSI_LCVCIDR_VCID1|macro|DSI_LCVCIDR_VCID1
DECL|DSI_LCVCIDR_VCID|macro|DSI_LCVCIDR_VCID
DECL|DSI_LPCR_DEP|macro|DSI_LPCR_DEP
DECL|DSI_LPCR_HSP|macro|DSI_LPCR_HSP
DECL|DSI_LPCR_VSP|macro|DSI_LPCR_VSP
DECL|DSI_LPMCCR_LPSIZE0|macro|DSI_LPMCCR_LPSIZE0
DECL|DSI_LPMCCR_LPSIZE1|macro|DSI_LPMCCR_LPSIZE1
DECL|DSI_LPMCCR_LPSIZE2|macro|DSI_LPMCCR_LPSIZE2
DECL|DSI_LPMCCR_LPSIZE3|macro|DSI_LPMCCR_LPSIZE3
DECL|DSI_LPMCCR_LPSIZE4|macro|DSI_LPMCCR_LPSIZE4
DECL|DSI_LPMCCR_LPSIZE5|macro|DSI_LPMCCR_LPSIZE5
DECL|DSI_LPMCCR_LPSIZE6|macro|DSI_LPMCCR_LPSIZE6
DECL|DSI_LPMCCR_LPSIZE7|macro|DSI_LPMCCR_LPSIZE7
DECL|DSI_LPMCCR_LPSIZE|macro|DSI_LPMCCR_LPSIZE
DECL|DSI_LPMCCR_VLPSIZE0|macro|DSI_LPMCCR_VLPSIZE0
DECL|DSI_LPMCCR_VLPSIZE1|macro|DSI_LPMCCR_VLPSIZE1
DECL|DSI_LPMCCR_VLPSIZE2|macro|DSI_LPMCCR_VLPSIZE2
DECL|DSI_LPMCCR_VLPSIZE3|macro|DSI_LPMCCR_VLPSIZE3
DECL|DSI_LPMCCR_VLPSIZE4|macro|DSI_LPMCCR_VLPSIZE4
DECL|DSI_LPMCCR_VLPSIZE5|macro|DSI_LPMCCR_VLPSIZE5
DECL|DSI_LPMCCR_VLPSIZE6|macro|DSI_LPMCCR_VLPSIZE6
DECL|DSI_LPMCCR_VLPSIZE7|macro|DSI_LPMCCR_VLPSIZE7
DECL|DSI_LPMCCR_VLPSIZE|macro|DSI_LPMCCR_VLPSIZE
DECL|DSI_LPMCR_LPSIZE0|macro|DSI_LPMCR_LPSIZE0
DECL|DSI_LPMCR_LPSIZE1|macro|DSI_LPMCR_LPSIZE1
DECL|DSI_LPMCR_LPSIZE2|macro|DSI_LPMCR_LPSIZE2
DECL|DSI_LPMCR_LPSIZE3|macro|DSI_LPMCR_LPSIZE3
DECL|DSI_LPMCR_LPSIZE4|macro|DSI_LPMCR_LPSIZE4
DECL|DSI_LPMCR_LPSIZE5|macro|DSI_LPMCR_LPSIZE5
DECL|DSI_LPMCR_LPSIZE6|macro|DSI_LPMCR_LPSIZE6
DECL|DSI_LPMCR_LPSIZE7|macro|DSI_LPMCR_LPSIZE7
DECL|DSI_LPMCR_LPSIZE|macro|DSI_LPMCR_LPSIZE
DECL|DSI_LPMCR_VLPSIZE0|macro|DSI_LPMCR_VLPSIZE0
DECL|DSI_LPMCR_VLPSIZE1|macro|DSI_LPMCR_VLPSIZE1
DECL|DSI_LPMCR_VLPSIZE2|macro|DSI_LPMCR_VLPSIZE2
DECL|DSI_LPMCR_VLPSIZE3|macro|DSI_LPMCR_VLPSIZE3
DECL|DSI_LPMCR_VLPSIZE4|macro|DSI_LPMCR_VLPSIZE4
DECL|DSI_LPMCR_VLPSIZE5|macro|DSI_LPMCR_VLPSIZE5
DECL|DSI_LPMCR_VLPSIZE6|macro|DSI_LPMCR_VLPSIZE6
DECL|DSI_LPMCR_VLPSIZE7|macro|DSI_LPMCR_VLPSIZE7
DECL|DSI_LPMCR_VLPSIZE|macro|DSI_LPMCR_VLPSIZE
DECL|DSI_LVCIDR_VCID0|macro|DSI_LVCIDR_VCID0
DECL|DSI_LVCIDR_VCID1|macro|DSI_LVCIDR_VCID1
DECL|DSI_LVCIDR_VCID|macro|DSI_LVCIDR_VCID
DECL|DSI_MCR_CMDM|macro|DSI_MCR_CMDM
DECL|DSI_PCONFR_NL0|macro|DSI_PCONFR_NL0
DECL|DSI_PCONFR_NL1|macro|DSI_PCONFR_NL1
DECL|DSI_PCONFR_NL|macro|DSI_PCONFR_NL
DECL|DSI_PCONFR_SW_TIME0|macro|DSI_PCONFR_SW_TIME0
DECL|DSI_PCONFR_SW_TIME1|macro|DSI_PCONFR_SW_TIME1
DECL|DSI_PCONFR_SW_TIME2|macro|DSI_PCONFR_SW_TIME2
DECL|DSI_PCONFR_SW_TIME3|macro|DSI_PCONFR_SW_TIME3
DECL|DSI_PCONFR_SW_TIME4|macro|DSI_PCONFR_SW_TIME4
DECL|DSI_PCONFR_SW_TIME5|macro|DSI_PCONFR_SW_TIME5
DECL|DSI_PCONFR_SW_TIME6|macro|DSI_PCONFR_SW_TIME6
DECL|DSI_PCONFR_SW_TIME7|macro|DSI_PCONFR_SW_TIME7
DECL|DSI_PCONFR_SW_TIME|macro|DSI_PCONFR_SW_TIME
DECL|DSI_PCR_BTAE|macro|DSI_PCR_BTAE
DECL|DSI_PCR_CRCRXE|macro|DSI_PCR_CRCRXE
DECL|DSI_PCR_ECCRXE|macro|DSI_PCR_ECCRXE
DECL|DSI_PCR_ETRXE|macro|DSI_PCR_ETRXE
DECL|DSI_PCR_ETTXE|macro|DSI_PCR_ETTXE
DECL|DSI_PCTLR_CKE|macro|DSI_PCTLR_CKE
DECL|DSI_PCTLR_DEN|macro|DSI_PCTLR_DEN
DECL|DSI_PSR_PD|macro|DSI_PSR_PD
DECL|DSI_PSR_PSS0|macro|DSI_PSR_PSS0
DECL|DSI_PSR_PSS1|macro|DSI_PSR_PSS1
DECL|DSI_PSR_PSSC|macro|DSI_PSR_PSSC
DECL|DSI_PSR_RUE0|macro|DSI_PSR_RUE0
DECL|DSI_PSR_UAN0|macro|DSI_PSR_UAN0
DECL|DSI_PSR_UAN1|macro|DSI_PSR_UAN1
DECL|DSI_PSR_UANC|macro|DSI_PSR_UANC
DECL|DSI_PTTCR_TX_TRIG0|macro|DSI_PTTCR_TX_TRIG0
DECL|DSI_PTTCR_TX_TRIG1|macro|DSI_PTTCR_TX_TRIG1
DECL|DSI_PTTCR_TX_TRIG2|macro|DSI_PTTCR_TX_TRIG2
DECL|DSI_PTTCR_TX_TRIG3|macro|DSI_PTTCR_TX_TRIG3
DECL|DSI_PTTCR_TX_TRIG|macro|DSI_PTTCR_TX_TRIG
DECL|DSI_PUCR_UECL|macro|DSI_PUCR_UECL
DECL|DSI_PUCR_UEDL|macro|DSI_PUCR_UEDL
DECL|DSI_PUCR_URCL|macro|DSI_PUCR_URCL
DECL|DSI_PUCR_URDL|macro|DSI_PUCR_URDL
DECL|DSI_TCCR0_HSTX_TOCNT0|macro|DSI_TCCR0_HSTX_TOCNT0
DECL|DSI_TCCR0_HSTX_TOCNT10|macro|DSI_TCCR0_HSTX_TOCNT10
DECL|DSI_TCCR0_HSTX_TOCNT11|macro|DSI_TCCR0_HSTX_TOCNT11
DECL|DSI_TCCR0_HSTX_TOCNT12|macro|DSI_TCCR0_HSTX_TOCNT12
DECL|DSI_TCCR0_HSTX_TOCNT13|macro|DSI_TCCR0_HSTX_TOCNT13
DECL|DSI_TCCR0_HSTX_TOCNT14|macro|DSI_TCCR0_HSTX_TOCNT14
DECL|DSI_TCCR0_HSTX_TOCNT15|macro|DSI_TCCR0_HSTX_TOCNT15
DECL|DSI_TCCR0_HSTX_TOCNT1|macro|DSI_TCCR0_HSTX_TOCNT1
DECL|DSI_TCCR0_HSTX_TOCNT2|macro|DSI_TCCR0_HSTX_TOCNT2
DECL|DSI_TCCR0_HSTX_TOCNT3|macro|DSI_TCCR0_HSTX_TOCNT3
DECL|DSI_TCCR0_HSTX_TOCNT4|macro|DSI_TCCR0_HSTX_TOCNT4
DECL|DSI_TCCR0_HSTX_TOCNT5|macro|DSI_TCCR0_HSTX_TOCNT5
DECL|DSI_TCCR0_HSTX_TOCNT6|macro|DSI_TCCR0_HSTX_TOCNT6
DECL|DSI_TCCR0_HSTX_TOCNT7|macro|DSI_TCCR0_HSTX_TOCNT7
DECL|DSI_TCCR0_HSTX_TOCNT8|macro|DSI_TCCR0_HSTX_TOCNT8
DECL|DSI_TCCR0_HSTX_TOCNT9|macro|DSI_TCCR0_HSTX_TOCNT9
DECL|DSI_TCCR0_HSTX_TOCNT|macro|DSI_TCCR0_HSTX_TOCNT
DECL|DSI_TCCR0_LPRX_TOCNT0|macro|DSI_TCCR0_LPRX_TOCNT0
DECL|DSI_TCCR0_LPRX_TOCNT10|macro|DSI_TCCR0_LPRX_TOCNT10
DECL|DSI_TCCR0_LPRX_TOCNT11|macro|DSI_TCCR0_LPRX_TOCNT11
DECL|DSI_TCCR0_LPRX_TOCNT12|macro|DSI_TCCR0_LPRX_TOCNT12
DECL|DSI_TCCR0_LPRX_TOCNT13|macro|DSI_TCCR0_LPRX_TOCNT13
DECL|DSI_TCCR0_LPRX_TOCNT14|macro|DSI_TCCR0_LPRX_TOCNT14
DECL|DSI_TCCR0_LPRX_TOCNT15|macro|DSI_TCCR0_LPRX_TOCNT15
DECL|DSI_TCCR0_LPRX_TOCNT1|macro|DSI_TCCR0_LPRX_TOCNT1
DECL|DSI_TCCR0_LPRX_TOCNT2|macro|DSI_TCCR0_LPRX_TOCNT2
DECL|DSI_TCCR0_LPRX_TOCNT3|macro|DSI_TCCR0_LPRX_TOCNT3
DECL|DSI_TCCR0_LPRX_TOCNT4|macro|DSI_TCCR0_LPRX_TOCNT4
DECL|DSI_TCCR0_LPRX_TOCNT5|macro|DSI_TCCR0_LPRX_TOCNT5
DECL|DSI_TCCR0_LPRX_TOCNT6|macro|DSI_TCCR0_LPRX_TOCNT6
DECL|DSI_TCCR0_LPRX_TOCNT7|macro|DSI_TCCR0_LPRX_TOCNT7
DECL|DSI_TCCR0_LPRX_TOCNT8|macro|DSI_TCCR0_LPRX_TOCNT8
DECL|DSI_TCCR0_LPRX_TOCNT9|macro|DSI_TCCR0_LPRX_TOCNT9
DECL|DSI_TCCR0_LPRX_TOCNT|macro|DSI_TCCR0_LPRX_TOCNT
DECL|DSI_TCCR1_HSRD_TOCNT0|macro|DSI_TCCR1_HSRD_TOCNT0
DECL|DSI_TCCR1_HSRD_TOCNT10|macro|DSI_TCCR1_HSRD_TOCNT10
DECL|DSI_TCCR1_HSRD_TOCNT11|macro|DSI_TCCR1_HSRD_TOCNT11
DECL|DSI_TCCR1_HSRD_TOCNT12|macro|DSI_TCCR1_HSRD_TOCNT12
DECL|DSI_TCCR1_HSRD_TOCNT13|macro|DSI_TCCR1_HSRD_TOCNT13
DECL|DSI_TCCR1_HSRD_TOCNT14|macro|DSI_TCCR1_HSRD_TOCNT14
DECL|DSI_TCCR1_HSRD_TOCNT15|macro|DSI_TCCR1_HSRD_TOCNT15
DECL|DSI_TCCR1_HSRD_TOCNT1|macro|DSI_TCCR1_HSRD_TOCNT1
DECL|DSI_TCCR1_HSRD_TOCNT2|macro|DSI_TCCR1_HSRD_TOCNT2
DECL|DSI_TCCR1_HSRD_TOCNT3|macro|DSI_TCCR1_HSRD_TOCNT3
DECL|DSI_TCCR1_HSRD_TOCNT4|macro|DSI_TCCR1_HSRD_TOCNT4
DECL|DSI_TCCR1_HSRD_TOCNT5|macro|DSI_TCCR1_HSRD_TOCNT5
DECL|DSI_TCCR1_HSRD_TOCNT6|macro|DSI_TCCR1_HSRD_TOCNT6
DECL|DSI_TCCR1_HSRD_TOCNT7|macro|DSI_TCCR1_HSRD_TOCNT7
DECL|DSI_TCCR1_HSRD_TOCNT8|macro|DSI_TCCR1_HSRD_TOCNT8
DECL|DSI_TCCR1_HSRD_TOCNT9|macro|DSI_TCCR1_HSRD_TOCNT9
DECL|DSI_TCCR1_HSRD_TOCNT|macro|DSI_TCCR1_HSRD_TOCNT
DECL|DSI_TCCR2_LPRD_TOCNT0|macro|DSI_TCCR2_LPRD_TOCNT0
DECL|DSI_TCCR2_LPRD_TOCNT10|macro|DSI_TCCR2_LPRD_TOCNT10
DECL|DSI_TCCR2_LPRD_TOCNT11|macro|DSI_TCCR2_LPRD_TOCNT11
DECL|DSI_TCCR2_LPRD_TOCNT12|macro|DSI_TCCR2_LPRD_TOCNT12
DECL|DSI_TCCR2_LPRD_TOCNT13|macro|DSI_TCCR2_LPRD_TOCNT13
DECL|DSI_TCCR2_LPRD_TOCNT14|macro|DSI_TCCR2_LPRD_TOCNT14
DECL|DSI_TCCR2_LPRD_TOCNT15|macro|DSI_TCCR2_LPRD_TOCNT15
DECL|DSI_TCCR2_LPRD_TOCNT1|macro|DSI_TCCR2_LPRD_TOCNT1
DECL|DSI_TCCR2_LPRD_TOCNT2|macro|DSI_TCCR2_LPRD_TOCNT2
DECL|DSI_TCCR2_LPRD_TOCNT3|macro|DSI_TCCR2_LPRD_TOCNT3
DECL|DSI_TCCR2_LPRD_TOCNT4|macro|DSI_TCCR2_LPRD_TOCNT4
DECL|DSI_TCCR2_LPRD_TOCNT5|macro|DSI_TCCR2_LPRD_TOCNT5
DECL|DSI_TCCR2_LPRD_TOCNT6|macro|DSI_TCCR2_LPRD_TOCNT6
DECL|DSI_TCCR2_LPRD_TOCNT7|macro|DSI_TCCR2_LPRD_TOCNT7
DECL|DSI_TCCR2_LPRD_TOCNT8|macro|DSI_TCCR2_LPRD_TOCNT8
DECL|DSI_TCCR2_LPRD_TOCNT9|macro|DSI_TCCR2_LPRD_TOCNT9
DECL|DSI_TCCR2_LPRD_TOCNT|macro|DSI_TCCR2_LPRD_TOCNT
DECL|DSI_TCCR3_HSWR_TOCNT0|macro|DSI_TCCR3_HSWR_TOCNT0
DECL|DSI_TCCR3_HSWR_TOCNT10|macro|DSI_TCCR3_HSWR_TOCNT10
DECL|DSI_TCCR3_HSWR_TOCNT11|macro|DSI_TCCR3_HSWR_TOCNT11
DECL|DSI_TCCR3_HSWR_TOCNT12|macro|DSI_TCCR3_HSWR_TOCNT12
DECL|DSI_TCCR3_HSWR_TOCNT13|macro|DSI_TCCR3_HSWR_TOCNT13
DECL|DSI_TCCR3_HSWR_TOCNT14|macro|DSI_TCCR3_HSWR_TOCNT14
DECL|DSI_TCCR3_HSWR_TOCNT15|macro|DSI_TCCR3_HSWR_TOCNT15
DECL|DSI_TCCR3_HSWR_TOCNT1|macro|DSI_TCCR3_HSWR_TOCNT1
DECL|DSI_TCCR3_HSWR_TOCNT2|macro|DSI_TCCR3_HSWR_TOCNT2
DECL|DSI_TCCR3_HSWR_TOCNT3|macro|DSI_TCCR3_HSWR_TOCNT3
DECL|DSI_TCCR3_HSWR_TOCNT4|macro|DSI_TCCR3_HSWR_TOCNT4
DECL|DSI_TCCR3_HSWR_TOCNT5|macro|DSI_TCCR3_HSWR_TOCNT5
DECL|DSI_TCCR3_HSWR_TOCNT6|macro|DSI_TCCR3_HSWR_TOCNT6
DECL|DSI_TCCR3_HSWR_TOCNT7|macro|DSI_TCCR3_HSWR_TOCNT7
DECL|DSI_TCCR3_HSWR_TOCNT8|macro|DSI_TCCR3_HSWR_TOCNT8
DECL|DSI_TCCR3_HSWR_TOCNT9|macro|DSI_TCCR3_HSWR_TOCNT9
DECL|DSI_TCCR3_HSWR_TOCNT|macro|DSI_TCCR3_HSWR_TOCNT
DECL|DSI_TCCR3_PM|macro|DSI_TCCR3_PM
DECL|DSI_TCCR4_LPWR_TOCNT0|macro|DSI_TCCR4_LPWR_TOCNT0
DECL|DSI_TCCR4_LPWR_TOCNT10|macro|DSI_TCCR4_LPWR_TOCNT10
DECL|DSI_TCCR4_LPWR_TOCNT11|macro|DSI_TCCR4_LPWR_TOCNT11
DECL|DSI_TCCR4_LPWR_TOCNT12|macro|DSI_TCCR4_LPWR_TOCNT12
DECL|DSI_TCCR4_LPWR_TOCNT13|macro|DSI_TCCR4_LPWR_TOCNT13
DECL|DSI_TCCR4_LPWR_TOCNT14|macro|DSI_TCCR4_LPWR_TOCNT14
DECL|DSI_TCCR4_LPWR_TOCNT15|macro|DSI_TCCR4_LPWR_TOCNT15
DECL|DSI_TCCR4_LPWR_TOCNT1|macro|DSI_TCCR4_LPWR_TOCNT1
DECL|DSI_TCCR4_LPWR_TOCNT2|macro|DSI_TCCR4_LPWR_TOCNT2
DECL|DSI_TCCR4_LPWR_TOCNT3|macro|DSI_TCCR4_LPWR_TOCNT3
DECL|DSI_TCCR4_LPWR_TOCNT4|macro|DSI_TCCR4_LPWR_TOCNT4
DECL|DSI_TCCR4_LPWR_TOCNT5|macro|DSI_TCCR4_LPWR_TOCNT5
DECL|DSI_TCCR4_LPWR_TOCNT6|macro|DSI_TCCR4_LPWR_TOCNT6
DECL|DSI_TCCR4_LPWR_TOCNT7|macro|DSI_TCCR4_LPWR_TOCNT7
DECL|DSI_TCCR4_LPWR_TOCNT8|macro|DSI_TCCR4_LPWR_TOCNT8
DECL|DSI_TCCR4_LPWR_TOCNT9|macro|DSI_TCCR4_LPWR_TOCNT9
DECL|DSI_TCCR4_LPWR_TOCNT|macro|DSI_TCCR4_LPWR_TOCNT
DECL|DSI_TCCR5_BTA_TOCNT0|macro|DSI_TCCR5_BTA_TOCNT0
DECL|DSI_TCCR5_BTA_TOCNT10|macro|DSI_TCCR5_BTA_TOCNT10
DECL|DSI_TCCR5_BTA_TOCNT11|macro|DSI_TCCR5_BTA_TOCNT11
DECL|DSI_TCCR5_BTA_TOCNT12|macro|DSI_TCCR5_BTA_TOCNT12
DECL|DSI_TCCR5_BTA_TOCNT13|macro|DSI_TCCR5_BTA_TOCNT13
DECL|DSI_TCCR5_BTA_TOCNT14|macro|DSI_TCCR5_BTA_TOCNT14
DECL|DSI_TCCR5_BTA_TOCNT15|macro|DSI_TCCR5_BTA_TOCNT15
DECL|DSI_TCCR5_BTA_TOCNT1|macro|DSI_TCCR5_BTA_TOCNT1
DECL|DSI_TCCR5_BTA_TOCNT2|macro|DSI_TCCR5_BTA_TOCNT2
DECL|DSI_TCCR5_BTA_TOCNT3|macro|DSI_TCCR5_BTA_TOCNT3
DECL|DSI_TCCR5_BTA_TOCNT4|macro|DSI_TCCR5_BTA_TOCNT4
DECL|DSI_TCCR5_BTA_TOCNT5|macro|DSI_TCCR5_BTA_TOCNT5
DECL|DSI_TCCR5_BTA_TOCNT6|macro|DSI_TCCR5_BTA_TOCNT6
DECL|DSI_TCCR5_BTA_TOCNT7|macro|DSI_TCCR5_BTA_TOCNT7
DECL|DSI_TCCR5_BTA_TOCNT8|macro|DSI_TCCR5_BTA_TOCNT8
DECL|DSI_TCCR5_BTA_TOCNT9|macro|DSI_TCCR5_BTA_TOCNT9
DECL|DSI_TCCR5_BTA_TOCNT|macro|DSI_TCCR5_BTA_TOCNT
DECL|DSI_TDCCR_3DF0|macro|DSI_TDCCR_3DF0
DECL|DSI_TDCCR_3DF1|macro|DSI_TDCCR_3DF1
DECL|DSI_TDCCR_3DF|macro|DSI_TDCCR_3DF
DECL|DSI_TDCCR_3DM0|macro|DSI_TDCCR_3DM0
DECL|DSI_TDCCR_3DM1|macro|DSI_TDCCR_3DM1
DECL|DSI_TDCCR_3DM|macro|DSI_TDCCR_3DM
DECL|DSI_TDCCR_RF|macro|DSI_TDCCR_RF
DECL|DSI_TDCCR_S3DC|macro|DSI_TDCCR_S3DC
DECL|DSI_TDCCR_SVS|macro|DSI_TDCCR_SVS
DECL|DSI_TDCR_3DF0|macro|DSI_TDCR_3DF0
DECL|DSI_TDCR_3DF1|macro|DSI_TDCR_3DF1
DECL|DSI_TDCR_3DF|macro|DSI_TDCR_3DF
DECL|DSI_TDCR_3DM0|macro|DSI_TDCR_3DM0
DECL|DSI_TDCR_3DM1|macro|DSI_TDCR_3DM1
DECL|DSI_TDCR_3DM|macro|DSI_TDCR_3DM
DECL|DSI_TDCR_RF|macro|DSI_TDCR_RF
DECL|DSI_TDCR_S3DC|macro|DSI_TDCR_S3DC
DECL|DSI_TDCR_SVS|macro|DSI_TDCR_SVS
DECL|DSI_TypeDef|typedef|} DSI_TypeDef;
DECL|DSI_VCCCR_NUMC0|macro|DSI_VCCCR_NUMC0
DECL|DSI_VCCCR_NUMC10|macro|DSI_VCCCR_NUMC10
DECL|DSI_VCCCR_NUMC11|macro|DSI_VCCCR_NUMC11
DECL|DSI_VCCCR_NUMC12|macro|DSI_VCCCR_NUMC12
DECL|DSI_VCCCR_NUMC1|macro|DSI_VCCCR_NUMC1
DECL|DSI_VCCCR_NUMC2|macro|DSI_VCCCR_NUMC2
DECL|DSI_VCCCR_NUMC3|macro|DSI_VCCCR_NUMC3
DECL|DSI_VCCCR_NUMC4|macro|DSI_VCCCR_NUMC4
DECL|DSI_VCCCR_NUMC5|macro|DSI_VCCCR_NUMC5
DECL|DSI_VCCCR_NUMC6|macro|DSI_VCCCR_NUMC6
DECL|DSI_VCCCR_NUMC7|macro|DSI_VCCCR_NUMC7
DECL|DSI_VCCCR_NUMC8|macro|DSI_VCCCR_NUMC8
DECL|DSI_VCCCR_NUMC9|macro|DSI_VCCCR_NUMC9
DECL|DSI_VCCCR_NUMC|macro|DSI_VCCCR_NUMC
DECL|DSI_VCCR_NUMC0|macro|DSI_VCCR_NUMC0
DECL|DSI_VCCR_NUMC10|macro|DSI_VCCR_NUMC10
DECL|DSI_VCCR_NUMC11|macro|DSI_VCCR_NUMC11
DECL|DSI_VCCR_NUMC12|macro|DSI_VCCR_NUMC12
DECL|DSI_VCCR_NUMC1|macro|DSI_VCCR_NUMC1
DECL|DSI_VCCR_NUMC2|macro|DSI_VCCR_NUMC2
DECL|DSI_VCCR_NUMC3|macro|DSI_VCCR_NUMC3
DECL|DSI_VCCR_NUMC4|macro|DSI_VCCR_NUMC4
DECL|DSI_VCCR_NUMC5|macro|DSI_VCCR_NUMC5
DECL|DSI_VCCR_NUMC6|macro|DSI_VCCR_NUMC6
DECL|DSI_VCCR_NUMC7|macro|DSI_VCCR_NUMC7
DECL|DSI_VCCR_NUMC8|macro|DSI_VCCR_NUMC8
DECL|DSI_VCCR_NUMC9|macro|DSI_VCCR_NUMC9
DECL|DSI_VCCR_NUMC|macro|DSI_VCCR_NUMC
DECL|DSI_VHBPCCR_HBP0|macro|DSI_VHBPCCR_HBP0
DECL|DSI_VHBPCCR_HBP10|macro|DSI_VHBPCCR_HBP10
DECL|DSI_VHBPCCR_HBP11|macro|DSI_VHBPCCR_HBP11
DECL|DSI_VHBPCCR_HBP1|macro|DSI_VHBPCCR_HBP1
DECL|DSI_VHBPCCR_HBP2|macro|DSI_VHBPCCR_HBP2
DECL|DSI_VHBPCCR_HBP3|macro|DSI_VHBPCCR_HBP3
DECL|DSI_VHBPCCR_HBP4|macro|DSI_VHBPCCR_HBP4
DECL|DSI_VHBPCCR_HBP5|macro|DSI_VHBPCCR_HBP5
DECL|DSI_VHBPCCR_HBP6|macro|DSI_VHBPCCR_HBP6
DECL|DSI_VHBPCCR_HBP7|macro|DSI_VHBPCCR_HBP7
DECL|DSI_VHBPCCR_HBP8|macro|DSI_VHBPCCR_HBP8
DECL|DSI_VHBPCCR_HBP9|macro|DSI_VHBPCCR_HBP9
DECL|DSI_VHBPCCR_HBP|macro|DSI_VHBPCCR_HBP
DECL|DSI_VHBPCR_HBP0|macro|DSI_VHBPCR_HBP0
DECL|DSI_VHBPCR_HBP10|macro|DSI_VHBPCR_HBP10
DECL|DSI_VHBPCR_HBP11|macro|DSI_VHBPCR_HBP11
DECL|DSI_VHBPCR_HBP1|macro|DSI_VHBPCR_HBP1
DECL|DSI_VHBPCR_HBP2|macro|DSI_VHBPCR_HBP2
DECL|DSI_VHBPCR_HBP3|macro|DSI_VHBPCR_HBP3
DECL|DSI_VHBPCR_HBP4|macro|DSI_VHBPCR_HBP4
DECL|DSI_VHBPCR_HBP5|macro|DSI_VHBPCR_HBP5
DECL|DSI_VHBPCR_HBP6|macro|DSI_VHBPCR_HBP6
DECL|DSI_VHBPCR_HBP7|macro|DSI_VHBPCR_HBP7
DECL|DSI_VHBPCR_HBP8|macro|DSI_VHBPCR_HBP8
DECL|DSI_VHBPCR_HBP9|macro|DSI_VHBPCR_HBP9
DECL|DSI_VHBPCR_HBP|macro|DSI_VHBPCR_HBP
DECL|DSI_VHSACCR_HSA0|macro|DSI_VHSACCR_HSA0
DECL|DSI_VHSACCR_HSA10|macro|DSI_VHSACCR_HSA10
DECL|DSI_VHSACCR_HSA11|macro|DSI_VHSACCR_HSA11
DECL|DSI_VHSACCR_HSA1|macro|DSI_VHSACCR_HSA1
DECL|DSI_VHSACCR_HSA2|macro|DSI_VHSACCR_HSA2
DECL|DSI_VHSACCR_HSA3|macro|DSI_VHSACCR_HSA3
DECL|DSI_VHSACCR_HSA4|macro|DSI_VHSACCR_HSA4
DECL|DSI_VHSACCR_HSA5|macro|DSI_VHSACCR_HSA5
DECL|DSI_VHSACCR_HSA6|macro|DSI_VHSACCR_HSA6
DECL|DSI_VHSACCR_HSA7|macro|DSI_VHSACCR_HSA7
DECL|DSI_VHSACCR_HSA8|macro|DSI_VHSACCR_HSA8
DECL|DSI_VHSACCR_HSA9|macro|DSI_VHSACCR_HSA9
DECL|DSI_VHSACCR_HSA|macro|DSI_VHSACCR_HSA
DECL|DSI_VHSACR_HSA0|macro|DSI_VHSACR_HSA0
DECL|DSI_VHSACR_HSA10|macro|DSI_VHSACR_HSA10
DECL|DSI_VHSACR_HSA11|macro|DSI_VHSACR_HSA11
DECL|DSI_VHSACR_HSA1|macro|DSI_VHSACR_HSA1
DECL|DSI_VHSACR_HSA2|macro|DSI_VHSACR_HSA2
DECL|DSI_VHSACR_HSA3|macro|DSI_VHSACR_HSA3
DECL|DSI_VHSACR_HSA4|macro|DSI_VHSACR_HSA4
DECL|DSI_VHSACR_HSA5|macro|DSI_VHSACR_HSA5
DECL|DSI_VHSACR_HSA6|macro|DSI_VHSACR_HSA6
DECL|DSI_VHSACR_HSA7|macro|DSI_VHSACR_HSA7
DECL|DSI_VHSACR_HSA8|macro|DSI_VHSACR_HSA8
DECL|DSI_VHSACR_HSA9|macro|DSI_VHSACR_HSA9
DECL|DSI_VHSACR_HSA|macro|DSI_VHSACR_HSA
DECL|DSI_VLCCR_HLINE0|macro|DSI_VLCCR_HLINE0
DECL|DSI_VLCCR_HLINE10|macro|DSI_VLCCR_HLINE10
DECL|DSI_VLCCR_HLINE11|macro|DSI_VLCCR_HLINE11
DECL|DSI_VLCCR_HLINE12|macro|DSI_VLCCR_HLINE12
DECL|DSI_VLCCR_HLINE13|macro|DSI_VLCCR_HLINE13
DECL|DSI_VLCCR_HLINE14|macro|DSI_VLCCR_HLINE14
DECL|DSI_VLCCR_HLINE1|macro|DSI_VLCCR_HLINE1
DECL|DSI_VLCCR_HLINE2|macro|DSI_VLCCR_HLINE2
DECL|DSI_VLCCR_HLINE3|macro|DSI_VLCCR_HLINE3
DECL|DSI_VLCCR_HLINE4|macro|DSI_VLCCR_HLINE4
DECL|DSI_VLCCR_HLINE5|macro|DSI_VLCCR_HLINE5
DECL|DSI_VLCCR_HLINE6|macro|DSI_VLCCR_HLINE6
DECL|DSI_VLCCR_HLINE7|macro|DSI_VLCCR_HLINE7
DECL|DSI_VLCCR_HLINE8|macro|DSI_VLCCR_HLINE8
DECL|DSI_VLCCR_HLINE9|macro|DSI_VLCCR_HLINE9
DECL|DSI_VLCCR_HLINE|macro|DSI_VLCCR_HLINE
DECL|DSI_VLCR_HLINE0|macro|DSI_VLCR_HLINE0
DECL|DSI_VLCR_HLINE10|macro|DSI_VLCR_HLINE10
DECL|DSI_VLCR_HLINE11|macro|DSI_VLCR_HLINE11
DECL|DSI_VLCR_HLINE12|macro|DSI_VLCR_HLINE12
DECL|DSI_VLCR_HLINE13|macro|DSI_VLCR_HLINE13
DECL|DSI_VLCR_HLINE14|macro|DSI_VLCR_HLINE14
DECL|DSI_VLCR_HLINE1|macro|DSI_VLCR_HLINE1
DECL|DSI_VLCR_HLINE2|macro|DSI_VLCR_HLINE2
DECL|DSI_VLCR_HLINE3|macro|DSI_VLCR_HLINE3
DECL|DSI_VLCR_HLINE4|macro|DSI_VLCR_HLINE4
DECL|DSI_VLCR_HLINE5|macro|DSI_VLCR_HLINE5
DECL|DSI_VLCR_HLINE6|macro|DSI_VLCR_HLINE6
DECL|DSI_VLCR_HLINE7|macro|DSI_VLCR_HLINE7
DECL|DSI_VLCR_HLINE8|macro|DSI_VLCR_HLINE8
DECL|DSI_VLCR_HLINE9|macro|DSI_VLCR_HLINE9
DECL|DSI_VLCR_HLINE|macro|DSI_VLCR_HLINE
DECL|DSI_VMCCR_FBTAAE|macro|DSI_VMCCR_FBTAAE
DECL|DSI_VMCCR_LPCE|macro|DSI_VMCCR_LPCE
DECL|DSI_VMCCR_LPHBPE|macro|DSI_VMCCR_LPHBPE
DECL|DSI_VMCCR_LPHFE|macro|DSI_VMCCR_LPHFE
DECL|DSI_VMCCR_LPVAE|macro|DSI_VMCCR_LPVAE
DECL|DSI_VMCCR_LPVBPE|macro|DSI_VMCCR_LPVBPE
DECL|DSI_VMCCR_LPVFPE|macro|DSI_VMCCR_LPVFPE
DECL|DSI_VMCCR_LPVSAE|macro|DSI_VMCCR_LPVSAE
DECL|DSI_VMCCR_VMT0|macro|DSI_VMCCR_VMT0
DECL|DSI_VMCCR_VMT1|macro|DSI_VMCCR_VMT1
DECL|DSI_VMCCR_VMT|macro|DSI_VMCCR_VMT
DECL|DSI_VMCR_FBTAAE|macro|DSI_VMCR_FBTAAE
DECL|DSI_VMCR_LPCE|macro|DSI_VMCR_LPCE
DECL|DSI_VMCR_LPHBPE|macro|DSI_VMCR_LPHBPE
DECL|DSI_VMCR_LPHFPE|macro|DSI_VMCR_LPHFPE
DECL|DSI_VMCR_LPVAE|macro|DSI_VMCR_LPVAE
DECL|DSI_VMCR_LPVBPE|macro|DSI_VMCR_LPVBPE
DECL|DSI_VMCR_LPVFPE|macro|DSI_VMCR_LPVFPE
DECL|DSI_VMCR_LPVSAE|macro|DSI_VMCR_LPVSAE
DECL|DSI_VMCR_PGE|macro|DSI_VMCR_PGE
DECL|DSI_VMCR_PGM|macro|DSI_VMCR_PGM
DECL|DSI_VMCR_PGO|macro|DSI_VMCR_PGO
DECL|DSI_VMCR_VMT0|macro|DSI_VMCR_VMT0
DECL|DSI_VMCR_VMT1|macro|DSI_VMCR_VMT1
DECL|DSI_VMCR_VMT|macro|DSI_VMCR_VMT
DECL|DSI_VNPCCR_NPSIZE0|macro|DSI_VNPCCR_NPSIZE0
DECL|DSI_VNPCCR_NPSIZE10|macro|DSI_VNPCCR_NPSIZE10
DECL|DSI_VNPCCR_NPSIZE11|macro|DSI_VNPCCR_NPSIZE11
DECL|DSI_VNPCCR_NPSIZE12|macro|DSI_VNPCCR_NPSIZE12
DECL|DSI_VNPCCR_NPSIZE1|macro|DSI_VNPCCR_NPSIZE1
DECL|DSI_VNPCCR_NPSIZE2|macro|DSI_VNPCCR_NPSIZE2
DECL|DSI_VNPCCR_NPSIZE3|macro|DSI_VNPCCR_NPSIZE3
DECL|DSI_VNPCCR_NPSIZE4|macro|DSI_VNPCCR_NPSIZE4
DECL|DSI_VNPCCR_NPSIZE5|macro|DSI_VNPCCR_NPSIZE5
DECL|DSI_VNPCCR_NPSIZE6|macro|DSI_VNPCCR_NPSIZE6
DECL|DSI_VNPCCR_NPSIZE7|macro|DSI_VNPCCR_NPSIZE7
DECL|DSI_VNPCCR_NPSIZE8|macro|DSI_VNPCCR_NPSIZE8
DECL|DSI_VNPCCR_NPSIZE9|macro|DSI_VNPCCR_NPSIZE9
DECL|DSI_VNPCCR_NPSIZE|macro|DSI_VNPCCR_NPSIZE
DECL|DSI_VNPCR_NPSIZE0|macro|DSI_VNPCR_NPSIZE0
DECL|DSI_VNPCR_NPSIZE10|macro|DSI_VNPCR_NPSIZE10
DECL|DSI_VNPCR_NPSIZE11|macro|DSI_VNPCR_NPSIZE11
DECL|DSI_VNPCR_NPSIZE12|macro|DSI_VNPCR_NPSIZE12
DECL|DSI_VNPCR_NPSIZE1|macro|DSI_VNPCR_NPSIZE1
DECL|DSI_VNPCR_NPSIZE2|macro|DSI_VNPCR_NPSIZE2
DECL|DSI_VNPCR_NPSIZE3|macro|DSI_VNPCR_NPSIZE3
DECL|DSI_VNPCR_NPSIZE4|macro|DSI_VNPCR_NPSIZE4
DECL|DSI_VNPCR_NPSIZE5|macro|DSI_VNPCR_NPSIZE5
DECL|DSI_VNPCR_NPSIZE6|macro|DSI_VNPCR_NPSIZE6
DECL|DSI_VNPCR_NPSIZE7|macro|DSI_VNPCR_NPSIZE7
DECL|DSI_VNPCR_NPSIZE8|macro|DSI_VNPCR_NPSIZE8
DECL|DSI_VNPCR_NPSIZE9|macro|DSI_VNPCR_NPSIZE9
DECL|DSI_VNPCR_NPSIZE|macro|DSI_VNPCR_NPSIZE
DECL|DSI_VPCCR_VPSIZE0|macro|DSI_VPCCR_VPSIZE0
DECL|DSI_VPCCR_VPSIZE10|macro|DSI_VPCCR_VPSIZE10
DECL|DSI_VPCCR_VPSIZE11|macro|DSI_VPCCR_VPSIZE11
DECL|DSI_VPCCR_VPSIZE12|macro|DSI_VPCCR_VPSIZE12
DECL|DSI_VPCCR_VPSIZE13|macro|DSI_VPCCR_VPSIZE13
DECL|DSI_VPCCR_VPSIZE1|macro|DSI_VPCCR_VPSIZE1
DECL|DSI_VPCCR_VPSIZE2|macro|DSI_VPCCR_VPSIZE2
DECL|DSI_VPCCR_VPSIZE3|macro|DSI_VPCCR_VPSIZE3
DECL|DSI_VPCCR_VPSIZE4|macro|DSI_VPCCR_VPSIZE4
DECL|DSI_VPCCR_VPSIZE5|macro|DSI_VPCCR_VPSIZE5
DECL|DSI_VPCCR_VPSIZE6|macro|DSI_VPCCR_VPSIZE6
DECL|DSI_VPCCR_VPSIZE7|macro|DSI_VPCCR_VPSIZE7
DECL|DSI_VPCCR_VPSIZE8|macro|DSI_VPCCR_VPSIZE8
DECL|DSI_VPCCR_VPSIZE9|macro|DSI_VPCCR_VPSIZE9
DECL|DSI_VPCCR_VPSIZE|macro|DSI_VPCCR_VPSIZE
DECL|DSI_VPCR_VPSIZE0|macro|DSI_VPCR_VPSIZE0
DECL|DSI_VPCR_VPSIZE10|macro|DSI_VPCR_VPSIZE10
DECL|DSI_VPCR_VPSIZE11|macro|DSI_VPCR_VPSIZE11
DECL|DSI_VPCR_VPSIZE12|macro|DSI_VPCR_VPSIZE12
DECL|DSI_VPCR_VPSIZE13|macro|DSI_VPCR_VPSIZE13
DECL|DSI_VPCR_VPSIZE1|macro|DSI_VPCR_VPSIZE1
DECL|DSI_VPCR_VPSIZE2|macro|DSI_VPCR_VPSIZE2
DECL|DSI_VPCR_VPSIZE3|macro|DSI_VPCR_VPSIZE3
DECL|DSI_VPCR_VPSIZE4|macro|DSI_VPCR_VPSIZE4
DECL|DSI_VPCR_VPSIZE5|macro|DSI_VPCR_VPSIZE5
DECL|DSI_VPCR_VPSIZE6|macro|DSI_VPCR_VPSIZE6
DECL|DSI_VPCR_VPSIZE7|macro|DSI_VPCR_VPSIZE7
DECL|DSI_VPCR_VPSIZE8|macro|DSI_VPCR_VPSIZE8
DECL|DSI_VPCR_VPSIZE9|macro|DSI_VPCR_VPSIZE9
DECL|DSI_VPCR_VPSIZE|macro|DSI_VPCR_VPSIZE
DECL|DSI_VR|macro|DSI_VR
DECL|DSI_VSCR_EN|macro|DSI_VSCR_EN
DECL|DSI_VSCR_UR|macro|DSI_VSCR_UR
DECL|DSI_VVACCR_VA0|macro|DSI_VVACCR_VA0
DECL|DSI_VVACCR_VA10|macro|DSI_VVACCR_VA10
DECL|DSI_VVACCR_VA11|macro|DSI_VVACCR_VA11
DECL|DSI_VVACCR_VA12|macro|DSI_VVACCR_VA12
DECL|DSI_VVACCR_VA13|macro|DSI_VVACCR_VA13
DECL|DSI_VVACCR_VA1|macro|DSI_VVACCR_VA1
DECL|DSI_VVACCR_VA2|macro|DSI_VVACCR_VA2
DECL|DSI_VVACCR_VA3|macro|DSI_VVACCR_VA3
DECL|DSI_VVACCR_VA4|macro|DSI_VVACCR_VA4
DECL|DSI_VVACCR_VA5|macro|DSI_VVACCR_VA5
DECL|DSI_VVACCR_VA6|macro|DSI_VVACCR_VA6
DECL|DSI_VVACCR_VA7|macro|DSI_VVACCR_VA7
DECL|DSI_VVACCR_VA8|macro|DSI_VVACCR_VA8
DECL|DSI_VVACCR_VA9|macro|DSI_VVACCR_VA9
DECL|DSI_VVACCR_VA|macro|DSI_VVACCR_VA
DECL|DSI_VVACR_VA0|macro|DSI_VVACR_VA0
DECL|DSI_VVACR_VA10|macro|DSI_VVACR_VA10
DECL|DSI_VVACR_VA11|macro|DSI_VVACR_VA11
DECL|DSI_VVACR_VA12|macro|DSI_VVACR_VA12
DECL|DSI_VVACR_VA13|macro|DSI_VVACR_VA13
DECL|DSI_VVACR_VA1|macro|DSI_VVACR_VA1
DECL|DSI_VVACR_VA2|macro|DSI_VVACR_VA2
DECL|DSI_VVACR_VA3|macro|DSI_VVACR_VA3
DECL|DSI_VVACR_VA4|macro|DSI_VVACR_VA4
DECL|DSI_VVACR_VA5|macro|DSI_VVACR_VA5
DECL|DSI_VVACR_VA6|macro|DSI_VVACR_VA6
DECL|DSI_VVACR_VA7|macro|DSI_VVACR_VA7
DECL|DSI_VVACR_VA8|macro|DSI_VVACR_VA8
DECL|DSI_VVACR_VA9|macro|DSI_VVACR_VA9
DECL|DSI_VVACR_VA|macro|DSI_VVACR_VA
DECL|DSI_VVBPCCR_VBP0|macro|DSI_VVBPCCR_VBP0
DECL|DSI_VVBPCCR_VBP1|macro|DSI_VVBPCCR_VBP1
DECL|DSI_VVBPCCR_VBP2|macro|DSI_VVBPCCR_VBP2
DECL|DSI_VVBPCCR_VBP3|macro|DSI_VVBPCCR_VBP3
DECL|DSI_VVBPCCR_VBP4|macro|DSI_VVBPCCR_VBP4
DECL|DSI_VVBPCCR_VBP5|macro|DSI_VVBPCCR_VBP5
DECL|DSI_VVBPCCR_VBP6|macro|DSI_VVBPCCR_VBP6
DECL|DSI_VVBPCCR_VBP7|macro|DSI_VVBPCCR_VBP7
DECL|DSI_VVBPCCR_VBP8|macro|DSI_VVBPCCR_VBP8
DECL|DSI_VVBPCCR_VBP9|macro|DSI_VVBPCCR_VBP9
DECL|DSI_VVBPCCR_VBP|macro|DSI_VVBPCCR_VBP
DECL|DSI_VVBPCR_VBP0|macro|DSI_VVBPCR_VBP0
DECL|DSI_VVBPCR_VBP1|macro|DSI_VVBPCR_VBP1
DECL|DSI_VVBPCR_VBP2|macro|DSI_VVBPCR_VBP2
DECL|DSI_VVBPCR_VBP3|macro|DSI_VVBPCR_VBP3
DECL|DSI_VVBPCR_VBP4|macro|DSI_VVBPCR_VBP4
DECL|DSI_VVBPCR_VBP5|macro|DSI_VVBPCR_VBP5
DECL|DSI_VVBPCR_VBP6|macro|DSI_VVBPCR_VBP6
DECL|DSI_VVBPCR_VBP7|macro|DSI_VVBPCR_VBP7
DECL|DSI_VVBPCR_VBP8|macro|DSI_VVBPCR_VBP8
DECL|DSI_VVBPCR_VBP9|macro|DSI_VVBPCR_VBP9
DECL|DSI_VVBPCR_VBP|macro|DSI_VVBPCR_VBP
DECL|DSI_VVFPCCR_VFP0|macro|DSI_VVFPCCR_VFP0
DECL|DSI_VVFPCCR_VFP1|macro|DSI_VVFPCCR_VFP1
DECL|DSI_VVFPCCR_VFP2|macro|DSI_VVFPCCR_VFP2
DECL|DSI_VVFPCCR_VFP3|macro|DSI_VVFPCCR_VFP3
DECL|DSI_VVFPCCR_VFP4|macro|DSI_VVFPCCR_VFP4
DECL|DSI_VVFPCCR_VFP5|macro|DSI_VVFPCCR_VFP5
DECL|DSI_VVFPCCR_VFP6|macro|DSI_VVFPCCR_VFP6
DECL|DSI_VVFPCCR_VFP7|macro|DSI_VVFPCCR_VFP7
DECL|DSI_VVFPCCR_VFP8|macro|DSI_VVFPCCR_VFP8
DECL|DSI_VVFPCCR_VFP9|macro|DSI_VVFPCCR_VFP9
DECL|DSI_VVFPCCR_VFP|macro|DSI_VVFPCCR_VFP
DECL|DSI_VVFPCR_VFP0|macro|DSI_VVFPCR_VFP0
DECL|DSI_VVFPCR_VFP1|macro|DSI_VVFPCR_VFP1
DECL|DSI_VVFPCR_VFP2|macro|DSI_VVFPCR_VFP2
DECL|DSI_VVFPCR_VFP3|macro|DSI_VVFPCR_VFP3
DECL|DSI_VVFPCR_VFP4|macro|DSI_VVFPCR_VFP4
DECL|DSI_VVFPCR_VFP5|macro|DSI_VVFPCR_VFP5
DECL|DSI_VVFPCR_VFP6|macro|DSI_VVFPCR_VFP6
DECL|DSI_VVFPCR_VFP7|macro|DSI_VVFPCR_VFP7
DECL|DSI_VVFPCR_VFP8|macro|DSI_VVFPCR_VFP8
DECL|DSI_VVFPCR_VFP9|macro|DSI_VVFPCR_VFP9
DECL|DSI_VVFPCR_VFP|macro|DSI_VVFPCR_VFP
DECL|DSI_VVSACCR_VSA0|macro|DSI_VVSACCR_VSA0
DECL|DSI_VVSACCR_VSA1|macro|DSI_VVSACCR_VSA1
DECL|DSI_VVSACCR_VSA2|macro|DSI_VVSACCR_VSA2
DECL|DSI_VVSACCR_VSA3|macro|DSI_VVSACCR_VSA3
DECL|DSI_VVSACCR_VSA4|macro|DSI_VVSACCR_VSA4
DECL|DSI_VVSACCR_VSA5|macro|DSI_VVSACCR_VSA5
DECL|DSI_VVSACCR_VSA6|macro|DSI_VVSACCR_VSA6
DECL|DSI_VVSACCR_VSA7|macro|DSI_VVSACCR_VSA7
DECL|DSI_VVSACCR_VSA8|macro|DSI_VVSACCR_VSA8
DECL|DSI_VVSACCR_VSA9|macro|DSI_VVSACCR_VSA9
DECL|DSI_VVSACCR_VSA|macro|DSI_VVSACCR_VSA
DECL|DSI_VVSACR_VSA0|macro|DSI_VVSACR_VSA0
DECL|DSI_VVSACR_VSA1|macro|DSI_VVSACR_VSA1
DECL|DSI_VVSACR_VSA2|macro|DSI_VVSACR_VSA2
DECL|DSI_VVSACR_VSA3|macro|DSI_VVSACR_VSA3
DECL|DSI_VVSACR_VSA4|macro|DSI_VVSACR_VSA4
DECL|DSI_VVSACR_VSA5|macro|DSI_VVSACR_VSA5
DECL|DSI_VVSACR_VSA6|macro|DSI_VVSACR_VSA6
DECL|DSI_VVSACR_VSA7|macro|DSI_VVSACR_VSA7
DECL|DSI_VVSACR_VSA8|macro|DSI_VVSACR_VSA8
DECL|DSI_VVSACR_VSA9|macro|DSI_VVSACR_VSA9
DECL|DSI_VVSACR_VSA|macro|DSI_VVSACR_VSA
DECL|DSI_WCFGR_AR|macro|DSI_WCFGR_AR
DECL|DSI_WCFGR_COLMUX0|macro|DSI_WCFGR_COLMUX0
DECL|DSI_WCFGR_COLMUX1|macro|DSI_WCFGR_COLMUX1
DECL|DSI_WCFGR_COLMUX2|macro|DSI_WCFGR_COLMUX2
DECL|DSI_WCFGR_COLMUX|macro|DSI_WCFGR_COLMUX
DECL|DSI_WCFGR_DSIM|macro|DSI_WCFGR_DSIM
DECL|DSI_WCFGR_TEPOL|macro|DSI_WCFGR_TEPOL
DECL|DSI_WCFGR_TESRC|macro|DSI_WCFGR_TESRC
DECL|DSI_WCFGR_VSPOL|macro|DSI_WCFGR_VSPOL
DECL|DSI_WCR_COLM|macro|DSI_WCR_COLM
DECL|DSI_WCR_DSIEN|macro|DSI_WCR_DSIEN
DECL|DSI_WCR_LTDCEN|macro|DSI_WCR_LTDCEN
DECL|DSI_WCR_SHTDN|macro|DSI_WCR_SHTDN
DECL|DSI_WIER_ERIE|macro|DSI_WIER_ERIE
DECL|DSI_WIER_PLLLIE|macro|DSI_WIER_PLLLIE
DECL|DSI_WIER_PLLUIE|macro|DSI_WIER_PLLUIE
DECL|DSI_WIER_RRIE|macro|DSI_WIER_RRIE
DECL|DSI_WIER_TEIE|macro|DSI_WIER_TEIE
DECL|DSI_WIFCR_CERIF|macro|DSI_WIFCR_CERIF
DECL|DSI_WIFCR_CPLLLIF|macro|DSI_WIFCR_CPLLLIF
DECL|DSI_WIFCR_CPLLUIF|macro|DSI_WIFCR_CPLLUIF
DECL|DSI_WIFCR_CRRIF|macro|DSI_WIFCR_CRRIF
DECL|DSI_WIFCR_CTEIF|macro|DSI_WIFCR_CTEIF
DECL|DSI_WISR_BUSY|macro|DSI_WISR_BUSY
DECL|DSI_WISR_ERIF|macro|DSI_WISR_ERIF
DECL|DSI_WISR_PLLLIF|macro|DSI_WISR_PLLLIF
DECL|DSI_WISR_PLLLS|macro|DSI_WISR_PLLLS
DECL|DSI_WISR_PLLUIF|macro|DSI_WISR_PLLUIF
DECL|DSI_WISR_RRIF|macro|DSI_WISR_RRIF
DECL|DSI_WISR_RRS|macro|DSI_WISR_RRS
DECL|DSI_WISR_TEIF|macro|DSI_WISR_TEIF
DECL|DSI_WPCR0_CDOFFDL|macro|DSI_WPCR0_CDOFFDL
DECL|DSI_WPCR0_FTXSMCL|macro|DSI_WPCR0_FTXSMCL
DECL|DSI_WPCR0_FTXSMDL|macro|DSI_WPCR0_FTXSMDL
DECL|DSI_WPCR0_HSICL|macro|DSI_WPCR0_HSICL
DECL|DSI_WPCR0_HSIDL0|macro|DSI_WPCR0_HSIDL0
DECL|DSI_WPCR0_HSIDL1|macro|DSI_WPCR0_HSIDL1
DECL|DSI_WPCR0_PDEN|macro|DSI_WPCR0_PDEN
DECL|DSI_WPCR0_SWCL|macro|DSI_WPCR0_SWCL
DECL|DSI_WPCR0_SWDL0|macro|DSI_WPCR0_SWDL0
DECL|DSI_WPCR0_SWDL1|macro|DSI_WPCR0_SWDL1
DECL|DSI_WPCR0_TCLKPOSTEN|macro|DSI_WPCR0_TCLKPOSTEN
DECL|DSI_WPCR0_TCLKPREPEN|macro|DSI_WPCR0_TCLKPREPEN
DECL|DSI_WPCR0_TCLKZEROEN|macro|DSI_WPCR0_TCLKZEROEN
DECL|DSI_WPCR0_TDDL|macro|DSI_WPCR0_TDDL
DECL|DSI_WPCR0_THSEXITEN|macro|DSI_WPCR0_THSEXITEN
DECL|DSI_WPCR0_THSPREPEN|macro|DSI_WPCR0_THSPREPEN
DECL|DSI_WPCR0_THSTRAILEN|macro|DSI_WPCR0_THSTRAILEN
DECL|DSI_WPCR0_THSZEROEN|macro|DSI_WPCR0_THSZEROEN
DECL|DSI_WPCR0_TLPXCEN|macro|DSI_WPCR0_TLPXCEN
DECL|DSI_WPCR0_TLPXDEN|macro|DSI_WPCR0_TLPXDEN
DECL|DSI_WPCR0_UIX4_0|macro|DSI_WPCR0_UIX4_0
DECL|DSI_WPCR0_UIX4_1|macro|DSI_WPCR0_UIX4_1
DECL|DSI_WPCR0_UIX4_2|macro|DSI_WPCR0_UIX4_2
DECL|DSI_WPCR0_UIX4_3|macro|DSI_WPCR0_UIX4_3
DECL|DSI_WPCR0_UIX4_4|macro|DSI_WPCR0_UIX4_4
DECL|DSI_WPCR0_UIX4_5|macro|DSI_WPCR0_UIX4_5
DECL|DSI_WPCR0_UIX4|macro|DSI_WPCR0_UIX4
DECL|DSI_WPCR1_FLPRXLPM|macro|DSI_WPCR1_FLPRXLPM
DECL|DSI_WPCR1_HSTXDCL0|macro|DSI_WPCR1_HSTXDCL0
DECL|DSI_WPCR1_HSTXDCL1|macro|DSI_WPCR1_HSTXDCL1
DECL|DSI_WPCR1_HSTXDCL|macro|DSI_WPCR1_HSTXDCL
DECL|DSI_WPCR1_HSTXDDL0|macro|DSI_WPCR1_HSTXDDL0
DECL|DSI_WPCR1_HSTXDDL1|macro|DSI_WPCR1_HSTXDDL1
DECL|DSI_WPCR1_HSTXDDL|macro|DSI_WPCR1_HSTXDDL
DECL|DSI_WPCR1_HSTXSRCCL0|macro|DSI_WPCR1_HSTXSRCCL0
DECL|DSI_WPCR1_HSTXSRCCL1|macro|DSI_WPCR1_HSTXSRCCL1
DECL|DSI_WPCR1_HSTXSRCCL|macro|DSI_WPCR1_HSTXSRCCL
DECL|DSI_WPCR1_HSTXSRCDL0|macro|DSI_WPCR1_HSTXSRCDL0
DECL|DSI_WPCR1_HSTXSRCDL1|macro|DSI_WPCR1_HSTXSRCDL1
DECL|DSI_WPCR1_HSTXSRCDL|macro|DSI_WPCR1_HSTXSRCDL
DECL|DSI_WPCR1_LPRXFT0|macro|DSI_WPCR1_LPRXFT0
DECL|DSI_WPCR1_LPRXFT1|macro|DSI_WPCR1_LPRXFT1
DECL|DSI_WPCR1_LPRXFT|macro|DSI_WPCR1_LPRXFT
DECL|DSI_WPCR1_LPRXVCDL0|macro|DSI_WPCR1_LPRXVCDL0
DECL|DSI_WPCR1_LPRXVCDL1|macro|DSI_WPCR1_LPRXVCDL1
DECL|DSI_WPCR1_LPRXVCDL|macro|DSI_WPCR1_LPRXVCDL
DECL|DSI_WPCR1_LPSRCCL0|macro|DSI_WPCR1_LPSRCCL0
DECL|DSI_WPCR1_LPSRCCL1|macro|DSI_WPCR1_LPSRCCL1
DECL|DSI_WPCR1_LPSRCCL|macro|DSI_WPCR1_LPSRCCL
DECL|DSI_WPCR1_LPSRCDL0|macro|DSI_WPCR1_LPSRCDL0
DECL|DSI_WPCR1_LPSRCDL1|macro|DSI_WPCR1_LPSRCDL1
DECL|DSI_WPCR1_LPSRCDL|macro|DSI_WPCR1_LPSRCDL
DECL|DSI_WPCR1_SDDC|macro|DSI_WPCR1_SDDC
DECL|DSI_WPCR2_TCLKPREP0|macro|DSI_WPCR2_TCLKPREP0
DECL|DSI_WPCR2_TCLKPREP1|macro|DSI_WPCR2_TCLKPREP1
DECL|DSI_WPCR2_TCLKPREP2|macro|DSI_WPCR2_TCLKPREP2
DECL|DSI_WPCR2_TCLKPREP3|macro|DSI_WPCR2_TCLKPREP3
DECL|DSI_WPCR2_TCLKPREP4|macro|DSI_WPCR2_TCLKPREP4
DECL|DSI_WPCR2_TCLKPREP5|macro|DSI_WPCR2_TCLKPREP5
DECL|DSI_WPCR2_TCLKPREP6|macro|DSI_WPCR2_TCLKPREP6
DECL|DSI_WPCR2_TCLKPREP7|macro|DSI_WPCR2_TCLKPREP7
DECL|DSI_WPCR2_TCLKPREP|macro|DSI_WPCR2_TCLKPREP
DECL|DSI_WPCR2_TCLKZERO0|macro|DSI_WPCR2_TCLKZERO0
DECL|DSI_WPCR2_TCLKZERO1|macro|DSI_WPCR2_TCLKZERO1
DECL|DSI_WPCR2_TCLKZERO2|macro|DSI_WPCR2_TCLKZERO2
DECL|DSI_WPCR2_TCLKZERO3|macro|DSI_WPCR2_TCLKZERO3
DECL|DSI_WPCR2_TCLKZERO4|macro|DSI_WPCR2_TCLKZERO4
DECL|DSI_WPCR2_TCLKZERO5|macro|DSI_WPCR2_TCLKZERO5
DECL|DSI_WPCR2_TCLKZERO6|macro|DSI_WPCR2_TCLKZERO6
DECL|DSI_WPCR2_TCLKZERO7|macro|DSI_WPCR2_TCLKZERO7
DECL|DSI_WPCR2_TCLKZERO|macro|DSI_WPCR2_TCLKZERO
DECL|DSI_WPCR2_THSPREP0|macro|DSI_WPCR2_THSPREP0
DECL|DSI_WPCR2_THSPREP1|macro|DSI_WPCR2_THSPREP1
DECL|DSI_WPCR2_THSPREP2|macro|DSI_WPCR2_THSPREP2
DECL|DSI_WPCR2_THSPREP3|macro|DSI_WPCR2_THSPREP3
DECL|DSI_WPCR2_THSPREP4|macro|DSI_WPCR2_THSPREP4
DECL|DSI_WPCR2_THSPREP5|macro|DSI_WPCR2_THSPREP5
DECL|DSI_WPCR2_THSPREP6|macro|DSI_WPCR2_THSPREP6
DECL|DSI_WPCR2_THSPREP7|macro|DSI_WPCR2_THSPREP7
DECL|DSI_WPCR2_THSPREP|macro|DSI_WPCR2_THSPREP
DECL|DSI_WPCR2_THSTRAIL0|macro|DSI_WPCR2_THSTRAIL0
DECL|DSI_WPCR2_THSTRAIL1|macro|DSI_WPCR2_THSTRAIL1
DECL|DSI_WPCR2_THSTRAIL2|macro|DSI_WPCR2_THSTRAIL2
DECL|DSI_WPCR2_THSTRAIL3|macro|DSI_WPCR2_THSTRAIL3
DECL|DSI_WPCR2_THSTRAIL4|macro|DSI_WPCR2_THSTRAIL4
DECL|DSI_WPCR2_THSTRAIL5|macro|DSI_WPCR2_THSTRAIL5
DECL|DSI_WPCR2_THSTRAIL6|macro|DSI_WPCR2_THSTRAIL6
DECL|DSI_WPCR2_THSTRAIL7|macro|DSI_WPCR2_THSTRAIL7
DECL|DSI_WPCR2_THSTRAIL|macro|DSI_WPCR2_THSTRAIL
DECL|DSI_WPCR3_THSEXIT0|macro|DSI_WPCR3_THSEXIT0
DECL|DSI_WPCR3_THSEXIT1|macro|DSI_WPCR3_THSEXIT1
DECL|DSI_WPCR3_THSEXIT2|macro|DSI_WPCR3_THSEXIT2
DECL|DSI_WPCR3_THSEXIT3|macro|DSI_WPCR3_THSEXIT3
DECL|DSI_WPCR3_THSEXIT4|macro|DSI_WPCR3_THSEXIT4
DECL|DSI_WPCR3_THSEXIT5|macro|DSI_WPCR3_THSEXIT5
DECL|DSI_WPCR3_THSEXIT6|macro|DSI_WPCR3_THSEXIT6
DECL|DSI_WPCR3_THSEXIT7|macro|DSI_WPCR3_THSEXIT7
DECL|DSI_WPCR3_THSEXIT|macro|DSI_WPCR3_THSEXIT
DECL|DSI_WPCR3_THSZERO0|macro|DSI_WPCR3_THSZERO0
DECL|DSI_WPCR3_THSZERO1|macro|DSI_WPCR3_THSZERO1
DECL|DSI_WPCR3_THSZERO2|macro|DSI_WPCR3_THSZERO2
DECL|DSI_WPCR3_THSZERO3|macro|DSI_WPCR3_THSZERO3
DECL|DSI_WPCR3_THSZERO4|macro|DSI_WPCR3_THSZERO4
DECL|DSI_WPCR3_THSZERO5|macro|DSI_WPCR3_THSZERO5
DECL|DSI_WPCR3_THSZERO6|macro|DSI_WPCR3_THSZERO6
DECL|DSI_WPCR3_THSZERO7|macro|DSI_WPCR3_THSZERO7
DECL|DSI_WPCR3_THSZERO|macro|DSI_WPCR3_THSZERO
DECL|DSI_WPCR3_TLPXC0|macro|DSI_WPCR3_TLPXC0
DECL|DSI_WPCR3_TLPXC1|macro|DSI_WPCR3_TLPXC1
DECL|DSI_WPCR3_TLPXC2|macro|DSI_WPCR3_TLPXC2
DECL|DSI_WPCR3_TLPXC3|macro|DSI_WPCR3_TLPXC3
DECL|DSI_WPCR3_TLPXC4|macro|DSI_WPCR3_TLPXC4
DECL|DSI_WPCR3_TLPXC5|macro|DSI_WPCR3_TLPXC5
DECL|DSI_WPCR3_TLPXC6|macro|DSI_WPCR3_TLPXC6
DECL|DSI_WPCR3_TLPXC7|macro|DSI_WPCR3_TLPXC7
DECL|DSI_WPCR3_TLPXC|macro|DSI_WPCR3_TLPXC
DECL|DSI_WPCR3_TLPXD0|macro|DSI_WPCR3_TLPXD0
DECL|DSI_WPCR3_TLPXD1|macro|DSI_WPCR3_TLPXD1
DECL|DSI_WPCR3_TLPXD2|macro|DSI_WPCR3_TLPXD2
DECL|DSI_WPCR3_TLPXD3|macro|DSI_WPCR3_TLPXD3
DECL|DSI_WPCR3_TLPXD4|macro|DSI_WPCR3_TLPXD4
DECL|DSI_WPCR3_TLPXD5|macro|DSI_WPCR3_TLPXD5
DECL|DSI_WPCR3_TLPXD6|macro|DSI_WPCR3_TLPXD6
DECL|DSI_WPCR3_TLPXD7|macro|DSI_WPCR3_TLPXD7
DECL|DSI_WPCR3_TLPXD|macro|DSI_WPCR3_TLPXD
DECL|DSI_WPCR4_TCLKPOST0|macro|DSI_WPCR4_TCLKPOST0
DECL|DSI_WPCR4_TCLKPOST1|macro|DSI_WPCR4_TCLKPOST1
DECL|DSI_WPCR4_TCLKPOST2|macro|DSI_WPCR4_TCLKPOST2
DECL|DSI_WPCR4_TCLKPOST3|macro|DSI_WPCR4_TCLKPOST3
DECL|DSI_WPCR4_TCLKPOST4|macro|DSI_WPCR4_TCLKPOST4
DECL|DSI_WPCR4_TCLKPOST5|macro|DSI_WPCR4_TCLKPOST5
DECL|DSI_WPCR4_TCLKPOST6|macro|DSI_WPCR4_TCLKPOST6
DECL|DSI_WPCR4_TCLKPOST7|macro|DSI_WPCR4_TCLKPOST7
DECL|DSI_WPCR4_TCLKPOST|macro|DSI_WPCR4_TCLKPOST
DECL|DSI_WRPCR_PLLEN|macro|DSI_WRPCR_PLLEN
DECL|DSI_WRPCR_PLL_IDF0|macro|DSI_WRPCR_PLL_IDF0
DECL|DSI_WRPCR_PLL_IDF1|macro|DSI_WRPCR_PLL_IDF1
DECL|DSI_WRPCR_PLL_IDF2|macro|DSI_WRPCR_PLL_IDF2
DECL|DSI_WRPCR_PLL_IDF3|macro|DSI_WRPCR_PLL_IDF3
DECL|DSI_WRPCR_PLL_IDF|macro|DSI_WRPCR_PLL_IDF
DECL|DSI_WRPCR_PLL_NDIV0|macro|DSI_WRPCR_PLL_NDIV0
DECL|DSI_WRPCR_PLL_NDIV1|macro|DSI_WRPCR_PLL_NDIV1
DECL|DSI_WRPCR_PLL_NDIV2|macro|DSI_WRPCR_PLL_NDIV2
DECL|DSI_WRPCR_PLL_NDIV3|macro|DSI_WRPCR_PLL_NDIV3
DECL|DSI_WRPCR_PLL_NDIV4|macro|DSI_WRPCR_PLL_NDIV4
DECL|DSI_WRPCR_PLL_NDIV5|macro|DSI_WRPCR_PLL_NDIV5
DECL|DSI_WRPCR_PLL_NDIV6|macro|DSI_WRPCR_PLL_NDIV6
DECL|DSI_WRPCR_PLL_NDIV|macro|DSI_WRPCR_PLL_NDIV
DECL|DSI_WRPCR_PLL_ODF0|macro|DSI_WRPCR_PLL_ODF0
DECL|DSI_WRPCR_PLL_ODF1|macro|DSI_WRPCR_PLL_ODF1
DECL|DSI_WRPCR_PLL_ODF|macro|DSI_WRPCR_PLL_ODF
DECL|DSI_WRPCR_REGEN|macro|DSI_WRPCR_REGEN
DECL|DSI|macro|DSI
DECL|DSTS|member|__IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
DECL|DTHRCTL|member|__IO uint32_t DTHRCTL; /*!< dev threshold 830h */
DECL|DTIMER|member|__IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
DECL|DTXFSTS|member|__IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
DECL|DVBUSDIS|member|__IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
DECL|DVBUSPULSE|member|__IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
DECL|ECCR|member|__IO uint32_t ECCR; /*!< NAND Flash ECC result registers, Address offset: 0x94 */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR|member|__IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
DECL|ESCR|member|__IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
DECL|ESR|member|__IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
DECL|ESUR|member|__IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
DECL|ETH_BASE|macro|ETH_BASE
DECL|ETH_DMABMR_AAB|macro|ETH_DMABMR_AAB
DECL|ETH_DMABMR_DA|macro|ETH_DMABMR_DA
DECL|ETH_DMABMR_DSL|macro|ETH_DMABMR_DSL
DECL|ETH_DMABMR_EDE|macro|ETH_DMABMR_EDE
DECL|ETH_DMABMR_FB|macro|ETH_DMABMR_FB
DECL|ETH_DMABMR_FPM|macro|ETH_DMABMR_FPM
DECL|ETH_DMABMR_PBL_16Beat|macro|ETH_DMABMR_PBL_16Beat
DECL|ETH_DMABMR_PBL_1Beat|macro|ETH_DMABMR_PBL_1Beat
DECL|ETH_DMABMR_PBL_2Beat|macro|ETH_DMABMR_PBL_2Beat
DECL|ETH_DMABMR_PBL_32Beat|macro|ETH_DMABMR_PBL_32Beat
DECL|ETH_DMABMR_PBL_4Beat|macro|ETH_DMABMR_PBL_4Beat
DECL|ETH_DMABMR_PBL_4xPBL_128Beat|macro|ETH_DMABMR_PBL_4xPBL_128Beat
DECL|ETH_DMABMR_PBL_4xPBL_16Beat|macro|ETH_DMABMR_PBL_4xPBL_16Beat
DECL|ETH_DMABMR_PBL_4xPBL_32Beat|macro|ETH_DMABMR_PBL_4xPBL_32Beat
DECL|ETH_DMABMR_PBL_4xPBL_4Beat|macro|ETH_DMABMR_PBL_4xPBL_4Beat
DECL|ETH_DMABMR_PBL_4xPBL_64Beat|macro|ETH_DMABMR_PBL_4xPBL_64Beat
DECL|ETH_DMABMR_PBL_4xPBL_8Beat|macro|ETH_DMABMR_PBL_4xPBL_8Beat
DECL|ETH_DMABMR_PBL_8Beat|macro|ETH_DMABMR_PBL_8Beat
DECL|ETH_DMABMR_PBL|macro|ETH_DMABMR_PBL
DECL|ETH_DMABMR_RDP_16Beat|macro|ETH_DMABMR_RDP_16Beat
DECL|ETH_DMABMR_RDP_1Beat|macro|ETH_DMABMR_RDP_1Beat
DECL|ETH_DMABMR_RDP_2Beat|macro|ETH_DMABMR_RDP_2Beat
DECL|ETH_DMABMR_RDP_32Beat|macro|ETH_DMABMR_RDP_32Beat
DECL|ETH_DMABMR_RDP_4Beat|macro|ETH_DMABMR_RDP_4Beat
DECL|ETH_DMABMR_RDP_4xPBL_128Beat|macro|ETH_DMABMR_RDP_4xPBL_128Beat
DECL|ETH_DMABMR_RDP_4xPBL_16Beat|macro|ETH_DMABMR_RDP_4xPBL_16Beat
DECL|ETH_DMABMR_RDP_4xPBL_32Beat|macro|ETH_DMABMR_RDP_4xPBL_32Beat
DECL|ETH_DMABMR_RDP_4xPBL_4Beat|macro|ETH_DMABMR_RDP_4xPBL_4Beat
DECL|ETH_DMABMR_RDP_4xPBL_64Beat|macro|ETH_DMABMR_RDP_4xPBL_64Beat
DECL|ETH_DMABMR_RDP_4xPBL_8Beat|macro|ETH_DMABMR_RDP_4xPBL_8Beat
DECL|ETH_DMABMR_RDP_8Beat|macro|ETH_DMABMR_RDP_8Beat
DECL|ETH_DMABMR_RDP|macro|ETH_DMABMR_RDP
DECL|ETH_DMABMR_RTPR_1_1|macro|ETH_DMABMR_RTPR_1_1
DECL|ETH_DMABMR_RTPR_2_1|macro|ETH_DMABMR_RTPR_2_1
DECL|ETH_DMABMR_RTPR_3_1|macro|ETH_DMABMR_RTPR_3_1
DECL|ETH_DMABMR_RTPR_4_1|macro|ETH_DMABMR_RTPR_4_1
DECL|ETH_DMABMR_RTPR|macro|ETH_DMABMR_RTPR
DECL|ETH_DMABMR_SR|macro|ETH_DMABMR_SR
DECL|ETH_DMABMR_USP|macro|ETH_DMABMR_USP
DECL|ETH_DMACHRBAR_HRBAP|macro|ETH_DMACHRBAR_HRBAP
DECL|ETH_DMACHRDR_HRDAP|macro|ETH_DMACHRDR_HRDAP
DECL|ETH_DMACHTBAR_HTBAP|macro|ETH_DMACHTBAR_HTBAP
DECL|ETH_DMACHTDR_HTDAP|macro|ETH_DMACHTDR_HTDAP
DECL|ETH_DMAIER_AISE|macro|ETH_DMAIER_AISE
DECL|ETH_DMAIER_ERIE|macro|ETH_DMAIER_ERIE
DECL|ETH_DMAIER_ETIE|macro|ETH_DMAIER_ETIE
DECL|ETH_DMAIER_FBEIE|macro|ETH_DMAIER_FBEIE
DECL|ETH_DMAIER_NISE|macro|ETH_DMAIER_NISE
DECL|ETH_DMAIER_RBUIE|macro|ETH_DMAIER_RBUIE
DECL|ETH_DMAIER_RIE|macro|ETH_DMAIER_RIE
DECL|ETH_DMAIER_ROIE|macro|ETH_DMAIER_ROIE
DECL|ETH_DMAIER_RPSIE|macro|ETH_DMAIER_RPSIE
DECL|ETH_DMAIER_RWTIE|macro|ETH_DMAIER_RWTIE
DECL|ETH_DMAIER_TBUIE|macro|ETH_DMAIER_TBUIE
DECL|ETH_DMAIER_TIE|macro|ETH_DMAIER_TIE
DECL|ETH_DMAIER_TJTIE|macro|ETH_DMAIER_TJTIE
DECL|ETH_DMAIER_TPSIE|macro|ETH_DMAIER_TPSIE
DECL|ETH_DMAIER_TUIE|macro|ETH_DMAIER_TUIE
DECL|ETH_DMAMFBOCR_MFA|macro|ETH_DMAMFBOCR_MFA
DECL|ETH_DMAMFBOCR_MFC|macro|ETH_DMAMFBOCR_MFC
DECL|ETH_DMAMFBOCR_OFOC|macro|ETH_DMAMFBOCR_OFOC
DECL|ETH_DMAMFBOCR_OMFC|macro|ETH_DMAMFBOCR_OMFC
DECL|ETH_DMAOMR_DFRF|macro|ETH_DMAOMR_DFRF
DECL|ETH_DMAOMR_DTCEFD|macro|ETH_DMAOMR_DTCEFD
DECL|ETH_DMAOMR_FEF|macro|ETH_DMAOMR_FEF
DECL|ETH_DMAOMR_FTF|macro|ETH_DMAOMR_FTF
DECL|ETH_DMAOMR_FUGF|macro|ETH_DMAOMR_FUGF
DECL|ETH_DMAOMR_OSF|macro|ETH_DMAOMR_OSF
DECL|ETH_DMAOMR_RSF|macro|ETH_DMAOMR_RSF
DECL|ETH_DMAOMR_RTC_128Bytes|macro|ETH_DMAOMR_RTC_128Bytes
DECL|ETH_DMAOMR_RTC_32Bytes|macro|ETH_DMAOMR_RTC_32Bytes
DECL|ETH_DMAOMR_RTC_64Bytes|macro|ETH_DMAOMR_RTC_64Bytes
DECL|ETH_DMAOMR_RTC_96Bytes|macro|ETH_DMAOMR_RTC_96Bytes
DECL|ETH_DMAOMR_RTC|macro|ETH_DMAOMR_RTC
DECL|ETH_DMAOMR_SR|macro|ETH_DMAOMR_SR
DECL|ETH_DMAOMR_ST|macro|ETH_DMAOMR_ST
DECL|ETH_DMAOMR_TSF|macro|ETH_DMAOMR_TSF
DECL|ETH_DMAOMR_TTC_128Bytes|macro|ETH_DMAOMR_TTC_128Bytes
DECL|ETH_DMAOMR_TTC_16Bytes|macro|ETH_DMAOMR_TTC_16Bytes
DECL|ETH_DMAOMR_TTC_192Bytes|macro|ETH_DMAOMR_TTC_192Bytes
DECL|ETH_DMAOMR_TTC_24Bytes|macro|ETH_DMAOMR_TTC_24Bytes
DECL|ETH_DMAOMR_TTC_256Bytes|macro|ETH_DMAOMR_TTC_256Bytes
DECL|ETH_DMAOMR_TTC_32Bytes|macro|ETH_DMAOMR_TTC_32Bytes
DECL|ETH_DMAOMR_TTC_40Bytes|macro|ETH_DMAOMR_TTC_40Bytes
DECL|ETH_DMAOMR_TTC_64Bytes|macro|ETH_DMAOMR_TTC_64Bytes
DECL|ETH_DMAOMR_TTC|macro|ETH_DMAOMR_TTC
DECL|ETH_DMARDLAR_SRL|macro|ETH_DMARDLAR_SRL
DECL|ETH_DMARPDR_RPD|macro|ETH_DMARPDR_RPD
DECL|ETH_DMASR_AIS|macro|ETH_DMASR_AIS
DECL|ETH_DMASR_EBS_DataTransfTx|macro|ETH_DMASR_EBS_DataTransfTx
DECL|ETH_DMASR_EBS_DescAccess|macro|ETH_DMASR_EBS_DescAccess
DECL|ETH_DMASR_EBS_ReadTransf|macro|ETH_DMASR_EBS_ReadTransf
DECL|ETH_DMASR_EBS|macro|ETH_DMASR_EBS
DECL|ETH_DMASR_ERS|macro|ETH_DMASR_ERS
DECL|ETH_DMASR_ETS|macro|ETH_DMASR_ETS
DECL|ETH_DMASR_FBES|macro|ETH_DMASR_FBES
DECL|ETH_DMASR_MMCS|macro|ETH_DMASR_MMCS
DECL|ETH_DMASR_NIS|macro|ETH_DMASR_NIS
DECL|ETH_DMASR_PMTS|macro|ETH_DMASR_PMTS
DECL|ETH_DMASR_RBUS|macro|ETH_DMASR_RBUS
DECL|ETH_DMASR_ROS|macro|ETH_DMASR_ROS
DECL|ETH_DMASR_RPSS|macro|ETH_DMASR_RPSS
DECL|ETH_DMASR_RPS_Closing|macro|ETH_DMASR_RPS_Closing
DECL|ETH_DMASR_RPS_Fetching|macro|ETH_DMASR_RPS_Fetching
DECL|ETH_DMASR_RPS_Queuing|macro|ETH_DMASR_RPS_Queuing
DECL|ETH_DMASR_RPS_Stopped|macro|ETH_DMASR_RPS_Stopped
DECL|ETH_DMASR_RPS_Suspended|macro|ETH_DMASR_RPS_Suspended
DECL|ETH_DMASR_RPS_Waiting|macro|ETH_DMASR_RPS_Waiting
DECL|ETH_DMASR_RPS|macro|ETH_DMASR_RPS
DECL|ETH_DMASR_RS|macro|ETH_DMASR_RS
DECL|ETH_DMASR_RWTS|macro|ETH_DMASR_RWTS
DECL|ETH_DMASR_TBUS|macro|ETH_DMASR_TBUS
DECL|ETH_DMASR_TJTS|macro|ETH_DMASR_TJTS
DECL|ETH_DMASR_TPSS|macro|ETH_DMASR_TPSS
DECL|ETH_DMASR_TPS_Closing|macro|ETH_DMASR_TPS_Closing
DECL|ETH_DMASR_TPS_Fetching|macro|ETH_DMASR_TPS_Fetching
DECL|ETH_DMASR_TPS_Reading|macro|ETH_DMASR_TPS_Reading
DECL|ETH_DMASR_TPS_Stopped|macro|ETH_DMASR_TPS_Stopped
DECL|ETH_DMASR_TPS_Suspended|macro|ETH_DMASR_TPS_Suspended
DECL|ETH_DMASR_TPS_Waiting|macro|ETH_DMASR_TPS_Waiting
DECL|ETH_DMASR_TPS|macro|ETH_DMASR_TPS
DECL|ETH_DMASR_TSTS|macro|ETH_DMASR_TSTS
DECL|ETH_DMASR_TS|macro|ETH_DMASR_TS
DECL|ETH_DMASR_TUS|macro|ETH_DMASR_TUS
DECL|ETH_DMATDLAR_STL|macro|ETH_DMATDLAR_STL
DECL|ETH_DMATPDR_TPD|macro|ETH_DMATPDR_TPD
DECL|ETH_DMA_BASE|macro|ETH_DMA_BASE
DECL|ETH_IRQn|enumerator|ETH_IRQn = 61, /*!< Ethernet global Interrupt */
DECL|ETH_MACA0HR_MACA0H|macro|ETH_MACA0HR_MACA0H
DECL|ETH_MACA0LR_MACA0L|macro|ETH_MACA0LR_MACA0L
DECL|ETH_MACA1HR_AE|macro|ETH_MACA1HR_AE
DECL|ETH_MACA1HR_MACA1H|macro|ETH_MACA1HR_MACA1H
DECL|ETH_MACA1HR_MBC_HBits15_8|macro|ETH_MACA1HR_MBC_HBits15_8
DECL|ETH_MACA1HR_MBC_HBits7_0|macro|ETH_MACA1HR_MBC_HBits7_0
DECL|ETH_MACA1HR_MBC_LBits15_8|macro|ETH_MACA1HR_MBC_LBits15_8
DECL|ETH_MACA1HR_MBC_LBits23_16|macro|ETH_MACA1HR_MBC_LBits23_16
DECL|ETH_MACA1HR_MBC_LBits31_24|macro|ETH_MACA1HR_MBC_LBits31_24
DECL|ETH_MACA1HR_MBC_LBits7_0|macro|ETH_MACA1HR_MBC_LBits7_0
DECL|ETH_MACA1HR_MBC|macro|ETH_MACA1HR_MBC
DECL|ETH_MACA1HR_SA|macro|ETH_MACA1HR_SA
DECL|ETH_MACA1LR_MACA1L|macro|ETH_MACA1LR_MACA1L
DECL|ETH_MACA2HR_AE|macro|ETH_MACA2HR_AE
DECL|ETH_MACA2HR_MACA2H|macro|ETH_MACA2HR_MACA2H
DECL|ETH_MACA2HR_MBC_HBits15_8|macro|ETH_MACA2HR_MBC_HBits15_8
DECL|ETH_MACA2HR_MBC_HBits7_0|macro|ETH_MACA2HR_MBC_HBits7_0
DECL|ETH_MACA2HR_MBC_LBits15_8|macro|ETH_MACA2HR_MBC_LBits15_8
DECL|ETH_MACA2HR_MBC_LBits23_16|macro|ETH_MACA2HR_MBC_LBits23_16
DECL|ETH_MACA2HR_MBC_LBits31_24|macro|ETH_MACA2HR_MBC_LBits31_24
DECL|ETH_MACA2HR_MBC_LBits7_0|macro|ETH_MACA2HR_MBC_LBits7_0
DECL|ETH_MACA2HR_MBC|macro|ETH_MACA2HR_MBC
DECL|ETH_MACA2HR_SA|macro|ETH_MACA2HR_SA
DECL|ETH_MACA2LR_MACA2L|macro|ETH_MACA2LR_MACA2L
DECL|ETH_MACA3HR_AE|macro|ETH_MACA3HR_AE
DECL|ETH_MACA3HR_MACA3H|macro|ETH_MACA3HR_MACA3H
DECL|ETH_MACA3HR_MBC_HBits15_8|macro|ETH_MACA3HR_MBC_HBits15_8
DECL|ETH_MACA3HR_MBC_HBits7_0|macro|ETH_MACA3HR_MBC_HBits7_0
DECL|ETH_MACA3HR_MBC_LBits15_8|macro|ETH_MACA3HR_MBC_LBits15_8
DECL|ETH_MACA3HR_MBC_LBits23_16|macro|ETH_MACA3HR_MBC_LBits23_16
DECL|ETH_MACA3HR_MBC_LBits31_24|macro|ETH_MACA3HR_MBC_LBits31_24
DECL|ETH_MACA3HR_MBC_LBits7_0|macro|ETH_MACA3HR_MBC_LBits7_0
DECL|ETH_MACA3HR_MBC|macro|ETH_MACA3HR_MBC
DECL|ETH_MACA3HR_SA|macro|ETH_MACA3HR_SA
DECL|ETH_MACA3LR_MACA3L|macro|ETH_MACA3LR_MACA3L
DECL|ETH_MACCR_APCS|macro|ETH_MACCR_APCS
DECL|ETH_MACCR_BL_10|macro|ETH_MACCR_BL_10
DECL|ETH_MACCR_BL_1|macro|ETH_MACCR_BL_1
DECL|ETH_MACCR_BL_4|macro|ETH_MACCR_BL_4
DECL|ETH_MACCR_BL_8|macro|ETH_MACCR_BL_8
DECL|ETH_MACCR_BL|macro|ETH_MACCR_BL
DECL|ETH_MACCR_CSD|macro|ETH_MACCR_CSD
DECL|ETH_MACCR_DC|macro|ETH_MACCR_DC
DECL|ETH_MACCR_DM|macro|ETH_MACCR_DM
DECL|ETH_MACCR_FES|macro|ETH_MACCR_FES
DECL|ETH_MACCR_IFG_40Bit|macro|ETH_MACCR_IFG_40Bit
DECL|ETH_MACCR_IFG_48Bit|macro|ETH_MACCR_IFG_48Bit
DECL|ETH_MACCR_IFG_56Bit|macro|ETH_MACCR_IFG_56Bit
DECL|ETH_MACCR_IFG_64Bit|macro|ETH_MACCR_IFG_64Bit
DECL|ETH_MACCR_IFG_72Bit|macro|ETH_MACCR_IFG_72Bit
DECL|ETH_MACCR_IFG_80Bit|macro|ETH_MACCR_IFG_80Bit
DECL|ETH_MACCR_IFG_88Bit|macro|ETH_MACCR_IFG_88Bit
DECL|ETH_MACCR_IFG_96Bit|macro|ETH_MACCR_IFG_96Bit
DECL|ETH_MACCR_IFG|macro|ETH_MACCR_IFG
DECL|ETH_MACCR_IPCO|macro|ETH_MACCR_IPCO
DECL|ETH_MACCR_JD|macro|ETH_MACCR_JD
DECL|ETH_MACCR_LM|macro|ETH_MACCR_LM
DECL|ETH_MACCR_RD|macro|ETH_MACCR_RD
DECL|ETH_MACCR_RE|macro|ETH_MACCR_RE
DECL|ETH_MACCR_ROD|macro|ETH_MACCR_ROD
DECL|ETH_MACCR_TE|macro|ETH_MACCR_TE
DECL|ETH_MACCR_WD|macro|ETH_MACCR_WD
DECL|ETH_MACFCR_FCBBPA|macro|ETH_MACFCR_FCBBPA
DECL|ETH_MACFCR_PLT_Minus144|macro|ETH_MACFCR_PLT_Minus144
DECL|ETH_MACFCR_PLT_Minus256|macro|ETH_MACFCR_PLT_Minus256
DECL|ETH_MACFCR_PLT_Minus28|macro|ETH_MACFCR_PLT_Minus28
DECL|ETH_MACFCR_PLT_Minus4|macro|ETH_MACFCR_PLT_Minus4
DECL|ETH_MACFCR_PLT|macro|ETH_MACFCR_PLT
DECL|ETH_MACFCR_PT|macro|ETH_MACFCR_PT
DECL|ETH_MACFCR_RFCE|macro|ETH_MACFCR_RFCE
DECL|ETH_MACFCR_TFCE|macro|ETH_MACFCR_TFCE
DECL|ETH_MACFCR_UPFD|macro|ETH_MACFCR_UPFD
DECL|ETH_MACFCR_ZQPD|macro|ETH_MACFCR_ZQPD
DECL|ETH_MACFFR_BFD|macro|ETH_MACFFR_BFD
DECL|ETH_MACFFR_DAIF|macro|ETH_MACFFR_DAIF
DECL|ETH_MACFFR_HM|macro|ETH_MACFFR_HM
DECL|ETH_MACFFR_HPF|macro|ETH_MACFFR_HPF
DECL|ETH_MACFFR_HU|macro|ETH_MACFFR_HU
DECL|ETH_MACFFR_PAM|macro|ETH_MACFFR_PAM
DECL|ETH_MACFFR_PCF_BlockAll|macro|ETH_MACFFR_PCF_BlockAll
DECL|ETH_MACFFR_PCF_ForwardAll|macro|ETH_MACFFR_PCF_ForwardAll
DECL|ETH_MACFFR_PCF_ForwardPassedAddrFilter|macro|ETH_MACFFR_PCF_ForwardPassedAddrFilter
DECL|ETH_MACFFR_PCF|macro|ETH_MACFFR_PCF
DECL|ETH_MACFFR_PM|macro|ETH_MACFFR_PM
DECL|ETH_MACFFR_RA|macro|ETH_MACFFR_RA
DECL|ETH_MACFFR_SAF|macro|ETH_MACFFR_SAF
DECL|ETH_MACFFR_SAIF|macro|ETH_MACFFR_SAIF
DECL|ETH_MACHTHR_HTH|macro|ETH_MACHTHR_HTH
DECL|ETH_MACHTLR_HTL|macro|ETH_MACHTLR_HTL
DECL|ETH_MACIMR_PMTIM|macro|ETH_MACIMR_PMTIM
DECL|ETH_MACIMR_TSTIM|macro|ETH_MACIMR_TSTIM
DECL|ETH_MACMIIAR_CR_Div102|macro|ETH_MACMIIAR_CR_Div102
DECL|ETH_MACMIIAR_CR_Div16|macro|ETH_MACMIIAR_CR_Div16
DECL|ETH_MACMIIAR_CR_Div26|macro|ETH_MACMIIAR_CR_Div26
DECL|ETH_MACMIIAR_CR_Div42|macro|ETH_MACMIIAR_CR_Div42
DECL|ETH_MACMIIAR_CR_Div62|macro|ETH_MACMIIAR_CR_Div62
DECL|ETH_MACMIIAR_CR|macro|ETH_MACMIIAR_CR
DECL|ETH_MACMIIAR_MB|macro|ETH_MACMIIAR_MB
DECL|ETH_MACMIIAR_MR|macro|ETH_MACMIIAR_MR
DECL|ETH_MACMIIAR_MW|macro|ETH_MACMIIAR_MW
DECL|ETH_MACMIIAR_PA|macro|ETH_MACMIIAR_PA
DECL|ETH_MACMIIDR_MD|macro|ETH_MACMIIDR_MD
DECL|ETH_MACPMTCSR_GU|macro|ETH_MACPMTCSR_GU
DECL|ETH_MACPMTCSR_MPE|macro|ETH_MACPMTCSR_MPE
DECL|ETH_MACPMTCSR_MPR|macro|ETH_MACPMTCSR_MPR
DECL|ETH_MACPMTCSR_PD|macro|ETH_MACPMTCSR_PD
DECL|ETH_MACPMTCSR_WFE|macro|ETH_MACPMTCSR_WFE
DECL|ETH_MACPMTCSR_WFFRPR|macro|ETH_MACPMTCSR_WFFRPR
DECL|ETH_MACPMTCSR_WFR|macro|ETH_MACPMTCSR_WFR
DECL|ETH_MACRWUFFR_D|macro|ETH_MACRWUFFR_D
DECL|ETH_MACSR_MMCS|macro|ETH_MACSR_MMCS
DECL|ETH_MACSR_MMCTS|macro|ETH_MACSR_MMCTS
DECL|ETH_MACSR_MMMCRS|macro|ETH_MACSR_MMMCRS
DECL|ETH_MACSR_PMTS|macro|ETH_MACSR_PMTS
DECL|ETH_MACSR_TSTS|macro|ETH_MACSR_TSTS
DECL|ETH_MACVLANTR_VLANTC|macro|ETH_MACVLANTR_VLANTC
DECL|ETH_MACVLANTR_VLANTI|macro|ETH_MACVLANTR_VLANTI
DECL|ETH_MAC_BASE|macro|ETH_MAC_BASE
DECL|ETH_MMCCR_CR|macro|ETH_MMCCR_CR
DECL|ETH_MMCCR_CSR|macro|ETH_MMCCR_CSR
DECL|ETH_MMCCR_MCFHP|macro|ETH_MMCCR_MCFHP
DECL|ETH_MMCCR_MCF|macro|ETH_MMCCR_MCF
DECL|ETH_MMCCR_MCP|macro|ETH_MMCCR_MCP
DECL|ETH_MMCCR_ROR|macro|ETH_MMCCR_ROR
DECL|ETH_MMCRFAECR_RFAEC|macro|ETH_MMCRFAECR_RFAEC
DECL|ETH_MMCRFCECR_RFCEC|macro|ETH_MMCRFCECR_RFCEC
DECL|ETH_MMCRGUFCR_RGUFC|macro|ETH_MMCRGUFCR_RGUFC
DECL|ETH_MMCRIMR_RFAEM|macro|ETH_MMCRIMR_RFAEM
DECL|ETH_MMCRIMR_RFCEM|macro|ETH_MMCRIMR_RFCEM
DECL|ETH_MMCRIMR_RGUFM|macro|ETH_MMCRIMR_RGUFM
DECL|ETH_MMCRIR_RFAES|macro|ETH_MMCRIR_RFAES
DECL|ETH_MMCRIR_RFCES|macro|ETH_MMCRIR_RFCES
DECL|ETH_MMCRIR_RGUFS|macro|ETH_MMCRIR_RGUFS
DECL|ETH_MMCTGFCR_TGFC|macro|ETH_MMCTGFCR_TGFC
DECL|ETH_MMCTGFMSCCR_TGFMSCC|macro|ETH_MMCTGFMSCCR_TGFMSCC
DECL|ETH_MMCTGFSCCR_TGFSCC|macro|ETH_MMCTGFSCCR_TGFSCC
DECL|ETH_MMCTIMR_TGFMSCM|macro|ETH_MMCTIMR_TGFMSCM
DECL|ETH_MMCTIMR_TGFM|macro|ETH_MMCTIMR_TGFM
DECL|ETH_MMCTIMR_TGFSCM|macro|ETH_MMCTIMR_TGFSCM
DECL|ETH_MMCTIR_TGFMSCS|macro|ETH_MMCTIR_TGFMSCS
DECL|ETH_MMCTIR_TGFSCS|macro|ETH_MMCTIR_TGFSCS
DECL|ETH_MMCTIR_TGFS|macro|ETH_MMCTIR_TGFS
DECL|ETH_MMC_BASE|macro|ETH_MMC_BASE
DECL|ETH_PTPSSIR_STSSI|macro|ETH_PTPSSIR_STSSI
DECL|ETH_PTPTSAR_TSA|macro|ETH_PTPTSAR_TSA
DECL|ETH_PTPTSCR_TSARU|macro|ETH_PTPTSCR_TSARU
DECL|ETH_PTPTSCR_TSCNT|macro|ETH_PTPTSCR_TSCNT
DECL|ETH_PTPTSCR_TSE|macro|ETH_PTPTSCR_TSE
DECL|ETH_PTPTSCR_TSFCU|macro|ETH_PTPTSCR_TSFCU
DECL|ETH_PTPTSCR_TSITE|macro|ETH_PTPTSCR_TSITE
DECL|ETH_PTPTSCR_TSSTI|macro|ETH_PTPTSCR_TSSTI
DECL|ETH_PTPTSCR_TSSTU|macro|ETH_PTPTSCR_TSSTU
DECL|ETH_PTPTSHR_STS|macro|ETH_PTPTSHR_STS
DECL|ETH_PTPTSHUR_TSUS|macro|ETH_PTPTSHUR_TSUS
DECL|ETH_PTPTSLR_STPNS|macro|ETH_PTPTSLR_STPNS
DECL|ETH_PTPTSLR_STSS|macro|ETH_PTPTSLR_STSS
DECL|ETH_PTPTSLUR_TSUPNS|macro|ETH_PTPTSLUR_TSUPNS
DECL|ETH_PTPTSLUR_TSUSS|macro|ETH_PTPTSLUR_TSUSS
DECL|ETH_PTPTSSR_TSPTPPSV2E|macro|ETH_PTPTSSR_TSPTPPSV2E
DECL|ETH_PTPTSSR_TSSARFE|macro|ETH_PTPTSSR_TSSARFE
DECL|ETH_PTPTSSR_TSSEME|macro|ETH_PTPTSSR_TSSEME
DECL|ETH_PTPTSSR_TSSIPV4FE|macro|ETH_PTPTSSR_TSSIPV4FE
DECL|ETH_PTPTSSR_TSSIPV6FE|macro|ETH_PTPTSSR_TSSIPV6FE
DECL|ETH_PTPTSSR_TSSMRME|macro|ETH_PTPTSSR_TSSMRME
DECL|ETH_PTPTSSR_TSSO|macro|ETH_PTPTSSR_TSSO
DECL|ETH_PTPTSSR_TSSPTPOEFE|macro|ETH_PTPTSSR_TSSPTPOEFE
DECL|ETH_PTPTSSR_TSSSR|macro|ETH_PTPTSSR_TSSSR
DECL|ETH_PTPTSSR_TSTTR|macro|ETH_PTPTSSR_TSTTR
DECL|ETH_PTPTTHR_TTSH|macro|ETH_PTPTTHR_TTSH
DECL|ETH_PTPTTLR_TTSL|macro|ETH_PTPTTLR_TTSL
DECL|ETH_PTP_BASE|macro|ETH_PTP_BASE
DECL|ETH_TypeDef|typedef|} ETH_TypeDef;
DECL|ETH_WKUP_IRQn|enumerator|ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
DECL|ETH|macro|ETH
DECL|EXTI0_IRQn|enumerator|EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
DECL|EXTI15_10_IRQn|enumerator|EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
DECL|EXTI1_IRQn|enumerator|EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
DECL|EXTI2_IRQn|enumerator|EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
DECL|EXTI3_IRQn|enumerator|EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
DECL|EXTI4_IRQn|enumerator|EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DECL|EXTI9_5_IRQn|enumerator|EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR_MR0|macro|EXTI_EMR_MR0
DECL|EXTI_EMR_MR10|macro|EXTI_EMR_MR10
DECL|EXTI_EMR_MR11|macro|EXTI_EMR_MR11
DECL|EXTI_EMR_MR12|macro|EXTI_EMR_MR12
DECL|EXTI_EMR_MR13|macro|EXTI_EMR_MR13
DECL|EXTI_EMR_MR14|macro|EXTI_EMR_MR14
DECL|EXTI_EMR_MR15|macro|EXTI_EMR_MR15
DECL|EXTI_EMR_MR16|macro|EXTI_EMR_MR16
DECL|EXTI_EMR_MR17|macro|EXTI_EMR_MR17
DECL|EXTI_EMR_MR18|macro|EXTI_EMR_MR18
DECL|EXTI_EMR_MR19|macro|EXTI_EMR_MR19
DECL|EXTI_EMR_MR1|macro|EXTI_EMR_MR1
DECL|EXTI_EMR_MR20|macro|EXTI_EMR_MR20
DECL|EXTI_EMR_MR21|macro|EXTI_EMR_MR21
DECL|EXTI_EMR_MR22|macro|EXTI_EMR_MR22
DECL|EXTI_EMR_MR2|macro|EXTI_EMR_MR2
DECL|EXTI_EMR_MR3|macro|EXTI_EMR_MR3
DECL|EXTI_EMR_MR4|macro|EXTI_EMR_MR4
DECL|EXTI_EMR_MR5|macro|EXTI_EMR_MR5
DECL|EXTI_EMR_MR6|macro|EXTI_EMR_MR6
DECL|EXTI_EMR_MR7|macro|EXTI_EMR_MR7
DECL|EXTI_EMR_MR8|macro|EXTI_EMR_MR8
DECL|EXTI_EMR_MR9|macro|EXTI_EMR_MR9
DECL|EXTI_FTSR_TR0|macro|EXTI_FTSR_TR0
DECL|EXTI_FTSR_TR10|macro|EXTI_FTSR_TR10
DECL|EXTI_FTSR_TR11|macro|EXTI_FTSR_TR11
DECL|EXTI_FTSR_TR12|macro|EXTI_FTSR_TR12
DECL|EXTI_FTSR_TR13|macro|EXTI_FTSR_TR13
DECL|EXTI_FTSR_TR14|macro|EXTI_FTSR_TR14
DECL|EXTI_FTSR_TR15|macro|EXTI_FTSR_TR15
DECL|EXTI_FTSR_TR16|macro|EXTI_FTSR_TR16
DECL|EXTI_FTSR_TR17|macro|EXTI_FTSR_TR17
DECL|EXTI_FTSR_TR18|macro|EXTI_FTSR_TR18
DECL|EXTI_FTSR_TR19|macro|EXTI_FTSR_TR19
DECL|EXTI_FTSR_TR1|macro|EXTI_FTSR_TR1
DECL|EXTI_FTSR_TR20|macro|EXTI_FTSR_TR20
DECL|EXTI_FTSR_TR21|macro|EXTI_FTSR_TR21
DECL|EXTI_FTSR_TR22|macro|EXTI_FTSR_TR22
DECL|EXTI_FTSR_TR2|macro|EXTI_FTSR_TR2
DECL|EXTI_FTSR_TR3|macro|EXTI_FTSR_TR3
DECL|EXTI_FTSR_TR4|macro|EXTI_FTSR_TR4
DECL|EXTI_FTSR_TR5|macro|EXTI_FTSR_TR5
DECL|EXTI_FTSR_TR6|macro|EXTI_FTSR_TR6
DECL|EXTI_FTSR_TR7|macro|EXTI_FTSR_TR7
DECL|EXTI_FTSR_TR8|macro|EXTI_FTSR_TR8
DECL|EXTI_FTSR_TR9|macro|EXTI_FTSR_TR9
DECL|EXTI_IMR_MR0|macro|EXTI_IMR_MR0
DECL|EXTI_IMR_MR10|macro|EXTI_IMR_MR10
DECL|EXTI_IMR_MR11|macro|EXTI_IMR_MR11
DECL|EXTI_IMR_MR12|macro|EXTI_IMR_MR12
DECL|EXTI_IMR_MR13|macro|EXTI_IMR_MR13
DECL|EXTI_IMR_MR14|macro|EXTI_IMR_MR14
DECL|EXTI_IMR_MR15|macro|EXTI_IMR_MR15
DECL|EXTI_IMR_MR16|macro|EXTI_IMR_MR16
DECL|EXTI_IMR_MR17|macro|EXTI_IMR_MR17
DECL|EXTI_IMR_MR18|macro|EXTI_IMR_MR18
DECL|EXTI_IMR_MR19|macro|EXTI_IMR_MR19
DECL|EXTI_IMR_MR1|macro|EXTI_IMR_MR1
DECL|EXTI_IMR_MR20|macro|EXTI_IMR_MR20
DECL|EXTI_IMR_MR21|macro|EXTI_IMR_MR21
DECL|EXTI_IMR_MR22|macro|EXTI_IMR_MR22
DECL|EXTI_IMR_MR2|macro|EXTI_IMR_MR2
DECL|EXTI_IMR_MR3|macro|EXTI_IMR_MR3
DECL|EXTI_IMR_MR4|macro|EXTI_IMR_MR4
DECL|EXTI_IMR_MR5|macro|EXTI_IMR_MR5
DECL|EXTI_IMR_MR6|macro|EXTI_IMR_MR6
DECL|EXTI_IMR_MR7|macro|EXTI_IMR_MR7
DECL|EXTI_IMR_MR8|macro|EXTI_IMR_MR8
DECL|EXTI_IMR_MR9|macro|EXTI_IMR_MR9
DECL|EXTI_PR_PR0|macro|EXTI_PR_PR0
DECL|EXTI_PR_PR10|macro|EXTI_PR_PR10
DECL|EXTI_PR_PR11|macro|EXTI_PR_PR11
DECL|EXTI_PR_PR12|macro|EXTI_PR_PR12
DECL|EXTI_PR_PR13|macro|EXTI_PR_PR13
DECL|EXTI_PR_PR14|macro|EXTI_PR_PR14
DECL|EXTI_PR_PR15|macro|EXTI_PR_PR15
DECL|EXTI_PR_PR16|macro|EXTI_PR_PR16
DECL|EXTI_PR_PR17|macro|EXTI_PR_PR17
DECL|EXTI_PR_PR18|macro|EXTI_PR_PR18
DECL|EXTI_PR_PR19|macro|EXTI_PR_PR19
DECL|EXTI_PR_PR1|macro|EXTI_PR_PR1
DECL|EXTI_PR_PR20|macro|EXTI_PR_PR20
DECL|EXTI_PR_PR21|macro|EXTI_PR_PR21
DECL|EXTI_PR_PR22|macro|EXTI_PR_PR22
DECL|EXTI_PR_PR2|macro|EXTI_PR_PR2
DECL|EXTI_PR_PR3|macro|EXTI_PR_PR3
DECL|EXTI_PR_PR4|macro|EXTI_PR_PR4
DECL|EXTI_PR_PR5|macro|EXTI_PR_PR5
DECL|EXTI_PR_PR6|macro|EXTI_PR_PR6
DECL|EXTI_PR_PR7|macro|EXTI_PR_PR7
DECL|EXTI_PR_PR8|macro|EXTI_PR_PR8
DECL|EXTI_PR_PR9|macro|EXTI_PR_PR9
DECL|EXTI_RTSR_TR0|macro|EXTI_RTSR_TR0
DECL|EXTI_RTSR_TR10|macro|EXTI_RTSR_TR10
DECL|EXTI_RTSR_TR11|macro|EXTI_RTSR_TR11
DECL|EXTI_RTSR_TR12|macro|EXTI_RTSR_TR12
DECL|EXTI_RTSR_TR13|macro|EXTI_RTSR_TR13
DECL|EXTI_RTSR_TR14|macro|EXTI_RTSR_TR14
DECL|EXTI_RTSR_TR15|macro|EXTI_RTSR_TR15
DECL|EXTI_RTSR_TR16|macro|EXTI_RTSR_TR16
DECL|EXTI_RTSR_TR17|macro|EXTI_RTSR_TR17
DECL|EXTI_RTSR_TR18|macro|EXTI_RTSR_TR18
DECL|EXTI_RTSR_TR19|macro|EXTI_RTSR_TR19
DECL|EXTI_RTSR_TR1|macro|EXTI_RTSR_TR1
DECL|EXTI_RTSR_TR20|macro|EXTI_RTSR_TR20
DECL|EXTI_RTSR_TR21|macro|EXTI_RTSR_TR21
DECL|EXTI_RTSR_TR22|macro|EXTI_RTSR_TR22
DECL|EXTI_RTSR_TR2|macro|EXTI_RTSR_TR2
DECL|EXTI_RTSR_TR3|macro|EXTI_RTSR_TR3
DECL|EXTI_RTSR_TR4|macro|EXTI_RTSR_TR4
DECL|EXTI_RTSR_TR5|macro|EXTI_RTSR_TR5
DECL|EXTI_RTSR_TR6|macro|EXTI_RTSR_TR6
DECL|EXTI_RTSR_TR7|macro|EXTI_RTSR_TR7
DECL|EXTI_RTSR_TR8|macro|EXTI_RTSR_TR8
DECL|EXTI_RTSR_TR9|macro|EXTI_RTSR_TR9
DECL|EXTI_SWIER_SWIER0|macro|EXTI_SWIER_SWIER0
DECL|EXTI_SWIER_SWIER10|macro|EXTI_SWIER_SWIER10
DECL|EXTI_SWIER_SWIER11|macro|EXTI_SWIER_SWIER11
DECL|EXTI_SWIER_SWIER12|macro|EXTI_SWIER_SWIER12
DECL|EXTI_SWIER_SWIER13|macro|EXTI_SWIER_SWIER13
DECL|EXTI_SWIER_SWIER14|macro|EXTI_SWIER_SWIER14
DECL|EXTI_SWIER_SWIER15|macro|EXTI_SWIER_SWIER15
DECL|EXTI_SWIER_SWIER16|macro|EXTI_SWIER_SWIER16
DECL|EXTI_SWIER_SWIER17|macro|EXTI_SWIER_SWIER17
DECL|EXTI_SWIER_SWIER18|macro|EXTI_SWIER_SWIER18
DECL|EXTI_SWIER_SWIER19|macro|EXTI_SWIER_SWIER19
DECL|EXTI_SWIER_SWIER1|macro|EXTI_SWIER_SWIER1
DECL|EXTI_SWIER_SWIER20|macro|EXTI_SWIER_SWIER20
DECL|EXTI_SWIER_SWIER21|macro|EXTI_SWIER_SWIER21
DECL|EXTI_SWIER_SWIER22|macro|EXTI_SWIER_SWIER22
DECL|EXTI_SWIER_SWIER2|macro|EXTI_SWIER_SWIER2
DECL|EXTI_SWIER_SWIER3|macro|EXTI_SWIER_SWIER3
DECL|EXTI_SWIER_SWIER4|macro|EXTI_SWIER_SWIER4
DECL|EXTI_SWIER_SWIER5|macro|EXTI_SWIER_SWIER5
DECL|EXTI_SWIER_SWIER6|macro|EXTI_SWIER_SWIER6
DECL|EXTI_SWIER_SWIER7|macro|EXTI_SWIER_SWIER7
DECL|EXTI_SWIER_SWIER8|macro|EXTI_SWIER_SWIER8
DECL|EXTI_SWIER_SWIER9|macro|EXTI_SWIER_SWIER9
DECL|EXTI_TypeDef|typedef|} EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FA1R|member|__IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
DECL|FCR|member|__IO uint32_t FCR; /*!< DMA stream x FIFO control register */
DECL|FCR|member|__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
DECL|FFA1R|member|__IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
DECL|FGCLUT|member|__IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */
DECL|FGCMAR|member|__IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */
DECL|FGCOLR|member|__IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */
DECL|FGMAR|member|__IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */
DECL|FGOR|member|__IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */
DECL|FGPFCCR|member|__IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */
DECL|FIFOCNT|member|__I uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
DECL|FIFO|member|__IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
DECL|FIR|member|__IO uint32_t FIR[2]; /*!< DSI Host Force Interrupt Register, Address offset: 0xD8-0xDF */
DECL|FLASH_ACR_BYTE0_ADDRESS|macro|FLASH_ACR_BYTE0_ADDRESS
DECL|FLASH_ACR_BYTE2_ADDRESS|macro|FLASH_ACR_BYTE2_ADDRESS
DECL|FLASH_ACR_DCEN|macro|FLASH_ACR_DCEN
DECL|FLASH_ACR_DCRST|macro|FLASH_ACR_DCRST
DECL|FLASH_ACR_ICEN|macro|FLASH_ACR_ICEN
DECL|FLASH_ACR_ICRST|macro|FLASH_ACR_ICRST
DECL|FLASH_ACR_LATENCY_0WS|macro|FLASH_ACR_LATENCY_0WS
DECL|FLASH_ACR_LATENCY_10WS|macro|FLASH_ACR_LATENCY_10WS
DECL|FLASH_ACR_LATENCY_11WS|macro|FLASH_ACR_LATENCY_11WS
DECL|FLASH_ACR_LATENCY_12WS|macro|FLASH_ACR_LATENCY_12WS
DECL|FLASH_ACR_LATENCY_13WS|macro|FLASH_ACR_LATENCY_13WS
DECL|FLASH_ACR_LATENCY_14WS|macro|FLASH_ACR_LATENCY_14WS
DECL|FLASH_ACR_LATENCY_15WS|macro|FLASH_ACR_LATENCY_15WS
DECL|FLASH_ACR_LATENCY_1WS|macro|FLASH_ACR_LATENCY_1WS
DECL|FLASH_ACR_LATENCY_2WS|macro|FLASH_ACR_LATENCY_2WS
DECL|FLASH_ACR_LATENCY_3WS|macro|FLASH_ACR_LATENCY_3WS
DECL|FLASH_ACR_LATENCY_4WS|macro|FLASH_ACR_LATENCY_4WS
DECL|FLASH_ACR_LATENCY_5WS|macro|FLASH_ACR_LATENCY_5WS
DECL|FLASH_ACR_LATENCY_6WS|macro|FLASH_ACR_LATENCY_6WS
DECL|FLASH_ACR_LATENCY_7WS|macro|FLASH_ACR_LATENCY_7WS
DECL|FLASH_ACR_LATENCY_8WS|macro|FLASH_ACR_LATENCY_8WS
DECL|FLASH_ACR_LATENCY_9WS|macro|FLASH_ACR_LATENCY_9WS
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRFTEN|macro|FLASH_ACR_PRFTEN
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_CR_EOPIE|macro|FLASH_CR_EOPIE
DECL|FLASH_CR_LOCK|macro|FLASH_CR_LOCK
DECL|FLASH_CR_MER1|macro|FLASH_CR_MER1
DECL|FLASH_CR_MER2|macro|FLASH_CR_MER2
DECL|FLASH_CR_MER|macro|FLASH_CR_MER
DECL|FLASH_CR_PG|macro|FLASH_CR_PG
DECL|FLASH_CR_PSIZE_0|macro|FLASH_CR_PSIZE_0
DECL|FLASH_CR_PSIZE_1|macro|FLASH_CR_PSIZE_1
DECL|FLASH_CR_PSIZE|macro|FLASH_CR_PSIZE
DECL|FLASH_CR_SER|macro|FLASH_CR_SER
DECL|FLASH_CR_SNB_0|macro|FLASH_CR_SNB_0
DECL|FLASH_CR_SNB_1|macro|FLASH_CR_SNB_1
DECL|FLASH_CR_SNB_2|macro|FLASH_CR_SNB_2
DECL|FLASH_CR_SNB_3|macro|FLASH_CR_SNB_3
DECL|FLASH_CR_SNB_4|macro|FLASH_CR_SNB_4
DECL|FLASH_CR_SNB|macro|FLASH_CR_SNB
DECL|FLASH_CR_STRT|macro|FLASH_CR_STRT
DECL|FLASH_END|macro|FLASH_END
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 4, /*!< FLASH global Interrupt */
DECL|FLASH_OPTCR1_nWRP_0|macro|FLASH_OPTCR1_nWRP_0
DECL|FLASH_OPTCR1_nWRP_10|macro|FLASH_OPTCR1_nWRP_10
DECL|FLASH_OPTCR1_nWRP_11|macro|FLASH_OPTCR1_nWRP_11
DECL|FLASH_OPTCR1_nWRP_1|macro|FLASH_OPTCR1_nWRP_1
DECL|FLASH_OPTCR1_nWRP_2|macro|FLASH_OPTCR1_nWRP_2
DECL|FLASH_OPTCR1_nWRP_3|macro|FLASH_OPTCR1_nWRP_3
DECL|FLASH_OPTCR1_nWRP_4|macro|FLASH_OPTCR1_nWRP_4
DECL|FLASH_OPTCR1_nWRP_5|macro|FLASH_OPTCR1_nWRP_5
DECL|FLASH_OPTCR1_nWRP_6|macro|FLASH_OPTCR1_nWRP_6
DECL|FLASH_OPTCR1_nWRP_7|macro|FLASH_OPTCR1_nWRP_7
DECL|FLASH_OPTCR1_nWRP_8|macro|FLASH_OPTCR1_nWRP_8
DECL|FLASH_OPTCR1_nWRP_9|macro|FLASH_OPTCR1_nWRP_9
DECL|FLASH_OPTCR1_nWRP|macro|FLASH_OPTCR1_nWRP
DECL|FLASH_OPTCR_BFB2|macro|FLASH_OPTCR_BFB2
DECL|FLASH_OPTCR_BOR_LEV_0|macro|FLASH_OPTCR_BOR_LEV_0
DECL|FLASH_OPTCR_BOR_LEV_1|macro|FLASH_OPTCR_BOR_LEV_1
DECL|FLASH_OPTCR_BOR_LEV|macro|FLASH_OPTCR_BOR_LEV
DECL|FLASH_OPTCR_DB1M|macro|FLASH_OPTCR_DB1M
DECL|FLASH_OPTCR_OPTLOCK|macro|FLASH_OPTCR_OPTLOCK
DECL|FLASH_OPTCR_OPTSTRT|macro|FLASH_OPTCR_OPTSTRT
DECL|FLASH_OPTCR_RDP_0|macro|FLASH_OPTCR_RDP_0
DECL|FLASH_OPTCR_RDP_1|macro|FLASH_OPTCR_RDP_1
DECL|FLASH_OPTCR_RDP_2|macro|FLASH_OPTCR_RDP_2
DECL|FLASH_OPTCR_RDP_3|macro|FLASH_OPTCR_RDP_3
DECL|FLASH_OPTCR_RDP_4|macro|FLASH_OPTCR_RDP_4
DECL|FLASH_OPTCR_RDP_5|macro|FLASH_OPTCR_RDP_5
DECL|FLASH_OPTCR_RDP_6|macro|FLASH_OPTCR_RDP_6
DECL|FLASH_OPTCR_RDP_7|macro|FLASH_OPTCR_RDP_7
DECL|FLASH_OPTCR_RDP|macro|FLASH_OPTCR_RDP
DECL|FLASH_OPTCR_SPRMOD|macro|FLASH_OPTCR_SPRMOD
DECL|FLASH_OPTCR_WDG_SW|macro|FLASH_OPTCR_WDG_SW
DECL|FLASH_OPTCR_nRST_STDBY|macro|FLASH_OPTCR_nRST_STDBY
DECL|FLASH_OPTCR_nRST_STOP|macro|FLASH_OPTCR_nRST_STOP
DECL|FLASH_OPTCR_nWRP_0|macro|FLASH_OPTCR_nWRP_0
DECL|FLASH_OPTCR_nWRP_10|macro|FLASH_OPTCR_nWRP_10
DECL|FLASH_OPTCR_nWRP_11|macro|FLASH_OPTCR_nWRP_11
DECL|FLASH_OPTCR_nWRP_1|macro|FLASH_OPTCR_nWRP_1
DECL|FLASH_OPTCR_nWRP_2|macro|FLASH_OPTCR_nWRP_2
DECL|FLASH_OPTCR_nWRP_3|macro|FLASH_OPTCR_nWRP_3
DECL|FLASH_OPTCR_nWRP_4|macro|FLASH_OPTCR_nWRP_4
DECL|FLASH_OPTCR_nWRP_5|macro|FLASH_OPTCR_nWRP_5
DECL|FLASH_OPTCR_nWRP_6|macro|FLASH_OPTCR_nWRP_6
DECL|FLASH_OPTCR_nWRP_7|macro|FLASH_OPTCR_nWRP_7
DECL|FLASH_OPTCR_nWRP_8|macro|FLASH_OPTCR_nWRP_8
DECL|FLASH_OPTCR_nWRP_9|macro|FLASH_OPTCR_nWRP_9
DECL|FLASH_OPTCR_nWRP|macro|FLASH_OPTCR_nWRP
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_PGAERR|macro|FLASH_SR_PGAERR
DECL|FLASH_SR_PGPERR|macro|FLASH_SR_PGPERR
DECL|FLASH_SR_PGSERR|macro|FLASH_SR_PGSERR
DECL|FLASH_SR_SOP|macro|FLASH_SR_SOP
DECL|FLASH_SR_WRPERR|macro|FLASH_SR_WRPERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH|macro|FLASH
DECL|FLTR|member|__IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
DECL|FM1R|member|__IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
DECL|FMC_BCR1_ASYNCWAIT|macro|FMC_BCR1_ASYNCWAIT
DECL|FMC_BCR1_BURSTEN|macro|FMC_BCR1_BURSTEN
DECL|FMC_BCR1_CBURSTRW|macro|FMC_BCR1_CBURSTRW
DECL|FMC_BCR1_CCLKEN|macro|FMC_BCR1_CCLKEN
DECL|FMC_BCR1_CPSIZE_0|macro|FMC_BCR1_CPSIZE_0
DECL|FMC_BCR1_CPSIZE_1|macro|FMC_BCR1_CPSIZE_1
DECL|FMC_BCR1_CPSIZE_2|macro|FMC_BCR1_CPSIZE_2
DECL|FMC_BCR1_CPSIZE|macro|FMC_BCR1_CPSIZE
DECL|FMC_BCR1_EXTMOD|macro|FMC_BCR1_EXTMOD
DECL|FMC_BCR1_FACCEN|macro|FMC_BCR1_FACCEN
DECL|FMC_BCR1_MBKEN|macro|FMC_BCR1_MBKEN
DECL|FMC_BCR1_MTYP_0|macro|FMC_BCR1_MTYP_0
DECL|FMC_BCR1_MTYP_1|macro|FMC_BCR1_MTYP_1
DECL|FMC_BCR1_MTYP|macro|FMC_BCR1_MTYP
DECL|FMC_BCR1_MUXEN|macro|FMC_BCR1_MUXEN
DECL|FMC_BCR1_MWID_0|macro|FMC_BCR1_MWID_0
DECL|FMC_BCR1_MWID_1|macro|FMC_BCR1_MWID_1
DECL|FMC_BCR1_MWID|macro|FMC_BCR1_MWID
DECL|FMC_BCR1_WAITCFG|macro|FMC_BCR1_WAITCFG
DECL|FMC_BCR1_WAITEN|macro|FMC_BCR1_WAITEN
DECL|FMC_BCR1_WAITPOL|macro|FMC_BCR1_WAITPOL
DECL|FMC_BCR1_WFDIS|macro|FMC_BCR1_WFDIS
DECL|FMC_BCR1_WREN|macro|FMC_BCR1_WREN
DECL|FMC_BCR2_ASYNCWAIT|macro|FMC_BCR2_ASYNCWAIT
DECL|FMC_BCR2_BURSTEN|macro|FMC_BCR2_BURSTEN
DECL|FMC_BCR2_CBURSTRW|macro|FMC_BCR2_CBURSTRW
DECL|FMC_BCR2_EXTMOD|macro|FMC_BCR2_EXTMOD
DECL|FMC_BCR2_FACCEN|macro|FMC_BCR2_FACCEN
DECL|FMC_BCR2_MBKEN|macro|FMC_BCR2_MBKEN
DECL|FMC_BCR2_MTYP_0|macro|FMC_BCR2_MTYP_0
DECL|FMC_BCR2_MTYP_1|macro|FMC_BCR2_MTYP_1
DECL|FMC_BCR2_MTYP|macro|FMC_BCR2_MTYP
DECL|FMC_BCR2_MUXEN|macro|FMC_BCR2_MUXEN
DECL|FMC_BCR2_MWID_0|macro|FMC_BCR2_MWID_0
DECL|FMC_BCR2_MWID_1|macro|FMC_BCR2_MWID_1
DECL|FMC_BCR2_MWID|macro|FMC_BCR2_MWID
DECL|FMC_BCR2_WAITCFG|macro|FMC_BCR2_WAITCFG
DECL|FMC_BCR2_WAITEN|macro|FMC_BCR2_WAITEN
DECL|FMC_BCR2_WAITPOL|macro|FMC_BCR2_WAITPOL
DECL|FMC_BCR2_WREN|macro|FMC_BCR2_WREN
DECL|FMC_BCR3_ASYNCWAIT|macro|FMC_BCR3_ASYNCWAIT
DECL|FMC_BCR3_BURSTEN|macro|FMC_BCR3_BURSTEN
DECL|FMC_BCR3_CBURSTRW|macro|FMC_BCR3_CBURSTRW
DECL|FMC_BCR3_EXTMOD|macro|FMC_BCR3_EXTMOD
DECL|FMC_BCR3_FACCEN|macro|FMC_BCR3_FACCEN
DECL|FMC_BCR3_MBKEN|macro|FMC_BCR3_MBKEN
DECL|FMC_BCR3_MTYP_0|macro|FMC_BCR3_MTYP_0
DECL|FMC_BCR3_MTYP_1|macro|FMC_BCR3_MTYP_1
DECL|FMC_BCR3_MTYP|macro|FMC_BCR3_MTYP
DECL|FMC_BCR3_MUXEN|macro|FMC_BCR3_MUXEN
DECL|FMC_BCR3_MWID_0|macro|FMC_BCR3_MWID_0
DECL|FMC_BCR3_MWID_1|macro|FMC_BCR3_MWID_1
DECL|FMC_BCR3_MWID|macro|FMC_BCR3_MWID
DECL|FMC_BCR3_WAITCFG|macro|FMC_BCR3_WAITCFG
DECL|FMC_BCR3_WAITEN|macro|FMC_BCR3_WAITEN
DECL|FMC_BCR3_WAITPOL|macro|FMC_BCR3_WAITPOL
DECL|FMC_BCR3_WREN|macro|FMC_BCR3_WREN
DECL|FMC_BCR4_ASYNCWAIT|macro|FMC_BCR4_ASYNCWAIT
DECL|FMC_BCR4_BURSTEN|macro|FMC_BCR4_BURSTEN
DECL|FMC_BCR4_CBURSTRW|macro|FMC_BCR4_CBURSTRW
DECL|FMC_BCR4_EXTMOD|macro|FMC_BCR4_EXTMOD
DECL|FMC_BCR4_FACCEN|macro|FMC_BCR4_FACCEN
DECL|FMC_BCR4_MBKEN|macro|FMC_BCR4_MBKEN
DECL|FMC_BCR4_MTYP_0|macro|FMC_BCR4_MTYP_0
DECL|FMC_BCR4_MTYP_1|macro|FMC_BCR4_MTYP_1
DECL|FMC_BCR4_MTYP|macro|FMC_BCR4_MTYP
DECL|FMC_BCR4_MUXEN|macro|FMC_BCR4_MUXEN
DECL|FMC_BCR4_MWID_0|macro|FMC_BCR4_MWID_0
DECL|FMC_BCR4_MWID_1|macro|FMC_BCR4_MWID_1
DECL|FMC_BCR4_MWID|macro|FMC_BCR4_MWID
DECL|FMC_BCR4_WAITCFG|macro|FMC_BCR4_WAITCFG
DECL|FMC_BCR4_WAITEN|macro|FMC_BCR4_WAITEN
DECL|FMC_BCR4_WAITPOL|macro|FMC_BCR4_WAITPOL
DECL|FMC_BCR4_WREN|macro|FMC_BCR4_WREN
DECL|FMC_BTR1_ACCMOD_0|macro|FMC_BTR1_ACCMOD_0
DECL|FMC_BTR1_ACCMOD_1|macro|FMC_BTR1_ACCMOD_1
DECL|FMC_BTR1_ACCMOD|macro|FMC_BTR1_ACCMOD
DECL|FMC_BTR1_ADDHLD_0|macro|FMC_BTR1_ADDHLD_0
DECL|FMC_BTR1_ADDHLD_1|macro|FMC_BTR1_ADDHLD_1
DECL|FMC_BTR1_ADDHLD_2|macro|FMC_BTR1_ADDHLD_2
DECL|FMC_BTR1_ADDHLD_3|macro|FMC_BTR1_ADDHLD_3
DECL|FMC_BTR1_ADDHLD|macro|FMC_BTR1_ADDHLD
DECL|FMC_BTR1_ADDSET_0|macro|FMC_BTR1_ADDSET_0
DECL|FMC_BTR1_ADDSET_1|macro|FMC_BTR1_ADDSET_1
DECL|FMC_BTR1_ADDSET_2|macro|FMC_BTR1_ADDSET_2
DECL|FMC_BTR1_ADDSET_3|macro|FMC_BTR1_ADDSET_3
DECL|FMC_BTR1_ADDSET|macro|FMC_BTR1_ADDSET
DECL|FMC_BTR1_BUSTURN_0|macro|FMC_BTR1_BUSTURN_0
DECL|FMC_BTR1_BUSTURN_1|macro|FMC_BTR1_BUSTURN_1
DECL|FMC_BTR1_BUSTURN_2|macro|FMC_BTR1_BUSTURN_2
DECL|FMC_BTR1_BUSTURN_3|macro|FMC_BTR1_BUSTURN_3
DECL|FMC_BTR1_BUSTURN|macro|FMC_BTR1_BUSTURN
DECL|FMC_BTR1_CLKDIV_0|macro|FMC_BTR1_CLKDIV_0
DECL|FMC_BTR1_CLKDIV_1|macro|FMC_BTR1_CLKDIV_1
DECL|FMC_BTR1_CLKDIV_2|macro|FMC_BTR1_CLKDIV_2
DECL|FMC_BTR1_CLKDIV_3|macro|FMC_BTR1_CLKDIV_3
DECL|FMC_BTR1_CLKDIV|macro|FMC_BTR1_CLKDIV
DECL|FMC_BTR1_DATAST_0|macro|FMC_BTR1_DATAST_0
DECL|FMC_BTR1_DATAST_1|macro|FMC_BTR1_DATAST_1
DECL|FMC_BTR1_DATAST_2|macro|FMC_BTR1_DATAST_2
DECL|FMC_BTR1_DATAST_3|macro|FMC_BTR1_DATAST_3
DECL|FMC_BTR1_DATAST_4|macro|FMC_BTR1_DATAST_4
DECL|FMC_BTR1_DATAST_5|macro|FMC_BTR1_DATAST_5
DECL|FMC_BTR1_DATAST_6|macro|FMC_BTR1_DATAST_6
DECL|FMC_BTR1_DATAST_7|macro|FMC_BTR1_DATAST_7
DECL|FMC_BTR1_DATAST|macro|FMC_BTR1_DATAST
DECL|FMC_BTR1_DATLAT_0|macro|FMC_BTR1_DATLAT_0
DECL|FMC_BTR1_DATLAT_1|macro|FMC_BTR1_DATLAT_1
DECL|FMC_BTR1_DATLAT_2|macro|FMC_BTR1_DATLAT_2
DECL|FMC_BTR1_DATLAT_3|macro|FMC_BTR1_DATLAT_3
DECL|FMC_BTR1_DATLAT|macro|FMC_BTR1_DATLAT
DECL|FMC_BTR2_ACCMOD_0|macro|FMC_BTR2_ACCMOD_0
DECL|FMC_BTR2_ACCMOD_1|macro|FMC_BTR2_ACCMOD_1
DECL|FMC_BTR2_ACCMOD|macro|FMC_BTR2_ACCMOD
DECL|FMC_BTR2_ADDHLD_0|macro|FMC_BTR2_ADDHLD_0
DECL|FMC_BTR2_ADDHLD_1|macro|FMC_BTR2_ADDHLD_1
DECL|FMC_BTR2_ADDHLD_2|macro|FMC_BTR2_ADDHLD_2
DECL|FMC_BTR2_ADDHLD_3|macro|FMC_BTR2_ADDHLD_3
DECL|FMC_BTR2_ADDHLD|macro|FMC_BTR2_ADDHLD
DECL|FMC_BTR2_ADDSET_0|macro|FMC_BTR2_ADDSET_0
DECL|FMC_BTR2_ADDSET_1|macro|FMC_BTR2_ADDSET_1
DECL|FMC_BTR2_ADDSET_2|macro|FMC_BTR2_ADDSET_2
DECL|FMC_BTR2_ADDSET_3|macro|FMC_BTR2_ADDSET_3
DECL|FMC_BTR2_ADDSET|macro|FMC_BTR2_ADDSET
DECL|FMC_BTR2_BUSTURN_0|macro|FMC_BTR2_BUSTURN_0
DECL|FMC_BTR2_BUSTURN_1|macro|FMC_BTR2_BUSTURN_1
DECL|FMC_BTR2_BUSTURN_2|macro|FMC_BTR2_BUSTURN_2
DECL|FMC_BTR2_BUSTURN_3|macro|FMC_BTR2_BUSTURN_3
DECL|FMC_BTR2_BUSTURN|macro|FMC_BTR2_BUSTURN
DECL|FMC_BTR2_CLKDIV_0|macro|FMC_BTR2_CLKDIV_0
DECL|FMC_BTR2_CLKDIV_1|macro|FMC_BTR2_CLKDIV_1
DECL|FMC_BTR2_CLKDIV_2|macro|FMC_BTR2_CLKDIV_2
DECL|FMC_BTR2_CLKDIV_3|macro|FMC_BTR2_CLKDIV_3
DECL|FMC_BTR2_CLKDIV|macro|FMC_BTR2_CLKDIV
DECL|FMC_BTR2_DATAST_0|macro|FMC_BTR2_DATAST_0
DECL|FMC_BTR2_DATAST_1|macro|FMC_BTR2_DATAST_1
DECL|FMC_BTR2_DATAST_2|macro|FMC_BTR2_DATAST_2
DECL|FMC_BTR2_DATAST_3|macro|FMC_BTR2_DATAST_3
DECL|FMC_BTR2_DATAST_4|macro|FMC_BTR2_DATAST_4
DECL|FMC_BTR2_DATAST_5|macro|FMC_BTR2_DATAST_5
DECL|FMC_BTR2_DATAST_6|macro|FMC_BTR2_DATAST_6
DECL|FMC_BTR2_DATAST_7|macro|FMC_BTR2_DATAST_7
DECL|FMC_BTR2_DATAST|macro|FMC_BTR2_DATAST
DECL|FMC_BTR2_DATLAT_0|macro|FMC_BTR2_DATLAT_0
DECL|FMC_BTR2_DATLAT_1|macro|FMC_BTR2_DATLAT_1
DECL|FMC_BTR2_DATLAT_2|macro|FMC_BTR2_DATLAT_2
DECL|FMC_BTR2_DATLAT_3|macro|FMC_BTR2_DATLAT_3
DECL|FMC_BTR2_DATLAT|macro|FMC_BTR2_DATLAT
DECL|FMC_BTR3_ACCMOD_0|macro|FMC_BTR3_ACCMOD_0
DECL|FMC_BTR3_ACCMOD_1|macro|FMC_BTR3_ACCMOD_1
DECL|FMC_BTR3_ACCMOD|macro|FMC_BTR3_ACCMOD
DECL|FMC_BTR3_ADDHLD_0|macro|FMC_BTR3_ADDHLD_0
DECL|FMC_BTR3_ADDHLD_1|macro|FMC_BTR3_ADDHLD_1
DECL|FMC_BTR3_ADDHLD_2|macro|FMC_BTR3_ADDHLD_2
DECL|FMC_BTR3_ADDHLD_3|macro|FMC_BTR3_ADDHLD_3
DECL|FMC_BTR3_ADDHLD|macro|FMC_BTR3_ADDHLD
DECL|FMC_BTR3_ADDSET_0|macro|FMC_BTR3_ADDSET_0
DECL|FMC_BTR3_ADDSET_1|macro|FMC_BTR3_ADDSET_1
DECL|FMC_BTR3_ADDSET_2|macro|FMC_BTR3_ADDSET_2
DECL|FMC_BTR3_ADDSET_3|macro|FMC_BTR3_ADDSET_3
DECL|FMC_BTR3_ADDSET|macro|FMC_BTR3_ADDSET
DECL|FMC_BTR3_BUSTURN_0|macro|FMC_BTR3_BUSTURN_0
DECL|FMC_BTR3_BUSTURN_1|macro|FMC_BTR3_BUSTURN_1
DECL|FMC_BTR3_BUSTURN_2|macro|FMC_BTR3_BUSTURN_2
DECL|FMC_BTR3_BUSTURN_3|macro|FMC_BTR3_BUSTURN_3
DECL|FMC_BTR3_BUSTURN|macro|FMC_BTR3_BUSTURN
DECL|FMC_BTR3_CLKDIV_0|macro|FMC_BTR3_CLKDIV_0
DECL|FMC_BTR3_CLKDIV_1|macro|FMC_BTR3_CLKDIV_1
DECL|FMC_BTR3_CLKDIV_2|macro|FMC_BTR3_CLKDIV_2
DECL|FMC_BTR3_CLKDIV_3|macro|FMC_BTR3_CLKDIV_3
DECL|FMC_BTR3_CLKDIV|macro|FMC_BTR3_CLKDIV
DECL|FMC_BTR3_DATAST_0|macro|FMC_BTR3_DATAST_0
DECL|FMC_BTR3_DATAST_1|macro|FMC_BTR3_DATAST_1
DECL|FMC_BTR3_DATAST_2|macro|FMC_BTR3_DATAST_2
DECL|FMC_BTR3_DATAST_3|macro|FMC_BTR3_DATAST_3
DECL|FMC_BTR3_DATAST_4|macro|FMC_BTR3_DATAST_4
DECL|FMC_BTR3_DATAST_5|macro|FMC_BTR3_DATAST_5
DECL|FMC_BTR3_DATAST_6|macro|FMC_BTR3_DATAST_6
DECL|FMC_BTR3_DATAST_7|macro|FMC_BTR3_DATAST_7
DECL|FMC_BTR3_DATAST|macro|FMC_BTR3_DATAST
DECL|FMC_BTR3_DATLAT_0|macro|FMC_BTR3_DATLAT_0
DECL|FMC_BTR3_DATLAT_1|macro|FMC_BTR3_DATLAT_1
DECL|FMC_BTR3_DATLAT_2|macro|FMC_BTR3_DATLAT_2
DECL|FMC_BTR3_DATLAT_3|macro|FMC_BTR3_DATLAT_3
DECL|FMC_BTR3_DATLAT|macro|FMC_BTR3_DATLAT
DECL|FMC_BTR4_ACCMOD_0|macro|FMC_BTR4_ACCMOD_0
DECL|FMC_BTR4_ACCMOD_1|macro|FMC_BTR4_ACCMOD_1
DECL|FMC_BTR4_ACCMOD|macro|FMC_BTR4_ACCMOD
DECL|FMC_BTR4_ADDHLD_0|macro|FMC_BTR4_ADDHLD_0
DECL|FMC_BTR4_ADDHLD_1|macro|FMC_BTR4_ADDHLD_1
DECL|FMC_BTR4_ADDHLD_2|macro|FMC_BTR4_ADDHLD_2
DECL|FMC_BTR4_ADDHLD_3|macro|FMC_BTR4_ADDHLD_3
DECL|FMC_BTR4_ADDHLD|macro|FMC_BTR4_ADDHLD
DECL|FMC_BTR4_ADDSET_0|macro|FMC_BTR4_ADDSET_0
DECL|FMC_BTR4_ADDSET_1|macro|FMC_BTR4_ADDSET_1
DECL|FMC_BTR4_ADDSET_2|macro|FMC_BTR4_ADDSET_2
DECL|FMC_BTR4_ADDSET_3|macro|FMC_BTR4_ADDSET_3
DECL|FMC_BTR4_ADDSET|macro|FMC_BTR4_ADDSET
DECL|FMC_BTR4_BUSTURN_0|macro|FMC_BTR4_BUSTURN_0
DECL|FMC_BTR4_BUSTURN_1|macro|FMC_BTR4_BUSTURN_1
DECL|FMC_BTR4_BUSTURN_2|macro|FMC_BTR4_BUSTURN_2
DECL|FMC_BTR4_BUSTURN_3|macro|FMC_BTR4_BUSTURN_3
DECL|FMC_BTR4_BUSTURN|macro|FMC_BTR4_BUSTURN
DECL|FMC_BTR4_CLKDIV_0|macro|FMC_BTR4_CLKDIV_0
DECL|FMC_BTR4_CLKDIV_1|macro|FMC_BTR4_CLKDIV_1
DECL|FMC_BTR4_CLKDIV_2|macro|FMC_BTR4_CLKDIV_2
DECL|FMC_BTR4_CLKDIV_3|macro|FMC_BTR4_CLKDIV_3
DECL|FMC_BTR4_CLKDIV|macro|FMC_BTR4_CLKDIV
DECL|FMC_BTR4_DATAST_0|macro|FMC_BTR4_DATAST_0
DECL|FMC_BTR4_DATAST_1|macro|FMC_BTR4_DATAST_1
DECL|FMC_BTR4_DATAST_2|macro|FMC_BTR4_DATAST_2
DECL|FMC_BTR4_DATAST_3|macro|FMC_BTR4_DATAST_3
DECL|FMC_BTR4_DATAST_4|macro|FMC_BTR4_DATAST_4
DECL|FMC_BTR4_DATAST_5|macro|FMC_BTR4_DATAST_5
DECL|FMC_BTR4_DATAST_6|macro|FMC_BTR4_DATAST_6
DECL|FMC_BTR4_DATAST_7|macro|FMC_BTR4_DATAST_7
DECL|FMC_BTR4_DATAST|macro|FMC_BTR4_DATAST
DECL|FMC_BTR4_DATLAT_0|macro|FMC_BTR4_DATLAT_0
DECL|FMC_BTR4_DATLAT_1|macro|FMC_BTR4_DATLAT_1
DECL|FMC_BTR4_DATLAT_2|macro|FMC_BTR4_DATLAT_2
DECL|FMC_BTR4_DATLAT_3|macro|FMC_BTR4_DATLAT_3
DECL|FMC_BTR4_DATLAT|macro|FMC_BTR4_DATLAT
DECL|FMC_BWTR1_ACCMOD_0|macro|FMC_BWTR1_ACCMOD_0
DECL|FMC_BWTR1_ACCMOD_1|macro|FMC_BWTR1_ACCMOD_1
DECL|FMC_BWTR1_ACCMOD|macro|FMC_BWTR1_ACCMOD
DECL|FMC_BWTR1_ADDHLD_0|macro|FMC_BWTR1_ADDHLD_0
DECL|FMC_BWTR1_ADDHLD_1|macro|FMC_BWTR1_ADDHLD_1
DECL|FMC_BWTR1_ADDHLD_2|macro|FMC_BWTR1_ADDHLD_2
DECL|FMC_BWTR1_ADDHLD_3|macro|FMC_BWTR1_ADDHLD_3
DECL|FMC_BWTR1_ADDHLD|macro|FMC_BWTR1_ADDHLD
DECL|FMC_BWTR1_ADDSET_0|macro|FMC_BWTR1_ADDSET_0
DECL|FMC_BWTR1_ADDSET_1|macro|FMC_BWTR1_ADDSET_1
DECL|FMC_BWTR1_ADDSET_2|macro|FMC_BWTR1_ADDSET_2
DECL|FMC_BWTR1_ADDSET_3|macro|FMC_BWTR1_ADDSET_3
DECL|FMC_BWTR1_ADDSET|macro|FMC_BWTR1_ADDSET
DECL|FMC_BWTR1_BUSTURN_0|macro|FMC_BWTR1_BUSTURN_0
DECL|FMC_BWTR1_BUSTURN_1|macro|FMC_BWTR1_BUSTURN_1
DECL|FMC_BWTR1_BUSTURN_2|macro|FMC_BWTR1_BUSTURN_2
DECL|FMC_BWTR1_BUSTURN_3|macro|FMC_BWTR1_BUSTURN_3
DECL|FMC_BWTR1_BUSTURN|macro|FMC_BWTR1_BUSTURN
DECL|FMC_BWTR1_DATAST_0|macro|FMC_BWTR1_DATAST_0
DECL|FMC_BWTR1_DATAST_1|macro|FMC_BWTR1_DATAST_1
DECL|FMC_BWTR1_DATAST_2|macro|FMC_BWTR1_DATAST_2
DECL|FMC_BWTR1_DATAST_3|macro|FMC_BWTR1_DATAST_3
DECL|FMC_BWTR1_DATAST_4|macro|FMC_BWTR1_DATAST_4
DECL|FMC_BWTR1_DATAST_5|macro|FMC_BWTR1_DATAST_5
DECL|FMC_BWTR1_DATAST_6|macro|FMC_BWTR1_DATAST_6
DECL|FMC_BWTR1_DATAST_7|macro|FMC_BWTR1_DATAST_7
DECL|FMC_BWTR1_DATAST|macro|FMC_BWTR1_DATAST
DECL|FMC_BWTR2_ACCMOD_0|macro|FMC_BWTR2_ACCMOD_0
DECL|FMC_BWTR2_ACCMOD_1|macro|FMC_BWTR2_ACCMOD_1
DECL|FMC_BWTR2_ACCMOD|macro|FMC_BWTR2_ACCMOD
DECL|FMC_BWTR2_ADDHLD_0|macro|FMC_BWTR2_ADDHLD_0
DECL|FMC_BWTR2_ADDHLD_1|macro|FMC_BWTR2_ADDHLD_1
DECL|FMC_BWTR2_ADDHLD_2|macro|FMC_BWTR2_ADDHLD_2
DECL|FMC_BWTR2_ADDHLD_3|macro|FMC_BWTR2_ADDHLD_3
DECL|FMC_BWTR2_ADDHLD|macro|FMC_BWTR2_ADDHLD
DECL|FMC_BWTR2_ADDSET_0|macro|FMC_BWTR2_ADDSET_0
DECL|FMC_BWTR2_ADDSET_1|macro|FMC_BWTR2_ADDSET_1
DECL|FMC_BWTR2_ADDSET_2|macro|FMC_BWTR2_ADDSET_2
DECL|FMC_BWTR2_ADDSET_3|macro|FMC_BWTR2_ADDSET_3
DECL|FMC_BWTR2_ADDSET|macro|FMC_BWTR2_ADDSET
DECL|FMC_BWTR2_BUSTURN_0|macro|FMC_BWTR2_BUSTURN_0
DECL|FMC_BWTR2_BUSTURN_1|macro|FMC_BWTR2_BUSTURN_1
DECL|FMC_BWTR2_BUSTURN_2|macro|FMC_BWTR2_BUSTURN_2
DECL|FMC_BWTR2_BUSTURN_3|macro|FMC_BWTR2_BUSTURN_3
DECL|FMC_BWTR2_BUSTURN|macro|FMC_BWTR2_BUSTURN
DECL|FMC_BWTR2_DATAST_0|macro|FMC_BWTR2_DATAST_0
DECL|FMC_BWTR2_DATAST_1|macro|FMC_BWTR2_DATAST_1
DECL|FMC_BWTR2_DATAST_2|macro|FMC_BWTR2_DATAST_2
DECL|FMC_BWTR2_DATAST_3|macro|FMC_BWTR2_DATAST_3
DECL|FMC_BWTR2_DATAST_4|macro|FMC_BWTR2_DATAST_4
DECL|FMC_BWTR2_DATAST_5|macro|FMC_BWTR2_DATAST_5
DECL|FMC_BWTR2_DATAST_6|macro|FMC_BWTR2_DATAST_6
DECL|FMC_BWTR2_DATAST_7|macro|FMC_BWTR2_DATAST_7
DECL|FMC_BWTR2_DATAST|macro|FMC_BWTR2_DATAST
DECL|FMC_BWTR3_ACCMOD_0|macro|FMC_BWTR3_ACCMOD_0
DECL|FMC_BWTR3_ACCMOD_1|macro|FMC_BWTR3_ACCMOD_1
DECL|FMC_BWTR3_ACCMOD|macro|FMC_BWTR3_ACCMOD
DECL|FMC_BWTR3_ADDHLD_0|macro|FMC_BWTR3_ADDHLD_0
DECL|FMC_BWTR3_ADDHLD_1|macro|FMC_BWTR3_ADDHLD_1
DECL|FMC_BWTR3_ADDHLD_2|macro|FMC_BWTR3_ADDHLD_2
DECL|FMC_BWTR3_ADDHLD_3|macro|FMC_BWTR3_ADDHLD_3
DECL|FMC_BWTR3_ADDHLD|macro|FMC_BWTR3_ADDHLD
DECL|FMC_BWTR3_ADDSET_0|macro|FMC_BWTR3_ADDSET_0
DECL|FMC_BWTR3_ADDSET_1|macro|FMC_BWTR3_ADDSET_1
DECL|FMC_BWTR3_ADDSET_2|macro|FMC_BWTR3_ADDSET_2
DECL|FMC_BWTR3_ADDSET_3|macro|FMC_BWTR3_ADDSET_3
DECL|FMC_BWTR3_ADDSET|macro|FMC_BWTR3_ADDSET
DECL|FMC_BWTR3_BUSTURN_0|macro|FMC_BWTR3_BUSTURN_0
DECL|FMC_BWTR3_BUSTURN_1|macro|FMC_BWTR3_BUSTURN_1
DECL|FMC_BWTR3_BUSTURN_2|macro|FMC_BWTR3_BUSTURN_2
DECL|FMC_BWTR3_BUSTURN_3|macro|FMC_BWTR3_BUSTURN_3
DECL|FMC_BWTR3_BUSTURN|macro|FMC_BWTR3_BUSTURN
DECL|FMC_BWTR3_DATAST_0|macro|FMC_BWTR3_DATAST_0
DECL|FMC_BWTR3_DATAST_1|macro|FMC_BWTR3_DATAST_1
DECL|FMC_BWTR3_DATAST_2|macro|FMC_BWTR3_DATAST_2
DECL|FMC_BWTR3_DATAST_3|macro|FMC_BWTR3_DATAST_3
DECL|FMC_BWTR3_DATAST_4|macro|FMC_BWTR3_DATAST_4
DECL|FMC_BWTR3_DATAST_5|macro|FMC_BWTR3_DATAST_5
DECL|FMC_BWTR3_DATAST_6|macro|FMC_BWTR3_DATAST_6
DECL|FMC_BWTR3_DATAST_7|macro|FMC_BWTR3_DATAST_7
DECL|FMC_BWTR3_DATAST|macro|FMC_BWTR3_DATAST
DECL|FMC_BWTR4_ACCMOD_0|macro|FMC_BWTR4_ACCMOD_0
DECL|FMC_BWTR4_ACCMOD_1|macro|FMC_BWTR4_ACCMOD_1
DECL|FMC_BWTR4_ACCMOD|macro|FMC_BWTR4_ACCMOD
DECL|FMC_BWTR4_ADDHLD_0|macro|FMC_BWTR4_ADDHLD_0
DECL|FMC_BWTR4_ADDHLD_1|macro|FMC_BWTR4_ADDHLD_1
DECL|FMC_BWTR4_ADDHLD_2|macro|FMC_BWTR4_ADDHLD_2
DECL|FMC_BWTR4_ADDHLD_3|macro|FMC_BWTR4_ADDHLD_3
DECL|FMC_BWTR4_ADDHLD|macro|FMC_BWTR4_ADDHLD
DECL|FMC_BWTR4_ADDSET_0|macro|FMC_BWTR4_ADDSET_0
DECL|FMC_BWTR4_ADDSET_1|macro|FMC_BWTR4_ADDSET_1
DECL|FMC_BWTR4_ADDSET_2|macro|FMC_BWTR4_ADDSET_2
DECL|FMC_BWTR4_ADDSET_3|macro|FMC_BWTR4_ADDSET_3
DECL|FMC_BWTR4_ADDSET|macro|FMC_BWTR4_ADDSET
DECL|FMC_BWTR4_BUSTURN_0|macro|FMC_BWTR4_BUSTURN_0
DECL|FMC_BWTR4_BUSTURN_1|macro|FMC_BWTR4_BUSTURN_1
DECL|FMC_BWTR4_BUSTURN_2|macro|FMC_BWTR4_BUSTURN_2
DECL|FMC_BWTR4_BUSTURN_3|macro|FMC_BWTR4_BUSTURN_3
DECL|FMC_BWTR4_BUSTURN|macro|FMC_BWTR4_BUSTURN
DECL|FMC_BWTR4_DATAST_0|macro|FMC_BWTR4_DATAST_0
DECL|FMC_BWTR4_DATAST_1|macro|FMC_BWTR4_DATAST_1
DECL|FMC_BWTR4_DATAST_2|macro|FMC_BWTR4_DATAST_2
DECL|FMC_BWTR4_DATAST_3|macro|FMC_BWTR4_DATAST_3
DECL|FMC_BWTR4_DATAST_4|macro|FMC_BWTR4_DATAST_4
DECL|FMC_BWTR4_DATAST_5|macro|FMC_BWTR4_DATAST_5
DECL|FMC_BWTR4_DATAST_6|macro|FMC_BWTR4_DATAST_6
DECL|FMC_BWTR4_DATAST_7|macro|FMC_BWTR4_DATAST_7
DECL|FMC_BWTR4_DATAST|macro|FMC_BWTR4_DATAST
DECL|FMC_Bank1E_R_BASE|macro|FMC_Bank1E_R_BASE
DECL|FMC_Bank1E_TypeDef|typedef|} FMC_Bank1E_TypeDef;
DECL|FMC_Bank1E|macro|FMC_Bank1E
DECL|FMC_Bank1_R_BASE|macro|FMC_Bank1_R_BASE
DECL|FMC_Bank1_TypeDef|typedef|} FMC_Bank1_TypeDef;
DECL|FMC_Bank1|macro|FMC_Bank1
DECL|FMC_Bank3_R_BASE|macro|FMC_Bank3_R_BASE
DECL|FMC_Bank3_TypeDef|typedef|} FMC_Bank3_TypeDef;
DECL|FMC_Bank3|macro|FMC_Bank3
DECL|FMC_Bank5_6_R_BASE|macro|FMC_Bank5_6_R_BASE
DECL|FMC_Bank5_6_TypeDef|typedef|} FMC_Bank5_6_TypeDef;
DECL|FMC_Bank5_6|macro|FMC_Bank5_6
DECL|FMC_ECCR_ECC2|macro|FMC_ECCR_ECC2
DECL|FMC_IRQn|enumerator|FMC_IRQn = 48, /*!< FMC global Interrupt */
DECL|FMC_PATT_ATTHIZ2_0|macro|FMC_PATT_ATTHIZ2_0
DECL|FMC_PATT_ATTHIZ2_1|macro|FMC_PATT_ATTHIZ2_1
DECL|FMC_PATT_ATTHIZ2_2|macro|FMC_PATT_ATTHIZ2_2
DECL|FMC_PATT_ATTHIZ2_3|macro|FMC_PATT_ATTHIZ2_3
DECL|FMC_PATT_ATTHIZ2_4|macro|FMC_PATT_ATTHIZ2_4
DECL|FMC_PATT_ATTHIZ2_5|macro|FMC_PATT_ATTHIZ2_5
DECL|FMC_PATT_ATTHIZ2_6|macro|FMC_PATT_ATTHIZ2_6
DECL|FMC_PATT_ATTHIZ2_7|macro|FMC_PATT_ATTHIZ2_7
DECL|FMC_PATT_ATTHIZ2|macro|FMC_PATT_ATTHIZ2
DECL|FMC_PATT_ATTHOLD2_0|macro|FMC_PATT_ATTHOLD2_0
DECL|FMC_PATT_ATTHOLD2_1|macro|FMC_PATT_ATTHOLD2_1
DECL|FMC_PATT_ATTHOLD2_2|macro|FMC_PATT_ATTHOLD2_2
DECL|FMC_PATT_ATTHOLD2_3|macro|FMC_PATT_ATTHOLD2_3
DECL|FMC_PATT_ATTHOLD2_4|macro|FMC_PATT_ATTHOLD2_4
DECL|FMC_PATT_ATTHOLD2_5|macro|FMC_PATT_ATTHOLD2_5
DECL|FMC_PATT_ATTHOLD2_6|macro|FMC_PATT_ATTHOLD2_6
DECL|FMC_PATT_ATTHOLD2_7|macro|FMC_PATT_ATTHOLD2_7
DECL|FMC_PATT_ATTHOLD2|macro|FMC_PATT_ATTHOLD2
DECL|FMC_PATT_ATTSET2_0|macro|FMC_PATT_ATTSET2_0
DECL|FMC_PATT_ATTSET2_1|macro|FMC_PATT_ATTSET2_1
DECL|FMC_PATT_ATTSET2_2|macro|FMC_PATT_ATTSET2_2
DECL|FMC_PATT_ATTSET2_3|macro|FMC_PATT_ATTSET2_3
DECL|FMC_PATT_ATTSET2_4|macro|FMC_PATT_ATTSET2_4
DECL|FMC_PATT_ATTSET2_5|macro|FMC_PATT_ATTSET2_5
DECL|FMC_PATT_ATTSET2_6|macro|FMC_PATT_ATTSET2_6
DECL|FMC_PATT_ATTSET2_7|macro|FMC_PATT_ATTSET2_7
DECL|FMC_PATT_ATTSET2|macro|FMC_PATT_ATTSET2
DECL|FMC_PATT_ATTWAIT2_0|macro|FMC_PATT_ATTWAIT2_0
DECL|FMC_PATT_ATTWAIT2_1|macro|FMC_PATT_ATTWAIT2_1
DECL|FMC_PATT_ATTWAIT2_2|macro|FMC_PATT_ATTWAIT2_2
DECL|FMC_PATT_ATTWAIT2_3|macro|FMC_PATT_ATTWAIT2_3
DECL|FMC_PATT_ATTWAIT2_4|macro|FMC_PATT_ATTWAIT2_4
DECL|FMC_PATT_ATTWAIT2_5|macro|FMC_PATT_ATTWAIT2_5
DECL|FMC_PATT_ATTWAIT2_6|macro|FMC_PATT_ATTWAIT2_6
DECL|FMC_PATT_ATTWAIT2_7|macro|FMC_PATT_ATTWAIT2_7
DECL|FMC_PATT_ATTWAIT2|macro|FMC_PATT_ATTWAIT2
DECL|FMC_PCR_ECCEN|macro|FMC_PCR_ECCEN
DECL|FMC_PCR_ECCPS_0|macro|FMC_PCR_ECCPS_0
DECL|FMC_PCR_ECCPS_1|macro|FMC_PCR_ECCPS_1
DECL|FMC_PCR_ECCPS_2|macro|FMC_PCR_ECCPS_2
DECL|FMC_PCR_ECCPS|macro|FMC_PCR_ECCPS
DECL|FMC_PCR_PBKEN|macro|FMC_PCR_PBKEN
DECL|FMC_PCR_PTYP|macro|FMC_PCR_PTYP
DECL|FMC_PCR_PWAITEN|macro|FMC_PCR_PWAITEN
DECL|FMC_PCR_PWID_0|macro|FMC_PCR_PWID_0
DECL|FMC_PCR_PWID_1|macro|FMC_PCR_PWID_1
DECL|FMC_PCR_PWID|macro|FMC_PCR_PWID
DECL|FMC_PCR_TAR_0|macro|FMC_PCR_TAR_0
DECL|FMC_PCR_TAR_1|macro|FMC_PCR_TAR_1
DECL|FMC_PCR_TAR_2|macro|FMC_PCR_TAR_2
DECL|FMC_PCR_TAR_3|macro|FMC_PCR_TAR_3
DECL|FMC_PCR_TAR|macro|FMC_PCR_TAR
DECL|FMC_PCR_TCLR_0|macro|FMC_PCR_TCLR_0
DECL|FMC_PCR_TCLR_1|macro|FMC_PCR_TCLR_1
DECL|FMC_PCR_TCLR_2|macro|FMC_PCR_TCLR_2
DECL|FMC_PCR_TCLR_3|macro|FMC_PCR_TCLR_3
DECL|FMC_PCR_TCLR|macro|FMC_PCR_TCLR
DECL|FMC_PMEM_MEMHIZ2_0|macro|FMC_PMEM_MEMHIZ2_0
DECL|FMC_PMEM_MEMHIZ2_1|macro|FMC_PMEM_MEMHIZ2_1
DECL|FMC_PMEM_MEMHIZ2_2|macro|FMC_PMEM_MEMHIZ2_2
DECL|FMC_PMEM_MEMHIZ2_3|macro|FMC_PMEM_MEMHIZ2_3
DECL|FMC_PMEM_MEMHIZ2_4|macro|FMC_PMEM_MEMHIZ2_4
DECL|FMC_PMEM_MEMHIZ2_5|macro|FMC_PMEM_MEMHIZ2_5
DECL|FMC_PMEM_MEMHIZ2_6|macro|FMC_PMEM_MEMHIZ2_6
DECL|FMC_PMEM_MEMHIZ2_7|macro|FMC_PMEM_MEMHIZ2_7
DECL|FMC_PMEM_MEMHIZ2|macro|FMC_PMEM_MEMHIZ2
DECL|FMC_PMEM_MEMHOLD2_0|macro|FMC_PMEM_MEMHOLD2_0
DECL|FMC_PMEM_MEMHOLD2_1|macro|FMC_PMEM_MEMHOLD2_1
DECL|FMC_PMEM_MEMHOLD2_2|macro|FMC_PMEM_MEMHOLD2_2
DECL|FMC_PMEM_MEMHOLD2_3|macro|FMC_PMEM_MEMHOLD2_3
DECL|FMC_PMEM_MEMHOLD2_4|macro|FMC_PMEM_MEMHOLD2_4
DECL|FMC_PMEM_MEMHOLD2_5|macro|FMC_PMEM_MEMHOLD2_5
DECL|FMC_PMEM_MEMHOLD2_6|macro|FMC_PMEM_MEMHOLD2_6
DECL|FMC_PMEM_MEMHOLD2_7|macro|FMC_PMEM_MEMHOLD2_7
DECL|FMC_PMEM_MEMHOLD2|macro|FMC_PMEM_MEMHOLD2
DECL|FMC_PMEM_MEMSET2_0|macro|FMC_PMEM_MEMSET2_0
DECL|FMC_PMEM_MEMSET2_1|macro|FMC_PMEM_MEMSET2_1
DECL|FMC_PMEM_MEMSET2_2|macro|FMC_PMEM_MEMSET2_2
DECL|FMC_PMEM_MEMSET2_3|macro|FMC_PMEM_MEMSET2_3
DECL|FMC_PMEM_MEMSET2_4|macro|FMC_PMEM_MEMSET2_4
DECL|FMC_PMEM_MEMSET2_5|macro|FMC_PMEM_MEMSET2_5
DECL|FMC_PMEM_MEMSET2_6|macro|FMC_PMEM_MEMSET2_6
DECL|FMC_PMEM_MEMSET2_7|macro|FMC_PMEM_MEMSET2_7
DECL|FMC_PMEM_MEMSET2|macro|FMC_PMEM_MEMSET2
DECL|FMC_PMEM_MEMWAIT2_0|macro|FMC_PMEM_MEMWAIT2_0
DECL|FMC_PMEM_MEMWAIT2_1|macro|FMC_PMEM_MEMWAIT2_1
DECL|FMC_PMEM_MEMWAIT2_2|macro|FMC_PMEM_MEMWAIT2_2
DECL|FMC_PMEM_MEMWAIT2_3|macro|FMC_PMEM_MEMWAIT2_3
DECL|FMC_PMEM_MEMWAIT2_4|macro|FMC_PMEM_MEMWAIT2_4
DECL|FMC_PMEM_MEMWAIT2_5|macro|FMC_PMEM_MEMWAIT2_5
DECL|FMC_PMEM_MEMWAIT2_6|macro|FMC_PMEM_MEMWAIT2_6
DECL|FMC_PMEM_MEMWAIT2_7|macro|FMC_PMEM_MEMWAIT2_7
DECL|FMC_PMEM_MEMWAIT2|macro|FMC_PMEM_MEMWAIT2
DECL|FMC_R_BASE|macro|FMC_R_BASE
DECL|FMC_SDCMR_CTB1|macro|FMC_SDCMR_CTB1
DECL|FMC_SDCMR_CTB2|macro|FMC_SDCMR_CTB2
DECL|FMC_SDCMR_MODE_0|macro|FMC_SDCMR_MODE_0
DECL|FMC_SDCMR_MODE_1|macro|FMC_SDCMR_MODE_1
DECL|FMC_SDCMR_MODE_2|macro|FMC_SDCMR_MODE_2
DECL|FMC_SDCMR_MODE|macro|FMC_SDCMR_MODE
DECL|FMC_SDCMR_MRD|macro|FMC_SDCMR_MRD
DECL|FMC_SDCMR_NRFS_0|macro|FMC_SDCMR_NRFS_0
DECL|FMC_SDCMR_NRFS_1|macro|FMC_SDCMR_NRFS_1
DECL|FMC_SDCMR_NRFS_2|macro|FMC_SDCMR_NRFS_2
DECL|FMC_SDCMR_NRFS_3|macro|FMC_SDCMR_NRFS_3
DECL|FMC_SDCMR_NRFS|macro|FMC_SDCMR_NRFS
DECL|FMC_SDCR1_CAS_0|macro|FMC_SDCR1_CAS_0
DECL|FMC_SDCR1_CAS_1|macro|FMC_SDCR1_CAS_1
DECL|FMC_SDCR1_CAS|macro|FMC_SDCR1_CAS
DECL|FMC_SDCR1_MWID_0|macro|FMC_SDCR1_MWID_0
DECL|FMC_SDCR1_MWID_1|macro|FMC_SDCR1_MWID_1
DECL|FMC_SDCR1_MWID|macro|FMC_SDCR1_MWID
DECL|FMC_SDCR1_NB|macro|FMC_SDCR1_NB
DECL|FMC_SDCR1_NC_0|macro|FMC_SDCR1_NC_0
DECL|FMC_SDCR1_NC_1|macro|FMC_SDCR1_NC_1
DECL|FMC_SDCR1_NC|macro|FMC_SDCR1_NC
DECL|FMC_SDCR1_NR_0|macro|FMC_SDCR1_NR_0
DECL|FMC_SDCR1_NR_1|macro|FMC_SDCR1_NR_1
DECL|FMC_SDCR1_NR|macro|FMC_SDCR1_NR
DECL|FMC_SDCR1_RBURST|macro|FMC_SDCR1_RBURST
DECL|FMC_SDCR1_RPIPE_0|macro|FMC_SDCR1_RPIPE_0
DECL|FMC_SDCR1_RPIPE_1|macro|FMC_SDCR1_RPIPE_1
DECL|FMC_SDCR1_RPIPE|macro|FMC_SDCR1_RPIPE
DECL|FMC_SDCR1_SDCLK_0|macro|FMC_SDCR1_SDCLK_0
DECL|FMC_SDCR1_SDCLK_1|macro|FMC_SDCR1_SDCLK_1
DECL|FMC_SDCR1_SDCLK|macro|FMC_SDCR1_SDCLK
DECL|FMC_SDCR1_WP|macro|FMC_SDCR1_WP
DECL|FMC_SDCR2_CAS_0|macro|FMC_SDCR2_CAS_0
DECL|FMC_SDCR2_CAS_1|macro|FMC_SDCR2_CAS_1
DECL|FMC_SDCR2_CAS|macro|FMC_SDCR2_CAS
DECL|FMC_SDCR2_MWID_0|macro|FMC_SDCR2_MWID_0
DECL|FMC_SDCR2_MWID_1|macro|FMC_SDCR2_MWID_1
DECL|FMC_SDCR2_MWID|macro|FMC_SDCR2_MWID
DECL|FMC_SDCR2_NB|macro|FMC_SDCR2_NB
DECL|FMC_SDCR2_NC_0|macro|FMC_SDCR2_NC_0
DECL|FMC_SDCR2_NC_1|macro|FMC_SDCR2_NC_1
DECL|FMC_SDCR2_NC|macro|FMC_SDCR2_NC
DECL|FMC_SDCR2_NR_0|macro|FMC_SDCR2_NR_0
DECL|FMC_SDCR2_NR_1|macro|FMC_SDCR2_NR_1
DECL|FMC_SDCR2_NR|macro|FMC_SDCR2_NR
DECL|FMC_SDCR2_RBURST|macro|FMC_SDCR2_RBURST
DECL|FMC_SDCR2_RPIPE_0|macro|FMC_SDCR2_RPIPE_0
DECL|FMC_SDCR2_RPIPE_1|macro|FMC_SDCR2_RPIPE_1
DECL|FMC_SDCR2_RPIPE|macro|FMC_SDCR2_RPIPE
DECL|FMC_SDCR2_SDCLK_0|macro|FMC_SDCR2_SDCLK_0
DECL|FMC_SDCR2_SDCLK_1|macro|FMC_SDCR2_SDCLK_1
DECL|FMC_SDCR2_SDCLK|macro|FMC_SDCR2_SDCLK
DECL|FMC_SDCR2_WP|macro|FMC_SDCR2_WP
DECL|FMC_SDRTR_COUNT|macro|FMC_SDRTR_COUNT
DECL|FMC_SDRTR_CRE|macro|FMC_SDRTR_CRE
DECL|FMC_SDRTR_REIE|macro|FMC_SDRTR_REIE
DECL|FMC_SDSR_BUSY|macro|FMC_SDSR_BUSY
DECL|FMC_SDSR_MODES1_0|macro|FMC_SDSR_MODES1_0
DECL|FMC_SDSR_MODES1_1|macro|FMC_SDSR_MODES1_1
DECL|FMC_SDSR_MODES1|macro|FMC_SDSR_MODES1
DECL|FMC_SDSR_MODES2_0|macro|FMC_SDSR_MODES2_0
DECL|FMC_SDSR_MODES2_1|macro|FMC_SDSR_MODES2_1
DECL|FMC_SDSR_MODES2|macro|FMC_SDSR_MODES2
DECL|FMC_SDSR_RE|macro|FMC_SDSR_RE
DECL|FMC_SDTR1_TMRD_0|macro|FMC_SDTR1_TMRD_0
DECL|FMC_SDTR1_TMRD_1|macro|FMC_SDTR1_TMRD_1
DECL|FMC_SDTR1_TMRD_2|macro|FMC_SDTR1_TMRD_2
DECL|FMC_SDTR1_TMRD_3|macro|FMC_SDTR1_TMRD_3
DECL|FMC_SDTR1_TMRD|macro|FMC_SDTR1_TMRD
DECL|FMC_SDTR1_TRAS_0|macro|FMC_SDTR1_TRAS_0
DECL|FMC_SDTR1_TRAS_1|macro|FMC_SDTR1_TRAS_1
DECL|FMC_SDTR1_TRAS_2|macro|FMC_SDTR1_TRAS_2
DECL|FMC_SDTR1_TRAS_3|macro|FMC_SDTR1_TRAS_3
DECL|FMC_SDTR1_TRAS|macro|FMC_SDTR1_TRAS
DECL|FMC_SDTR1_TRCD_0|macro|FMC_SDTR1_TRCD_0
DECL|FMC_SDTR1_TRCD_1|macro|FMC_SDTR1_TRCD_1
DECL|FMC_SDTR1_TRCD_2|macro|FMC_SDTR1_TRCD_2
DECL|FMC_SDTR1_TRCD|macro|FMC_SDTR1_TRCD
DECL|FMC_SDTR1_TRC_0|macro|FMC_SDTR1_TRC_0
DECL|FMC_SDTR1_TRC_1|macro|FMC_SDTR1_TRC_1
DECL|FMC_SDTR1_TRC_2|macro|FMC_SDTR1_TRC_2
DECL|FMC_SDTR1_TRC|macro|FMC_SDTR1_TRC
DECL|FMC_SDTR1_TRP_0|macro|FMC_SDTR1_TRP_0
DECL|FMC_SDTR1_TRP_1|macro|FMC_SDTR1_TRP_1
DECL|FMC_SDTR1_TRP_2|macro|FMC_SDTR1_TRP_2
DECL|FMC_SDTR1_TRP|macro|FMC_SDTR1_TRP
DECL|FMC_SDTR1_TWR_0|macro|FMC_SDTR1_TWR_0
DECL|FMC_SDTR1_TWR_1|macro|FMC_SDTR1_TWR_1
DECL|FMC_SDTR1_TWR_2|macro|FMC_SDTR1_TWR_2
DECL|FMC_SDTR1_TWR|macro|FMC_SDTR1_TWR
DECL|FMC_SDTR1_TXSR_0|macro|FMC_SDTR1_TXSR_0
DECL|FMC_SDTR1_TXSR_1|macro|FMC_SDTR1_TXSR_1
DECL|FMC_SDTR1_TXSR_2|macro|FMC_SDTR1_TXSR_2
DECL|FMC_SDTR1_TXSR_3|macro|FMC_SDTR1_TXSR_3
DECL|FMC_SDTR1_TXSR|macro|FMC_SDTR1_TXSR
DECL|FMC_SDTR2_TMRD_0|macro|FMC_SDTR2_TMRD_0
DECL|FMC_SDTR2_TMRD_1|macro|FMC_SDTR2_TMRD_1
DECL|FMC_SDTR2_TMRD_2|macro|FMC_SDTR2_TMRD_2
DECL|FMC_SDTR2_TMRD_3|macro|FMC_SDTR2_TMRD_3
DECL|FMC_SDTR2_TMRD|macro|FMC_SDTR2_TMRD
DECL|FMC_SDTR2_TRAS_0|macro|FMC_SDTR2_TRAS_0
DECL|FMC_SDTR2_TRAS_1|macro|FMC_SDTR2_TRAS_1
DECL|FMC_SDTR2_TRAS_2|macro|FMC_SDTR2_TRAS_2
DECL|FMC_SDTR2_TRAS_3|macro|FMC_SDTR2_TRAS_3
DECL|FMC_SDTR2_TRAS|macro|FMC_SDTR2_TRAS
DECL|FMC_SDTR2_TRCD_0|macro|FMC_SDTR2_TRCD_0
DECL|FMC_SDTR2_TRCD_1|macro|FMC_SDTR2_TRCD_1
DECL|FMC_SDTR2_TRCD_2|macro|FMC_SDTR2_TRCD_2
DECL|FMC_SDTR2_TRCD|macro|FMC_SDTR2_TRCD
DECL|FMC_SDTR2_TRC_0|macro|FMC_SDTR2_TRC_0
DECL|FMC_SDTR2_TRC_1|macro|FMC_SDTR2_TRC_1
DECL|FMC_SDTR2_TRC_2|macro|FMC_SDTR2_TRC_2
DECL|FMC_SDTR2_TRC|macro|FMC_SDTR2_TRC
DECL|FMC_SDTR2_TRP_0|macro|FMC_SDTR2_TRP_0
DECL|FMC_SDTR2_TRP_1|macro|FMC_SDTR2_TRP_1
DECL|FMC_SDTR2_TRP_2|macro|FMC_SDTR2_TRP_2
DECL|FMC_SDTR2_TRP|macro|FMC_SDTR2_TRP
DECL|FMC_SDTR2_TWR_0|macro|FMC_SDTR2_TWR_0
DECL|FMC_SDTR2_TWR_1|macro|FMC_SDTR2_TWR_1
DECL|FMC_SDTR2_TWR_2|macro|FMC_SDTR2_TWR_2
DECL|FMC_SDTR2_TWR|macro|FMC_SDTR2_TWR
DECL|FMC_SDTR2_TXSR_0|macro|FMC_SDTR2_TXSR_0
DECL|FMC_SDTR2_TXSR_1|macro|FMC_SDTR2_TXSR_1
DECL|FMC_SDTR2_TXSR_2|macro|FMC_SDTR2_TXSR_2
DECL|FMC_SDTR2_TXSR_3|macro|FMC_SDTR2_TXSR_3
DECL|FMC_SDTR2_TXSR|macro|FMC_SDTR2_TXSR
DECL|FMC_SR_FEMPT|macro|FMC_SR_FEMPT
DECL|FMC_SR_IFEN|macro|FMC_SR_IFEN
DECL|FMC_SR_IFS|macro|FMC_SR_IFS
DECL|FMC_SR_ILEN|macro|FMC_SR_ILEN
DECL|FMC_SR_ILS|macro|FMC_SR_ILS
DECL|FMC_SR_IREN|macro|FMC_SR_IREN
DECL|FMC_SR_IRS|macro|FMC_SR_IRS
DECL|FMR|member|__IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
DECL|FPU_IRQn|enumerator|FPU_IRQn = 81, /*!< FPU global interrupt */
DECL|FR1|member|__IO uint32_t FR1; /*!< CAN Filter bank register 1 */
DECL|FR2|member|__IO uint32_t FR2; /*!< CAN Filter bank register 1 */
DECL|FRCR|member|__IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
DECL|FS1R|member|__IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
DECL|FTSR|member|__IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
DECL|GAHBCFG|member|__IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
DECL|GCCFG|member|__IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
DECL|GCR|member|__IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */
DECL|GCR|member|__IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
DECL|GDFIFOCFG|member|__IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
DECL|GHCR|member|__IO uint32_t GHCR; /*!< DSI Host Generic Header Configuration Register, Address offset: 0x6C */
DECL|GHWCFG3|member|__IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
DECL|GINTMSK|member|__IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
DECL|GINTSTS|member|__IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
DECL|GLPMCFG|member|__IO uint32_t GLPMCFG; /*!< LPM Register 054h */
DECL|GOTGCTL|member|__IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
DECL|GOTGINT|member|__IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
DECL|GPDR|member|__IO uint32_t GPDR; /*!< DSI Host Generic Payload Data Register, Address offset: 0x70 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOE_BASE|macro|GPIOE_BASE
DECL|GPIOE|macro|GPIOE
DECL|GPIOF_BASE|macro|GPIOF_BASE
DECL|GPIOF|macro|GPIOF
DECL|GPIOG_BASE|macro|GPIOG_BASE
DECL|GPIOG|macro|GPIOG
DECL|GPIOH_BASE|macro|GPIOH_BASE
DECL|GPIOH|macro|GPIOH
DECL|GPIOI_BASE|macro|GPIOI_BASE
DECL|GPIOI|macro|GPIOI
DECL|GPIOJ_BASE|macro|GPIOJ_BASE
DECL|GPIOJ|macro|GPIOJ
DECL|GPIOK_BASE|macro|GPIOK_BASE
DECL|GPIOK|macro|GPIOK
DECL|GPIO_BSRR_BR_0|macro|GPIO_BSRR_BR_0
DECL|GPIO_BSRR_BR_10|macro|GPIO_BSRR_BR_10
DECL|GPIO_BSRR_BR_11|macro|GPIO_BSRR_BR_11
DECL|GPIO_BSRR_BR_12|macro|GPIO_BSRR_BR_12
DECL|GPIO_BSRR_BR_13|macro|GPIO_BSRR_BR_13
DECL|GPIO_BSRR_BR_14|macro|GPIO_BSRR_BR_14
DECL|GPIO_BSRR_BR_15|macro|GPIO_BSRR_BR_15
DECL|GPIO_BSRR_BR_1|macro|GPIO_BSRR_BR_1
DECL|GPIO_BSRR_BR_2|macro|GPIO_BSRR_BR_2
DECL|GPIO_BSRR_BR_3|macro|GPIO_BSRR_BR_3
DECL|GPIO_BSRR_BR_4|macro|GPIO_BSRR_BR_4
DECL|GPIO_BSRR_BR_5|macro|GPIO_BSRR_BR_5
DECL|GPIO_BSRR_BR_6|macro|GPIO_BSRR_BR_6
DECL|GPIO_BSRR_BR_7|macro|GPIO_BSRR_BR_7
DECL|GPIO_BSRR_BR_8|macro|GPIO_BSRR_BR_8
DECL|GPIO_BSRR_BR_9|macro|GPIO_BSRR_BR_9
DECL|GPIO_BSRR_BS_0|macro|GPIO_BSRR_BS_0
DECL|GPIO_BSRR_BS_10|macro|GPIO_BSRR_BS_10
DECL|GPIO_BSRR_BS_11|macro|GPIO_BSRR_BS_11
DECL|GPIO_BSRR_BS_12|macro|GPIO_BSRR_BS_12
DECL|GPIO_BSRR_BS_13|macro|GPIO_BSRR_BS_13
DECL|GPIO_BSRR_BS_14|macro|GPIO_BSRR_BS_14
DECL|GPIO_BSRR_BS_15|macro|GPIO_BSRR_BS_15
DECL|GPIO_BSRR_BS_1|macro|GPIO_BSRR_BS_1
DECL|GPIO_BSRR_BS_2|macro|GPIO_BSRR_BS_2
DECL|GPIO_BSRR_BS_3|macro|GPIO_BSRR_BS_3
DECL|GPIO_BSRR_BS_4|macro|GPIO_BSRR_BS_4
DECL|GPIO_BSRR_BS_5|macro|GPIO_BSRR_BS_5
DECL|GPIO_BSRR_BS_6|macro|GPIO_BSRR_BS_6
DECL|GPIO_BSRR_BS_7|macro|GPIO_BSRR_BS_7
DECL|GPIO_BSRR_BS_8|macro|GPIO_BSRR_BS_8
DECL|GPIO_BSRR_BS_9|macro|GPIO_BSRR_BS_9
DECL|GPIO_IDR_IDR_0|macro|GPIO_IDR_IDR_0
DECL|GPIO_IDR_IDR_10|macro|GPIO_IDR_IDR_10
DECL|GPIO_IDR_IDR_11|macro|GPIO_IDR_IDR_11
DECL|GPIO_IDR_IDR_12|macro|GPIO_IDR_IDR_12
DECL|GPIO_IDR_IDR_13|macro|GPIO_IDR_IDR_13
DECL|GPIO_IDR_IDR_14|macro|GPIO_IDR_IDR_14
DECL|GPIO_IDR_IDR_15|macro|GPIO_IDR_IDR_15
DECL|GPIO_IDR_IDR_1|macro|GPIO_IDR_IDR_1
DECL|GPIO_IDR_IDR_2|macro|GPIO_IDR_IDR_2
DECL|GPIO_IDR_IDR_3|macro|GPIO_IDR_IDR_3
DECL|GPIO_IDR_IDR_4|macro|GPIO_IDR_IDR_4
DECL|GPIO_IDR_IDR_5|macro|GPIO_IDR_IDR_5
DECL|GPIO_IDR_IDR_6|macro|GPIO_IDR_IDR_6
DECL|GPIO_IDR_IDR_7|macro|GPIO_IDR_IDR_7
DECL|GPIO_IDR_IDR_8|macro|GPIO_IDR_IDR_8
DECL|GPIO_IDR_IDR_9|macro|GPIO_IDR_IDR_9
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_MODER_MODER0_0|macro|GPIO_MODER_MODER0_0
DECL|GPIO_MODER_MODER0_1|macro|GPIO_MODER_MODER0_1
DECL|GPIO_MODER_MODER0|macro|GPIO_MODER_MODER0
DECL|GPIO_MODER_MODER10_0|macro|GPIO_MODER_MODER10_0
DECL|GPIO_MODER_MODER10_1|macro|GPIO_MODER_MODER10_1
DECL|GPIO_MODER_MODER10|macro|GPIO_MODER_MODER10
DECL|GPIO_MODER_MODER11_0|macro|GPIO_MODER_MODER11_0
DECL|GPIO_MODER_MODER11_1|macro|GPIO_MODER_MODER11_1
DECL|GPIO_MODER_MODER11|macro|GPIO_MODER_MODER11
DECL|GPIO_MODER_MODER12_0|macro|GPIO_MODER_MODER12_0
DECL|GPIO_MODER_MODER12_1|macro|GPIO_MODER_MODER12_1
DECL|GPIO_MODER_MODER12|macro|GPIO_MODER_MODER12
DECL|GPIO_MODER_MODER13_0|macro|GPIO_MODER_MODER13_0
DECL|GPIO_MODER_MODER13_1|macro|GPIO_MODER_MODER13_1
DECL|GPIO_MODER_MODER13|macro|GPIO_MODER_MODER13
DECL|GPIO_MODER_MODER14_0|macro|GPIO_MODER_MODER14_0
DECL|GPIO_MODER_MODER14_1|macro|GPIO_MODER_MODER14_1
DECL|GPIO_MODER_MODER14|macro|GPIO_MODER_MODER14
DECL|GPIO_MODER_MODER15_0|macro|GPIO_MODER_MODER15_0
DECL|GPIO_MODER_MODER15_1|macro|GPIO_MODER_MODER15_1
DECL|GPIO_MODER_MODER15|macro|GPIO_MODER_MODER15
DECL|GPIO_MODER_MODER1_0|macro|GPIO_MODER_MODER1_0
DECL|GPIO_MODER_MODER1_1|macro|GPIO_MODER_MODER1_1
DECL|GPIO_MODER_MODER1|macro|GPIO_MODER_MODER1
DECL|GPIO_MODER_MODER2_0|macro|GPIO_MODER_MODER2_0
DECL|GPIO_MODER_MODER2_1|macro|GPIO_MODER_MODER2_1
DECL|GPIO_MODER_MODER2|macro|GPIO_MODER_MODER2
DECL|GPIO_MODER_MODER3_0|macro|GPIO_MODER_MODER3_0
DECL|GPIO_MODER_MODER3_1|macro|GPIO_MODER_MODER3_1
DECL|GPIO_MODER_MODER3|macro|GPIO_MODER_MODER3
DECL|GPIO_MODER_MODER4_0|macro|GPIO_MODER_MODER4_0
DECL|GPIO_MODER_MODER4_1|macro|GPIO_MODER_MODER4_1
DECL|GPIO_MODER_MODER4|macro|GPIO_MODER_MODER4
DECL|GPIO_MODER_MODER5_0|macro|GPIO_MODER_MODER5_0
DECL|GPIO_MODER_MODER5_1|macro|GPIO_MODER_MODER5_1
DECL|GPIO_MODER_MODER5|macro|GPIO_MODER_MODER5
DECL|GPIO_MODER_MODER6_0|macro|GPIO_MODER_MODER6_0
DECL|GPIO_MODER_MODER6_1|macro|GPIO_MODER_MODER6_1
DECL|GPIO_MODER_MODER6|macro|GPIO_MODER_MODER6
DECL|GPIO_MODER_MODER7_0|macro|GPIO_MODER_MODER7_0
DECL|GPIO_MODER_MODER7_1|macro|GPIO_MODER_MODER7_1
DECL|GPIO_MODER_MODER7|macro|GPIO_MODER_MODER7
DECL|GPIO_MODER_MODER8_0|macro|GPIO_MODER_MODER8_0
DECL|GPIO_MODER_MODER8_1|macro|GPIO_MODER_MODER8_1
DECL|GPIO_MODER_MODER8|macro|GPIO_MODER_MODER8
DECL|GPIO_MODER_MODER9_0|macro|GPIO_MODER_MODER9_0
DECL|GPIO_MODER_MODER9_1|macro|GPIO_MODER_MODER9_1
DECL|GPIO_MODER_MODER9|macro|GPIO_MODER_MODER9
DECL|GPIO_ODR_ODR_0|macro|GPIO_ODR_ODR_0
DECL|GPIO_ODR_ODR_10|macro|GPIO_ODR_ODR_10
DECL|GPIO_ODR_ODR_11|macro|GPIO_ODR_ODR_11
DECL|GPIO_ODR_ODR_12|macro|GPIO_ODR_ODR_12
DECL|GPIO_ODR_ODR_13|macro|GPIO_ODR_ODR_13
DECL|GPIO_ODR_ODR_14|macro|GPIO_ODR_ODR_14
DECL|GPIO_ODR_ODR_15|macro|GPIO_ODR_ODR_15
DECL|GPIO_ODR_ODR_1|macro|GPIO_ODR_ODR_1
DECL|GPIO_ODR_ODR_2|macro|GPIO_ODR_ODR_2
DECL|GPIO_ODR_ODR_3|macro|GPIO_ODR_ODR_3
DECL|GPIO_ODR_ODR_4|macro|GPIO_ODR_ODR_4
DECL|GPIO_ODR_ODR_5|macro|GPIO_ODR_ODR_5
DECL|GPIO_ODR_ODR_6|macro|GPIO_ODR_ODR_6
DECL|GPIO_ODR_ODR_7|macro|GPIO_ODR_ODR_7
DECL|GPIO_ODR_ODR_8|macro|GPIO_ODR_ODR_8
DECL|GPIO_ODR_ODR_9|macro|GPIO_ODR_ODR_9
DECL|GPIO_OSPEEDER_OSPEEDR0_0|macro|GPIO_OSPEEDER_OSPEEDR0_0
DECL|GPIO_OSPEEDER_OSPEEDR0_1|macro|GPIO_OSPEEDER_OSPEEDR0_1
DECL|GPIO_OSPEEDER_OSPEEDR0|macro|GPIO_OSPEEDER_OSPEEDR0
DECL|GPIO_OSPEEDER_OSPEEDR10_0|macro|GPIO_OSPEEDER_OSPEEDR10_0
DECL|GPIO_OSPEEDER_OSPEEDR10_1|macro|GPIO_OSPEEDER_OSPEEDR10_1
DECL|GPIO_OSPEEDER_OSPEEDR10|macro|GPIO_OSPEEDER_OSPEEDR10
DECL|GPIO_OSPEEDER_OSPEEDR11_0|macro|GPIO_OSPEEDER_OSPEEDR11_0
DECL|GPIO_OSPEEDER_OSPEEDR11_1|macro|GPIO_OSPEEDER_OSPEEDR11_1
DECL|GPIO_OSPEEDER_OSPEEDR11|macro|GPIO_OSPEEDER_OSPEEDR11
DECL|GPIO_OSPEEDER_OSPEEDR12_0|macro|GPIO_OSPEEDER_OSPEEDR12_0
DECL|GPIO_OSPEEDER_OSPEEDR12_1|macro|GPIO_OSPEEDER_OSPEEDR12_1
DECL|GPIO_OSPEEDER_OSPEEDR12|macro|GPIO_OSPEEDER_OSPEEDR12
DECL|GPIO_OSPEEDER_OSPEEDR13_0|macro|GPIO_OSPEEDER_OSPEEDR13_0
DECL|GPIO_OSPEEDER_OSPEEDR13_1|macro|GPIO_OSPEEDER_OSPEEDR13_1
DECL|GPIO_OSPEEDER_OSPEEDR13|macro|GPIO_OSPEEDER_OSPEEDR13
DECL|GPIO_OSPEEDER_OSPEEDR14_0|macro|GPIO_OSPEEDER_OSPEEDR14_0
DECL|GPIO_OSPEEDER_OSPEEDR14_1|macro|GPIO_OSPEEDER_OSPEEDR14_1
DECL|GPIO_OSPEEDER_OSPEEDR14|macro|GPIO_OSPEEDER_OSPEEDR14
DECL|GPIO_OSPEEDER_OSPEEDR15_0|macro|GPIO_OSPEEDER_OSPEEDR15_0
DECL|GPIO_OSPEEDER_OSPEEDR15_1|macro|GPIO_OSPEEDER_OSPEEDR15_1
DECL|GPIO_OSPEEDER_OSPEEDR15|macro|GPIO_OSPEEDER_OSPEEDR15
DECL|GPIO_OSPEEDER_OSPEEDR1_0|macro|GPIO_OSPEEDER_OSPEEDR1_0
DECL|GPIO_OSPEEDER_OSPEEDR1_1|macro|GPIO_OSPEEDER_OSPEEDR1_1
DECL|GPIO_OSPEEDER_OSPEEDR1|macro|GPIO_OSPEEDER_OSPEEDR1
DECL|GPIO_OSPEEDER_OSPEEDR2_0|macro|GPIO_OSPEEDER_OSPEEDR2_0
DECL|GPIO_OSPEEDER_OSPEEDR2_1|macro|GPIO_OSPEEDER_OSPEEDR2_1
DECL|GPIO_OSPEEDER_OSPEEDR2|macro|GPIO_OSPEEDER_OSPEEDR2
DECL|GPIO_OSPEEDER_OSPEEDR3_0|macro|GPIO_OSPEEDER_OSPEEDR3_0
DECL|GPIO_OSPEEDER_OSPEEDR3_1|macro|GPIO_OSPEEDER_OSPEEDR3_1
DECL|GPIO_OSPEEDER_OSPEEDR3|macro|GPIO_OSPEEDER_OSPEEDR3
DECL|GPIO_OSPEEDER_OSPEEDR4_0|macro|GPIO_OSPEEDER_OSPEEDR4_0
DECL|GPIO_OSPEEDER_OSPEEDR4_1|macro|GPIO_OSPEEDER_OSPEEDR4_1
DECL|GPIO_OSPEEDER_OSPEEDR4|macro|GPIO_OSPEEDER_OSPEEDR4
DECL|GPIO_OSPEEDER_OSPEEDR5_0|macro|GPIO_OSPEEDER_OSPEEDR5_0
DECL|GPIO_OSPEEDER_OSPEEDR5_1|macro|GPIO_OSPEEDER_OSPEEDR5_1
DECL|GPIO_OSPEEDER_OSPEEDR5|macro|GPIO_OSPEEDER_OSPEEDR5
DECL|GPIO_OSPEEDER_OSPEEDR6_0|macro|GPIO_OSPEEDER_OSPEEDR6_0
DECL|GPIO_OSPEEDER_OSPEEDR6_1|macro|GPIO_OSPEEDER_OSPEEDR6_1
DECL|GPIO_OSPEEDER_OSPEEDR6|macro|GPIO_OSPEEDER_OSPEEDR6
DECL|GPIO_OSPEEDER_OSPEEDR7_0|macro|GPIO_OSPEEDER_OSPEEDR7_0
DECL|GPIO_OSPEEDER_OSPEEDR7_1|macro|GPIO_OSPEEDER_OSPEEDR7_1
DECL|GPIO_OSPEEDER_OSPEEDR7|macro|GPIO_OSPEEDER_OSPEEDR7
DECL|GPIO_OSPEEDER_OSPEEDR8_0|macro|GPIO_OSPEEDER_OSPEEDR8_0
DECL|GPIO_OSPEEDER_OSPEEDR8_1|macro|GPIO_OSPEEDER_OSPEEDR8_1
DECL|GPIO_OSPEEDER_OSPEEDR8|macro|GPIO_OSPEEDER_OSPEEDR8
DECL|GPIO_OSPEEDER_OSPEEDR9_0|macro|GPIO_OSPEEDER_OSPEEDR9_0
DECL|GPIO_OSPEEDER_OSPEEDR9_1|macro|GPIO_OSPEEDER_OSPEEDR9_1
DECL|GPIO_OSPEEDER_OSPEEDR9|macro|GPIO_OSPEEDER_OSPEEDR9
DECL|GPIO_OTYPER_IDR_0|macro|GPIO_OTYPER_IDR_0
DECL|GPIO_OTYPER_IDR_10|macro|GPIO_OTYPER_IDR_10
DECL|GPIO_OTYPER_IDR_11|macro|GPIO_OTYPER_IDR_11
DECL|GPIO_OTYPER_IDR_12|macro|GPIO_OTYPER_IDR_12
DECL|GPIO_OTYPER_IDR_13|macro|GPIO_OTYPER_IDR_13
DECL|GPIO_OTYPER_IDR_14|macro|GPIO_OTYPER_IDR_14
DECL|GPIO_OTYPER_IDR_15|macro|GPIO_OTYPER_IDR_15
DECL|GPIO_OTYPER_IDR_1|macro|GPIO_OTYPER_IDR_1
DECL|GPIO_OTYPER_IDR_2|macro|GPIO_OTYPER_IDR_2
DECL|GPIO_OTYPER_IDR_3|macro|GPIO_OTYPER_IDR_3
DECL|GPIO_OTYPER_IDR_4|macro|GPIO_OTYPER_IDR_4
DECL|GPIO_OTYPER_IDR_5|macro|GPIO_OTYPER_IDR_5
DECL|GPIO_OTYPER_IDR_6|macro|GPIO_OTYPER_IDR_6
DECL|GPIO_OTYPER_IDR_7|macro|GPIO_OTYPER_IDR_7
DECL|GPIO_OTYPER_IDR_8|macro|GPIO_OTYPER_IDR_8
DECL|GPIO_OTYPER_IDR_9|macro|GPIO_OTYPER_IDR_9
DECL|GPIO_OTYPER_ODR_0|macro|GPIO_OTYPER_ODR_0
DECL|GPIO_OTYPER_ODR_10|macro|GPIO_OTYPER_ODR_10
DECL|GPIO_OTYPER_ODR_11|macro|GPIO_OTYPER_ODR_11
DECL|GPIO_OTYPER_ODR_12|macro|GPIO_OTYPER_ODR_12
DECL|GPIO_OTYPER_ODR_13|macro|GPIO_OTYPER_ODR_13
DECL|GPIO_OTYPER_ODR_14|macro|GPIO_OTYPER_ODR_14
DECL|GPIO_OTYPER_ODR_15|macro|GPIO_OTYPER_ODR_15
DECL|GPIO_OTYPER_ODR_1|macro|GPIO_OTYPER_ODR_1
DECL|GPIO_OTYPER_ODR_2|macro|GPIO_OTYPER_ODR_2
DECL|GPIO_OTYPER_ODR_3|macro|GPIO_OTYPER_ODR_3
DECL|GPIO_OTYPER_ODR_4|macro|GPIO_OTYPER_ODR_4
DECL|GPIO_OTYPER_ODR_5|macro|GPIO_OTYPER_ODR_5
DECL|GPIO_OTYPER_ODR_6|macro|GPIO_OTYPER_ODR_6
DECL|GPIO_OTYPER_ODR_7|macro|GPIO_OTYPER_ODR_7
DECL|GPIO_OTYPER_ODR_8|macro|GPIO_OTYPER_ODR_8
DECL|GPIO_OTYPER_ODR_9|macro|GPIO_OTYPER_ODR_9
DECL|GPIO_OTYPER_OT_0|macro|GPIO_OTYPER_OT_0
DECL|GPIO_OTYPER_OT_10|macro|GPIO_OTYPER_OT_10
DECL|GPIO_OTYPER_OT_11|macro|GPIO_OTYPER_OT_11
DECL|GPIO_OTYPER_OT_12|macro|GPIO_OTYPER_OT_12
DECL|GPIO_OTYPER_OT_13|macro|GPIO_OTYPER_OT_13
DECL|GPIO_OTYPER_OT_14|macro|GPIO_OTYPER_OT_14
DECL|GPIO_OTYPER_OT_15|macro|GPIO_OTYPER_OT_15
DECL|GPIO_OTYPER_OT_1|macro|GPIO_OTYPER_OT_1
DECL|GPIO_OTYPER_OT_2|macro|GPIO_OTYPER_OT_2
DECL|GPIO_OTYPER_OT_3|macro|GPIO_OTYPER_OT_3
DECL|GPIO_OTYPER_OT_4|macro|GPIO_OTYPER_OT_4
DECL|GPIO_OTYPER_OT_5|macro|GPIO_OTYPER_OT_5
DECL|GPIO_OTYPER_OT_6|macro|GPIO_OTYPER_OT_6
DECL|GPIO_OTYPER_OT_7|macro|GPIO_OTYPER_OT_7
DECL|GPIO_OTYPER_OT_8|macro|GPIO_OTYPER_OT_8
DECL|GPIO_OTYPER_OT_9|macro|GPIO_OTYPER_OT_9
DECL|GPIO_PUPDR_PUPDR0_0|macro|GPIO_PUPDR_PUPDR0_0
DECL|GPIO_PUPDR_PUPDR0_1|macro|GPIO_PUPDR_PUPDR0_1
DECL|GPIO_PUPDR_PUPDR0|macro|GPIO_PUPDR_PUPDR0
DECL|GPIO_PUPDR_PUPDR10_0|macro|GPIO_PUPDR_PUPDR10_0
DECL|GPIO_PUPDR_PUPDR10_1|macro|GPIO_PUPDR_PUPDR10_1
DECL|GPIO_PUPDR_PUPDR10|macro|GPIO_PUPDR_PUPDR10
DECL|GPIO_PUPDR_PUPDR11_0|macro|GPIO_PUPDR_PUPDR11_0
DECL|GPIO_PUPDR_PUPDR11_1|macro|GPIO_PUPDR_PUPDR11_1
DECL|GPIO_PUPDR_PUPDR11|macro|GPIO_PUPDR_PUPDR11
DECL|GPIO_PUPDR_PUPDR12_0|macro|GPIO_PUPDR_PUPDR12_0
DECL|GPIO_PUPDR_PUPDR12_1|macro|GPIO_PUPDR_PUPDR12_1
DECL|GPIO_PUPDR_PUPDR12|macro|GPIO_PUPDR_PUPDR12
DECL|GPIO_PUPDR_PUPDR13_0|macro|GPIO_PUPDR_PUPDR13_0
DECL|GPIO_PUPDR_PUPDR13_1|macro|GPIO_PUPDR_PUPDR13_1
DECL|GPIO_PUPDR_PUPDR13|macro|GPIO_PUPDR_PUPDR13
DECL|GPIO_PUPDR_PUPDR14_0|macro|GPIO_PUPDR_PUPDR14_0
DECL|GPIO_PUPDR_PUPDR14_1|macro|GPIO_PUPDR_PUPDR14_1
DECL|GPIO_PUPDR_PUPDR14|macro|GPIO_PUPDR_PUPDR14
DECL|GPIO_PUPDR_PUPDR15_0|macro|GPIO_PUPDR_PUPDR15_0
DECL|GPIO_PUPDR_PUPDR15_1|macro|GPIO_PUPDR_PUPDR15_1
DECL|GPIO_PUPDR_PUPDR15|macro|GPIO_PUPDR_PUPDR15
DECL|GPIO_PUPDR_PUPDR1_0|macro|GPIO_PUPDR_PUPDR1_0
DECL|GPIO_PUPDR_PUPDR1_1|macro|GPIO_PUPDR_PUPDR1_1
DECL|GPIO_PUPDR_PUPDR1|macro|GPIO_PUPDR_PUPDR1
DECL|GPIO_PUPDR_PUPDR2_0|macro|GPIO_PUPDR_PUPDR2_0
DECL|GPIO_PUPDR_PUPDR2_1|macro|GPIO_PUPDR_PUPDR2_1
DECL|GPIO_PUPDR_PUPDR2|macro|GPIO_PUPDR_PUPDR2
DECL|GPIO_PUPDR_PUPDR3_0|macro|GPIO_PUPDR_PUPDR3_0
DECL|GPIO_PUPDR_PUPDR3_1|macro|GPIO_PUPDR_PUPDR3_1
DECL|GPIO_PUPDR_PUPDR3|macro|GPIO_PUPDR_PUPDR3
DECL|GPIO_PUPDR_PUPDR4_0|macro|GPIO_PUPDR_PUPDR4_0
DECL|GPIO_PUPDR_PUPDR4_1|macro|GPIO_PUPDR_PUPDR4_1
DECL|GPIO_PUPDR_PUPDR4|macro|GPIO_PUPDR_PUPDR4
DECL|GPIO_PUPDR_PUPDR5_0|macro|GPIO_PUPDR_PUPDR5_0
DECL|GPIO_PUPDR_PUPDR5_1|macro|GPIO_PUPDR_PUPDR5_1
DECL|GPIO_PUPDR_PUPDR5|macro|GPIO_PUPDR_PUPDR5
DECL|GPIO_PUPDR_PUPDR6_0|macro|GPIO_PUPDR_PUPDR6_0
DECL|GPIO_PUPDR_PUPDR6_1|macro|GPIO_PUPDR_PUPDR6_1
DECL|GPIO_PUPDR_PUPDR6|macro|GPIO_PUPDR_PUPDR6
DECL|GPIO_PUPDR_PUPDR7_0|macro|GPIO_PUPDR_PUPDR7_0
DECL|GPIO_PUPDR_PUPDR7_1|macro|GPIO_PUPDR_PUPDR7_1
DECL|GPIO_PUPDR_PUPDR7|macro|GPIO_PUPDR_PUPDR7
DECL|GPIO_PUPDR_PUPDR8_0|macro|GPIO_PUPDR_PUPDR8_0
DECL|GPIO_PUPDR_PUPDR8_1|macro|GPIO_PUPDR_PUPDR8_1
DECL|GPIO_PUPDR_PUPDR8|macro|GPIO_PUPDR_PUPDR8
DECL|GPIO_PUPDR_PUPDR9_0|macro|GPIO_PUPDR_PUPDR9_0
DECL|GPIO_PUPDR_PUPDR9_1|macro|GPIO_PUPDR_PUPDR9_1
DECL|GPIO_PUPDR_PUPDR9|macro|GPIO_PUPDR_PUPDR9
DECL|GPIO_TypeDef|typedef|} GPIO_TypeDef;
DECL|GPSR|member|__IO uint32_t GPSR; /*!< DSI Host Generic Packet Status Register, Address offset: 0x74 */
DECL|GRSTCTL|member|__IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
DECL|GRXFSIZ|member|__IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
DECL|GRXSTSP|member|__IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
DECL|GRXSTSR|member|__IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
DECL|GTPR|member|__IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
DECL|GUSBCFG|member|__IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
DECL|GVCIDR|member|__IO uint32_t GVCIDR; /*!< DSI Host Generic VCID Register, Address offset: 0x30 */
DECL|HAINTMSK|member|__IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
DECL|HAINT|member|__IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
DECL|HASH_RNG_IRQn|enumerator|HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */
DECL|HCCHAR|member|__IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
DECL|HCDMA|member|__IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
DECL|HCFG|member|__IO uint32_t HCFG; /*!< Host Configuration Register 400h */
DECL|HCINTMSK|member|__IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
DECL|HCINT|member|__IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
DECL|HCSPLT|member|__IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
DECL|HCTSIZ|member|__IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
DECL|HFIR|member|__IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
DECL|HFNUM|member|__IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
DECL|HIFCR|member|__IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
DECL|HISR|member|__IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
DECL|HNPTXSTS|member|__IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
DECL|HPTXFSIZ|member|__IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
DECL|HPTXSTS|member|__IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
DECL|HTR|member|__IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_ER_IRQn|enumerator|I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
DECL|I2C1_EV_IRQn|enumerator|I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_ER_IRQn|enumerator|I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
DECL|I2C2_EV_IRQn|enumerator|I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_ER_IRQn|enumerator|I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
DECL|I2C3_EV_IRQn|enumerator|I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
DECL|I2C3|macro|I2C3
DECL|I2C_CCR_CCR|macro|I2C_CCR_CCR
DECL|I2C_CCR_DUTY|macro|I2C_CCR_DUTY
DECL|I2C_CCR_FS|macro|I2C_CCR_FS
DECL|I2C_CR1_ACK|macro|I2C_CR1_ACK
DECL|I2C_CR1_ALERT|macro|I2C_CR1_ALERT
DECL|I2C_CR1_ENARP|macro|I2C_CR1_ENARP
DECL|I2C_CR1_ENGC|macro|I2C_CR1_ENGC
DECL|I2C_CR1_ENPEC|macro|I2C_CR1_ENPEC
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PEC|macro|I2C_CR1_PEC
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_POS|macro|I2C_CR1_POS
DECL|I2C_CR1_SMBTYPE|macro|I2C_CR1_SMBTYPE
DECL|I2C_CR1_SMBUS|macro|I2C_CR1_SMBUS
DECL|I2C_CR1_START|macro|I2C_CR1_START
DECL|I2C_CR1_STOP|macro|I2C_CR1_STOP
DECL|I2C_CR1_SWRST|macro|I2C_CR1_SWRST
DECL|I2C_CR2_DMAEN|macro|I2C_CR2_DMAEN
DECL|I2C_CR2_FREQ_0|macro|I2C_CR2_FREQ_0
DECL|I2C_CR2_FREQ_1|macro|I2C_CR2_FREQ_1
DECL|I2C_CR2_FREQ_2|macro|I2C_CR2_FREQ_2
DECL|I2C_CR2_FREQ_3|macro|I2C_CR2_FREQ_3
DECL|I2C_CR2_FREQ_4|macro|I2C_CR2_FREQ_4
DECL|I2C_CR2_FREQ_5|macro|I2C_CR2_FREQ_5
DECL|I2C_CR2_FREQ|macro|I2C_CR2_FREQ
DECL|I2C_CR2_ITBUFEN|macro|I2C_CR2_ITBUFEN
DECL|I2C_CR2_ITERREN|macro|I2C_CR2_ITERREN
DECL|I2C_CR2_ITEVTEN|macro|I2C_CR2_ITEVTEN
DECL|I2C_CR2_LAST|macro|I2C_CR2_LAST
DECL|I2C_DR_DR|macro|I2C_DR_DR
DECL|I2C_FLTR_ANOFF|macro|I2C_FLTR_ANOFF
DECL|I2C_FLTR_DNF|macro|I2C_FLTR_DNF
DECL|I2C_OAR1_ADD0|macro|I2C_OAR1_ADD0
DECL|I2C_OAR1_ADD1_7|macro|I2C_OAR1_ADD1_7
DECL|I2C_OAR1_ADD1|macro|I2C_OAR1_ADD1
DECL|I2C_OAR1_ADD2|macro|I2C_OAR1_ADD2
DECL|I2C_OAR1_ADD3|macro|I2C_OAR1_ADD3
DECL|I2C_OAR1_ADD4|macro|I2C_OAR1_ADD4
DECL|I2C_OAR1_ADD5|macro|I2C_OAR1_ADD5
DECL|I2C_OAR1_ADD6|macro|I2C_OAR1_ADD6
DECL|I2C_OAR1_ADD7|macro|I2C_OAR1_ADD7
DECL|I2C_OAR1_ADD8_9|macro|I2C_OAR1_ADD8_9
DECL|I2C_OAR1_ADD8|macro|I2C_OAR1_ADD8
DECL|I2C_OAR1_ADD9|macro|I2C_OAR1_ADD9
DECL|I2C_OAR1_ADDMODE|macro|I2C_OAR1_ADDMODE
DECL|I2C_OAR2_ADD2|macro|I2C_OAR2_ADD2
DECL|I2C_OAR2_ENDUAL|macro|I2C_OAR2_ENDUAL
DECL|I2C_SR1_ADD10|macro|I2C_SR1_ADD10
DECL|I2C_SR1_ADDR|macro|I2C_SR1_ADDR
DECL|I2C_SR1_AF|macro|I2C_SR1_AF
DECL|I2C_SR1_ARLO|macro|I2C_SR1_ARLO
DECL|I2C_SR1_BERR|macro|I2C_SR1_BERR
DECL|I2C_SR1_BTF|macro|I2C_SR1_BTF
DECL|I2C_SR1_OVR|macro|I2C_SR1_OVR
DECL|I2C_SR1_PECERR|macro|I2C_SR1_PECERR
DECL|I2C_SR1_RXNE|macro|I2C_SR1_RXNE
DECL|I2C_SR1_SB|macro|I2C_SR1_SB
DECL|I2C_SR1_SMBALERT|macro|I2C_SR1_SMBALERT
DECL|I2C_SR1_STOPF|macro|I2C_SR1_STOPF
DECL|I2C_SR1_TIMEOUT|macro|I2C_SR1_TIMEOUT
DECL|I2C_SR1_TXE|macro|I2C_SR1_TXE
DECL|I2C_SR2_BUSY|macro|I2C_SR2_BUSY
DECL|I2C_SR2_DUALF|macro|I2C_SR2_DUALF
DECL|I2C_SR2_GENCALL|macro|I2C_SR2_GENCALL
DECL|I2C_SR2_MSL|macro|I2C_SR2_MSL
DECL|I2C_SR2_PEC|macro|I2C_SR2_PEC
DECL|I2C_SR2_SMBDEFAULT|macro|I2C_SR2_SMBDEFAULT
DECL|I2C_SR2_SMBHOST|macro|I2C_SR2_SMBHOST
DECL|I2C_SR2_TRA|macro|I2C_SR2_TRA
DECL|I2C_TRISE_TRISE|macro|I2C_TRISE_TRISE
DECL|I2C_TypeDef|typedef|} I2C_TypeDef;
DECL|I2S2ext_BASE|macro|I2S2ext_BASE
DECL|I2S2ext|macro|I2S2ext
DECL|I2S3ext_BASE|macro|I2S3ext_BASE
DECL|I2S3ext|macro|I2S3ext
DECL|I2SCFGR|member|__IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
DECL|I2SPR|member|__IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
DECL|ICR|member|__IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
DECL|ICR|member|__IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */
DECL|ICR|member|__IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
DECL|IDCODE|member|__IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
DECL|IDR|member|__IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
DECL|IER|member|__IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
DECL|IER|member|__IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */
DECL|IER|member|__IO uint32_t IER[2]; /*!< DSI Host Interrupt Enable Register, Address offset: 0xC4-0xCB */
DECL|IFCR|member|__IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */
DECL|IMR|member|__IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
DECL|IMR|member|__IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */
DECL|ISR|member|__IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */
DECL|ISR|member|__IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR[2]; /*!< DSI Host Interrupt & Status Register, Address offset: 0xBC-0xC3 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_CAN_ALL_INSTANCE|macro|IS_CAN_ALL_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DCMI_ALL_INSTANCE|macro|IS_DCMI_ALL_INSTANCE
DECL|IS_DMA2D_ALL_INSTANCE|macro|IS_DMA2D_ALL_INSTANCE
DECL|IS_DMA_STREAM_ALL_INSTANCE|macro|IS_DMA_STREAM_ALL_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_HCD_ALL_INSTANCE|macro|IS_HCD_ALL_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2S_ALL_INSTANCE_EXT|macro|IS_I2S_ALL_INSTANCE_EXT
DECL|IS_I2S_ALL_INSTANCE|macro|IS_I2S_ALL_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_LTDC_ALL_INSTANCE|macro|IS_LTDC_ALL_INSTANCE
DECL|IS_PCD_ALL_INSTANCE|macro|IS_PCD_ALL_INSTANCE
DECL|IS_QSPI_ALL_INSTANCE|macro|IS_QSPI_ALL_INSTANCE
DECL|IS_RNG_ALL_INSTANCE|macro|IS_RNG_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SAI_ALL_INSTANCE|macro|IS_SAI_ALL_INSTANCE
DECL|IS_SAI_BLOCK_PERIPH|macro|IS_SAI_BLOCK_PERIPH
DECL|IS_SDIO_ALL_INSTANCE|macro|IS_SDIO_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SPI_ALL_INSTANCE_EXT|macro|IS_SPI_ALL_INSTANCE_EXT
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_TIM_32B_COUNTER_INSTANCE|macro|IS_TIM_32B_COUNTER_INSTANCE
DECL|IS_TIM_ADVANCED_INSTANCE|macro|IS_TIM_ADVANCED_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CCDMA_INSTANCE|macro|IS_TIM_CCDMA_INSTANCE
DECL|IS_TIM_CCXN_INSTANCE|macro|IS_TIM_CCXN_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ETR_INSTANCE|macro|IS_TIM_ETR_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_REMAP_INSTANCE|macro|IS_TIM_REMAP_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG|macro|IWDG
DECL|JDR1|member|__IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
DECL|JDR2|member|__IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
DECL|JDR3|member|__IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
DECL|JDR4|member|__IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
DECL|JOFR1|member|__IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
DECL|JOFR2|member|__IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
DECL|JOFR3|member|__IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
DECL|JOFR4|member|__IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
DECL|JSQR|member|__IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
DECL|KEYR|member|__IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
DECL|KR|member|__IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
DECL|LCCCR|member|__IO uint32_t LCCCR; /*!< DSI Host LTDC Current Color Coding Register, Address offset: 0x110 */
DECL|LCCR|member|__IO uint32_t LCCR; /*!< DSI Host LTDC Command Configuration Register, Address offset: 0x64 */
DECL|LCKR|member|__IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
DECL|LCOLCR|member|__IO uint32_t LCOLCR; /*!< DSI Host LTDC Color Coding Register, Address offset: 0x10 */
DECL|LCVCIDR|member|__IO uint32_t LCVCIDR; /*!< DSI Host LTDC Current VCID Register, Address offset: 0x10C */
DECL|LIFCR|member|__IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
DECL|LIPCR|member|__IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */
DECL|LISR|member|__IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
DECL|LPCR|member|__IO uint32_t LPCR; /*!< DSI Host LTDC Polarity Configuration Register, Address offset: 0x14 */
DECL|LPMCCR|member|__IO uint32_t LPMCCR; /*!< DSI Host Low-power Mode Current Configuration Register, Address offset: 0x118 */
DECL|LPMCR|member|__IO uint32_t LPMCR; /*!< DSI Host Low-Power Mode Configuration Register, Address offset: 0x18 */
DECL|LPTR|member|__IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
DECL|LTDC_AWCR_AAH|macro|LTDC_AWCR_AAH
DECL|LTDC_AWCR_AAW|macro|LTDC_AWCR_AAW
DECL|LTDC_BASE|macro|LTDC_BASE
DECL|LTDC_BCCR_BCBLUE|macro|LTDC_BCCR_BCBLUE
DECL|LTDC_BCCR_BCGREEN|macro|LTDC_BCCR_BCGREEN
DECL|LTDC_BCCR_BCRED|macro|LTDC_BCCR_BCRED
DECL|LTDC_BPCR_AHBP|macro|LTDC_BPCR_AHBP
DECL|LTDC_BPCR_AVBP|macro|LTDC_BPCR_AVBP
DECL|LTDC_CDSR_HDES|macro|LTDC_CDSR_HDES
DECL|LTDC_CDSR_HSYNCS|macro|LTDC_CDSR_HSYNCS
DECL|LTDC_CDSR_VDES|macro|LTDC_CDSR_VDES
DECL|LTDC_CDSR_VSYNCS|macro|LTDC_CDSR_VSYNCS
DECL|LTDC_CPSR_CXPOS|macro|LTDC_CPSR_CXPOS
DECL|LTDC_CPSR_CYPOS|macro|LTDC_CPSR_CYPOS
DECL|LTDC_ER_IRQn|enumerator|LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */
DECL|LTDC_GCR_DBW|macro|LTDC_GCR_DBW
DECL|LTDC_GCR_DEN|macro|LTDC_GCR_DEN
DECL|LTDC_GCR_DEPOL|macro|LTDC_GCR_DEPOL
DECL|LTDC_GCR_DGW|macro|LTDC_GCR_DGW
DECL|LTDC_GCR_DRW|macro|LTDC_GCR_DRW
DECL|LTDC_GCR_DTEN|macro|LTDC_GCR_DTEN
DECL|LTDC_GCR_HSPOL|macro|LTDC_GCR_HSPOL
DECL|LTDC_GCR_LTDCEN|macro|LTDC_GCR_LTDCEN
DECL|LTDC_GCR_PCPOL|macro|LTDC_GCR_PCPOL
DECL|LTDC_GCR_VSPOL|macro|LTDC_GCR_VSPOL
DECL|LTDC_ICR_CFUIF|macro|LTDC_ICR_CFUIF
DECL|LTDC_ICR_CLIF|macro|LTDC_ICR_CLIF
DECL|LTDC_ICR_CRRIF|macro|LTDC_ICR_CRRIF
DECL|LTDC_ICR_CTERRIF|macro|LTDC_ICR_CTERRIF
DECL|LTDC_IER_FUIE|macro|LTDC_IER_FUIE
DECL|LTDC_IER_LIE|macro|LTDC_IER_LIE
DECL|LTDC_IER_RRIE|macro|LTDC_IER_RRIE
DECL|LTDC_IER_TERRIE|macro|LTDC_IER_TERRIE
DECL|LTDC_IRQn|enumerator|LTDC_IRQn = 88, /*!< LTDC global Interrupt */
DECL|LTDC_ISR_FUIF|macro|LTDC_ISR_FUIF
DECL|LTDC_ISR_LIF|macro|LTDC_ISR_LIF
DECL|LTDC_ISR_RRIF|macro|LTDC_ISR_RRIF
DECL|LTDC_ISR_TERRIF|macro|LTDC_ISR_TERRIF
DECL|LTDC_LIPCR_LIPOS|macro|LTDC_LIPCR_LIPOS
DECL|LTDC_Layer1_BASE|macro|LTDC_Layer1_BASE
DECL|LTDC_Layer1|macro|LTDC_Layer1
DECL|LTDC_Layer2_BASE|macro|LTDC_Layer2_BASE
DECL|LTDC_Layer2|macro|LTDC_Layer2
DECL|LTDC_Layer_TypeDef|typedef|} LTDC_Layer_TypeDef;
DECL|LTDC_LxBFCR_BF1|macro|LTDC_LxBFCR_BF1
DECL|LTDC_LxBFCR_BF2|macro|LTDC_LxBFCR_BF2
DECL|LTDC_LxCACR_CONSTA|macro|LTDC_LxCACR_CONSTA
DECL|LTDC_LxCFBAR_CFBADD|macro|LTDC_LxCFBAR_CFBADD
DECL|LTDC_LxCFBLNR_CFBLNBR|macro|LTDC_LxCFBLNR_CFBLNBR
DECL|LTDC_LxCFBLR_CFBLL|macro|LTDC_LxCFBLR_CFBLL
DECL|LTDC_LxCFBLR_CFBP|macro|LTDC_LxCFBLR_CFBP
DECL|LTDC_LxCKCR_CKBLUE|macro|LTDC_LxCKCR_CKBLUE
DECL|LTDC_LxCKCR_CKGREEN|macro|LTDC_LxCKCR_CKGREEN
DECL|LTDC_LxCKCR_CKRED|macro|LTDC_LxCKCR_CKRED
DECL|LTDC_LxCLUTWR_BLUE|macro|LTDC_LxCLUTWR_BLUE
DECL|LTDC_LxCLUTWR_CLUTADD|macro|LTDC_LxCLUTWR_CLUTADD
DECL|LTDC_LxCLUTWR_GREEN|macro|LTDC_LxCLUTWR_GREEN
DECL|LTDC_LxCLUTWR_RED|macro|LTDC_LxCLUTWR_RED
DECL|LTDC_LxCR_CLUTEN|macro|LTDC_LxCR_CLUTEN
DECL|LTDC_LxCR_COLKEN|macro|LTDC_LxCR_COLKEN
DECL|LTDC_LxCR_LEN|macro|LTDC_LxCR_LEN
DECL|LTDC_LxDCCR_DCALPHA|macro|LTDC_LxDCCR_DCALPHA
DECL|LTDC_LxDCCR_DCBLUE|macro|LTDC_LxDCCR_DCBLUE
DECL|LTDC_LxDCCR_DCGREEN|macro|LTDC_LxDCCR_DCGREEN
DECL|LTDC_LxDCCR_DCRED|macro|LTDC_LxDCCR_DCRED
DECL|LTDC_LxPFCR_PF|macro|LTDC_LxPFCR_PF
DECL|LTDC_LxWHPCR_WHSPPOS|macro|LTDC_LxWHPCR_WHSPPOS
DECL|LTDC_LxWHPCR_WHSTPOS|macro|LTDC_LxWHPCR_WHSTPOS
DECL|LTDC_LxWVPCR_WVSPPOS|macro|LTDC_LxWVPCR_WVSPPOS
DECL|LTDC_LxWVPCR_WVSTPOS|macro|LTDC_LxWVPCR_WVSTPOS
DECL|LTDC_SRCR_IMR|macro|LTDC_SRCR_IMR
DECL|LTDC_SRCR_VBR|macro|LTDC_SRCR_VBR
DECL|LTDC_SSCR_HSW|macro|LTDC_SSCR_HSW
DECL|LTDC_SSCR_VSH|macro|LTDC_SSCR_VSH
DECL|LTDC_TWCR_TOTALH|macro|LTDC_TWCR_TOTALH
DECL|LTDC_TWCR_TOTALW|macro|LTDC_TWCR_TOTALW
DECL|LTDC_TypeDef|typedef|} LTDC_TypeDef;
DECL|LTDC|macro|LTDC
DECL|LTR|member|__IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
DECL|LVCIDR|member|__IO uint32_t LVCIDR; /*!< DSI Host LTDC VCID Register, Address offset: 0x0C */
DECL|LWR|member|__IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */
DECL|M0AR|member|__IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
DECL|M1AR|member|__IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
DECL|MACA0HR|member|__IO uint32_t MACA0HR;
DECL|MACA0LR|member|__IO uint32_t MACA0LR;
DECL|MACA1HR|member|__IO uint32_t MACA1HR;
DECL|MACA1LR|member|__IO uint32_t MACA1LR;
DECL|MACA2HR|member|__IO uint32_t MACA2HR;
DECL|MACA2LR|member|__IO uint32_t MACA2LR;
DECL|MACA3HR|member|__IO uint32_t MACA3HR;
DECL|MACA3LR|member|__IO uint32_t MACA3LR; /* 24 */
DECL|MACCR|member|__IO uint32_t MACCR;
DECL|MACFCR|member|__IO uint32_t MACFCR;
DECL|MACFFR|member|__IO uint32_t MACFFR;
DECL|MACHTHR|member|__IO uint32_t MACHTHR;
DECL|MACHTLR|member|__IO uint32_t MACHTLR;
DECL|MACIMR|member|__IO uint32_t MACIMR;
DECL|MACMIIAR|member|__IO uint32_t MACMIIAR;
DECL|MACMIIDR|member|__IO uint32_t MACMIIDR;
DECL|MACPMTCSR|member|__IO uint32_t MACPMTCSR;
DECL|MACRWUFFR|member|__IO uint32_t MACRWUFFR; /* 11 */
DECL|MACSR|member|__IO uint32_t MACSR; /* 15 */
DECL|MACVLANTR|member|__IO uint32_t MACVLANTR; /* 8 */
DECL|MASK|member|__IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
DECL|MCR|member|__IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
DECL|MCR|member|__IO uint32_t MCR; /*!< DSI Host Mode Configuration Register, Address offset: 0x34 */
DECL|MEMRMP|member|__IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
DECL|MISR|member|__IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
DECL|MMCCR|member|__IO uint32_t MMCCR; /* 65 */
DECL|MMCRFAECR|member|__IO uint32_t MMCRFAECR;
DECL|MMCRFCECR|member|__IO uint32_t MMCRFCECR;
DECL|MMCRGUFCR|member|__IO uint32_t MMCRGUFCR;
DECL|MMCRIMR|member|__IO uint32_t MMCRIMR;
DECL|MMCRIR|member|__IO uint32_t MMCRIR;
DECL|MMCTGFCR|member|__IO uint32_t MMCTGFCR;
DECL|MMCTGFMSCCR|member|__IO uint32_t MMCTGFMSCCR;
DECL|MMCTGFSCCR|member|__IO uint32_t MMCTGFSCCR; /* 84 */
DECL|MMCTIMR|member|__IO uint32_t MMCTIMR; /* 69 */
DECL|MMCTIR|member|__IO uint32_t MMCTIR;
DECL|MODER|member|__IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
DECL|MSR|member|__IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
DECL|NDTR|member|__IO uint32_t NDTR; /*!< DMA stream x number of data register */
DECL|NLR|member|__IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
DECL|OAR2|member|__IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
DECL|OCOLR|member|__IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */
DECL|ODR|member|__IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
DECL|OMAR|member|__IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */
DECL|OOR|member|__IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */
DECL|OPFCCR|member|__IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */
DECL|OPTCR1|member|__IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
DECL|OPTCR|member|__IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
DECL|OR|member|__IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
DECL|OSPEEDR|member|__IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
DECL|OTG_FS_IRQn|enumerator|OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
DECL|OTG_FS_WKUP_IRQn|enumerator|OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
DECL|OTG_HS_EP1_IN_IRQn|enumerator|OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
DECL|OTG_HS_EP1_OUT_IRQn|enumerator|OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
DECL|OTG_HS_IRQn|enumerator|OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
DECL|OTG_HS_WKUP_IRQn|enumerator|OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
DECL|OTYPER|member|__IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
DECL|PAR|member|__IO uint32_t PAR; /*!< DMA stream x peripheral address register */
DECL|PATT|member|__IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */
DECL|PCONFR|member|__IO uint32_t PCONFR; /*!< DSI Host PHY Configuration Register, Address offset: 0xA4 */
DECL|PCR|member|__IO uint32_t PCR; /*!< DSI Host Protocol Configuration Register, Address offset: 0x2C */
DECL|PCR|member|__IO uint32_t PCR; /*!< NAND Flash control register, Address offset: 0x80 */
DECL|PCTLR|member|__IO uint32_t PCTLR; /*!< DSI Host PHY Control Register, Address offset: 0xA0 */
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PERIPH_BB_BASE|macro|PERIPH_BB_BASE
DECL|PFCR|member|__IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */
DECL|PIR|member|__IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
DECL|PLLCFGR|member|__IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
DECL|PLLI2SCFGR|member|__IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
DECL|PLLSAICFGR|member|__IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */
DECL|PMC|member|__IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
DECL|PMEM|member|__IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register, Address offset: 0x88 */
DECL|POWER|member|__IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
DECL|PRER|member|__IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
DECL|PR|member|__IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
DECL|PR|member|__IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
DECL|PSMAR|member|__IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
DECL|PSMKR|member|__IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
DECL|PSR|member|__IO uint32_t PSR; /*!< DSI Host PHY Status Register, Address offset: 0xB0 */
DECL|PTPSSIR|member|__IO uint32_t PTPSSIR;
DECL|PTPTSAR|member|__IO uint32_t PTPTSAR;
DECL|PTPTSCR|member|__IO uint32_t PTPTSCR;
DECL|PTPTSHR|member|__IO uint32_t PTPTSHR;
DECL|PTPTSHUR|member|__IO uint32_t PTPTSHUR;
DECL|PTPTSLR|member|__IO uint32_t PTPTSLR;
DECL|PTPTSLUR|member|__IO uint32_t PTPTSLUR;
DECL|PTPTSSR|member|__IO uint32_t PTPTSSR;
DECL|PTPTTHR|member|__IO uint32_t PTPTTHR;
DECL|PTPTTLR|member|__IO uint32_t PTPTTLR;
DECL|PTTCR|member|__IO uint32_t PTTCR; /*!< DSI Host PHY TX Triggers Configuration Register, Address offset: 0xAC */
DECL|PUCR|member|__IO uint32_t PUCR; /*!< DSI Host PHY ULPS Control Register, Address offset: 0xA8 */
DECL|PUPDR|member|__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
DECL|PVD_IRQn|enumerator|PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR_ADCDC1|macro|PWR_CR_ADCDC1
DECL|PWR_CR_CSBF|macro|PWR_CR_CSBF
DECL|PWR_CR_CWUF|macro|PWR_CR_CWUF
DECL|PWR_CR_DBP|macro|PWR_CR_DBP
DECL|PWR_CR_FPDS|macro|PWR_CR_FPDS
DECL|PWR_CR_LPDS|macro|PWR_CR_LPDS
DECL|PWR_CR_LPLVDS|macro|PWR_CR_LPLVDS
DECL|PWR_CR_LPUDS|macro|PWR_CR_LPUDS
DECL|PWR_CR_MRLVDS|macro|PWR_CR_MRLVDS
DECL|PWR_CR_MRUDS|macro|PWR_CR_MRUDS
DECL|PWR_CR_ODEN|macro|PWR_CR_ODEN
DECL|PWR_CR_ODSWEN|macro|PWR_CR_ODSWEN
DECL|PWR_CR_PDDS|macro|PWR_CR_PDDS
DECL|PWR_CR_PLS_0|macro|PWR_CR_PLS_0
DECL|PWR_CR_PLS_1|macro|PWR_CR_PLS_1
DECL|PWR_CR_PLS_2|macro|PWR_CR_PLS_2
DECL|PWR_CR_PLS_LEV0|macro|PWR_CR_PLS_LEV0
DECL|PWR_CR_PLS_LEV1|macro|PWR_CR_PLS_LEV1
DECL|PWR_CR_PLS_LEV2|macro|PWR_CR_PLS_LEV2
DECL|PWR_CR_PLS_LEV3|macro|PWR_CR_PLS_LEV3
DECL|PWR_CR_PLS_LEV4|macro|PWR_CR_PLS_LEV4
DECL|PWR_CR_PLS_LEV5|macro|PWR_CR_PLS_LEV5
DECL|PWR_CR_PLS_LEV6|macro|PWR_CR_PLS_LEV6
DECL|PWR_CR_PLS_LEV7|macro|PWR_CR_PLS_LEV7
DECL|PWR_CR_PLS|macro|PWR_CR_PLS
DECL|PWR_CR_PMODE|macro|PWR_CR_PMODE
DECL|PWR_CR_PVDE|macro|PWR_CR_PVDE
DECL|PWR_CR_UDEN_0|macro|PWR_CR_UDEN_0
DECL|PWR_CR_UDEN_1|macro|PWR_CR_UDEN_1
DECL|PWR_CR_UDEN|macro|PWR_CR_UDEN
DECL|PWR_CR_VOS_0|macro|PWR_CR_VOS_0
DECL|PWR_CR_VOS_1|macro|PWR_CR_VOS_1
DECL|PWR_CR_VOS|macro|PWR_CR_VOS
DECL|PWR_CSR_BRE|macro|PWR_CSR_BRE
DECL|PWR_CSR_BRR|macro|PWR_CSR_BRR
DECL|PWR_CSR_EWUP|macro|PWR_CSR_EWUP
DECL|PWR_CSR_ODRDY|macro|PWR_CSR_ODRDY
DECL|PWR_CSR_ODSWRDY|macro|PWR_CSR_ODSWRDY
DECL|PWR_CSR_PVDO|macro|PWR_CSR_PVDO
DECL|PWR_CSR_REGRDY|macro|PWR_CSR_REGRDY
DECL|PWR_CSR_SBF|macro|PWR_CSR_SBF
DECL|PWR_CSR_UDSWRDY|macro|PWR_CSR_UDSWRDY
DECL|PWR_CSR_VOSRDY|macro|PWR_CSR_VOSRDY
DECL|PWR_CSR_WUF|macro|PWR_CSR_WUF
DECL|PWR_CSR_WUPP|macro|PWR_CSR_WUPP
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
DECL|QSPI_R_BASE|macro|QSPI_R_BASE
DECL|QUADSPI_ABR_ALTERNATE|macro|QUADSPI_ABR_ALTERNATE
DECL|QUADSPI_AR_ADDRESS|macro|QUADSPI_AR_ADDRESS
DECL|QUADSPI_CCR_ABMODE_0|macro|QUADSPI_CCR_ABMODE_0
DECL|QUADSPI_CCR_ABMODE_1|macro|QUADSPI_CCR_ABMODE_1
DECL|QUADSPI_CCR_ABMODE|macro|QUADSPI_CCR_ABMODE
DECL|QUADSPI_CCR_ABSIZE_0|macro|QUADSPI_CCR_ABSIZE_0
DECL|QUADSPI_CCR_ABSIZE_1|macro|QUADSPI_CCR_ABSIZE_1
DECL|QUADSPI_CCR_ABSIZE|macro|QUADSPI_CCR_ABSIZE
DECL|QUADSPI_CCR_ADMODE_0|macro|QUADSPI_CCR_ADMODE_0
DECL|QUADSPI_CCR_ADMODE_1|macro|QUADSPI_CCR_ADMODE_1
DECL|QUADSPI_CCR_ADMODE|macro|QUADSPI_CCR_ADMODE
DECL|QUADSPI_CCR_ADSIZE_0|macro|QUADSPI_CCR_ADSIZE_0
DECL|QUADSPI_CCR_ADSIZE_1|macro|QUADSPI_CCR_ADSIZE_1
DECL|QUADSPI_CCR_ADSIZE|macro|QUADSPI_CCR_ADSIZE
DECL|QUADSPI_CCR_DCYC_0|macro|QUADSPI_CCR_DCYC_0
DECL|QUADSPI_CCR_DCYC_1|macro|QUADSPI_CCR_DCYC_1
DECL|QUADSPI_CCR_DCYC_2|macro|QUADSPI_CCR_DCYC_2
DECL|QUADSPI_CCR_DCYC_3|macro|QUADSPI_CCR_DCYC_3
DECL|QUADSPI_CCR_DCYC_4|macro|QUADSPI_CCR_DCYC_4
DECL|QUADSPI_CCR_DCYC|macro|QUADSPI_CCR_DCYC
DECL|QUADSPI_CCR_DDRM|macro|QUADSPI_CCR_DDRM
DECL|QUADSPI_CCR_DHHC|macro|QUADSPI_CCR_DHHC
DECL|QUADSPI_CCR_DMODE_0|macro|QUADSPI_CCR_DMODE_0
DECL|QUADSPI_CCR_DMODE_1|macro|QUADSPI_CCR_DMODE_1
DECL|QUADSPI_CCR_DMODE|macro|QUADSPI_CCR_DMODE
DECL|QUADSPI_CCR_FMODE_0|macro|QUADSPI_CCR_FMODE_0
DECL|QUADSPI_CCR_FMODE_1|macro|QUADSPI_CCR_FMODE_1
DECL|QUADSPI_CCR_FMODE|macro|QUADSPI_CCR_FMODE
DECL|QUADSPI_CCR_IMODE_0|macro|QUADSPI_CCR_IMODE_0
DECL|QUADSPI_CCR_IMODE_1|macro|QUADSPI_CCR_IMODE_1
DECL|QUADSPI_CCR_IMODE|macro|QUADSPI_CCR_IMODE
DECL|QUADSPI_CCR_INSTRUCTION_0|macro|QUADSPI_CCR_INSTRUCTION_0
DECL|QUADSPI_CCR_INSTRUCTION_1|macro|QUADSPI_CCR_INSTRUCTION_1
DECL|QUADSPI_CCR_INSTRUCTION_2|macro|QUADSPI_CCR_INSTRUCTION_2
DECL|QUADSPI_CCR_INSTRUCTION_3|macro|QUADSPI_CCR_INSTRUCTION_3
DECL|QUADSPI_CCR_INSTRUCTION_4|macro|QUADSPI_CCR_INSTRUCTION_4
DECL|QUADSPI_CCR_INSTRUCTION_5|macro|QUADSPI_CCR_INSTRUCTION_5
DECL|QUADSPI_CCR_INSTRUCTION_6|macro|QUADSPI_CCR_INSTRUCTION_6
DECL|QUADSPI_CCR_INSTRUCTION_7|macro|QUADSPI_CCR_INSTRUCTION_7
DECL|QUADSPI_CCR_INSTRUCTION|macro|QUADSPI_CCR_INSTRUCTION
DECL|QUADSPI_CCR_SIOO|macro|QUADSPI_CCR_SIOO
DECL|QUADSPI_CR_ABORT|macro|QUADSPI_CR_ABORT
DECL|QUADSPI_CR_APMS|macro|QUADSPI_CR_APMS
DECL|QUADSPI_CR_DFM|macro|QUADSPI_CR_DFM
DECL|QUADSPI_CR_DMAEN|macro|QUADSPI_CR_DMAEN
DECL|QUADSPI_CR_EN|macro|QUADSPI_CR_EN
DECL|QUADSPI_CR_FSEL|macro|QUADSPI_CR_FSEL
DECL|QUADSPI_CR_FTHRES_0|macro|QUADSPI_CR_FTHRES_0
DECL|QUADSPI_CR_FTHRES_1|macro|QUADSPI_CR_FTHRES_1
DECL|QUADSPI_CR_FTHRES_2|macro|QUADSPI_CR_FTHRES_2
DECL|QUADSPI_CR_FTHRES_3|macro|QUADSPI_CR_FTHRES_3
DECL|QUADSPI_CR_FTHRES_4|macro|QUADSPI_CR_FTHRES_4
DECL|QUADSPI_CR_FTHRES|macro|QUADSPI_CR_FTHRES
DECL|QUADSPI_CR_FTIE|macro|QUADSPI_CR_FTIE
DECL|QUADSPI_CR_PMM|macro|QUADSPI_CR_PMM
DECL|QUADSPI_CR_PRESCALER_0|macro|QUADSPI_CR_PRESCALER_0
DECL|QUADSPI_CR_PRESCALER_1|macro|QUADSPI_CR_PRESCALER_1
DECL|QUADSPI_CR_PRESCALER_2|macro|QUADSPI_CR_PRESCALER_2
DECL|QUADSPI_CR_PRESCALER_3|macro|QUADSPI_CR_PRESCALER_3
DECL|QUADSPI_CR_PRESCALER_4|macro|QUADSPI_CR_PRESCALER_4
DECL|QUADSPI_CR_PRESCALER_5|macro|QUADSPI_CR_PRESCALER_5
DECL|QUADSPI_CR_PRESCALER_6|macro|QUADSPI_CR_PRESCALER_6
DECL|QUADSPI_CR_PRESCALER_7|macro|QUADSPI_CR_PRESCALER_7
DECL|QUADSPI_CR_PRESCALER|macro|QUADSPI_CR_PRESCALER
DECL|QUADSPI_CR_SMIE|macro|QUADSPI_CR_SMIE
DECL|QUADSPI_CR_SSHIFT|macro|QUADSPI_CR_SSHIFT
DECL|QUADSPI_CR_TCEN|macro|QUADSPI_CR_TCEN
DECL|QUADSPI_CR_TCIE|macro|QUADSPI_CR_TCIE
DECL|QUADSPI_CR_TEIE|macro|QUADSPI_CR_TEIE
DECL|QUADSPI_CR_TOIE|macro|QUADSPI_CR_TOIE
DECL|QUADSPI_DCR_CKMODE|macro|QUADSPI_DCR_CKMODE
DECL|QUADSPI_DCR_CSHT_0|macro|QUADSPI_DCR_CSHT_0
DECL|QUADSPI_DCR_CSHT_1|macro|QUADSPI_DCR_CSHT_1
DECL|QUADSPI_DCR_CSHT_2|macro|QUADSPI_DCR_CSHT_2
DECL|QUADSPI_DCR_CSHT|macro|QUADSPI_DCR_CSHT
DECL|QUADSPI_DCR_FSIZE_0|macro|QUADSPI_DCR_FSIZE_0
DECL|QUADSPI_DCR_FSIZE_1|macro|QUADSPI_DCR_FSIZE_1
DECL|QUADSPI_DCR_FSIZE_2|macro|QUADSPI_DCR_FSIZE_2
DECL|QUADSPI_DCR_FSIZE_3|macro|QUADSPI_DCR_FSIZE_3
DECL|QUADSPI_DCR_FSIZE_4|macro|QUADSPI_DCR_FSIZE_4
DECL|QUADSPI_DCR_FSIZE|macro|QUADSPI_DCR_FSIZE
DECL|QUADSPI_DLR_DL|macro|QUADSPI_DLR_DL
DECL|QUADSPI_DR_DATA|macro|QUADSPI_DR_DATA
DECL|QUADSPI_FCR_CSMF|macro|QUADSPI_FCR_CSMF
DECL|QUADSPI_FCR_CTCF|macro|QUADSPI_FCR_CTCF
DECL|QUADSPI_FCR_CTEF|macro|QUADSPI_FCR_CTEF
DECL|QUADSPI_FCR_CTOF|macro|QUADSPI_FCR_CTOF
DECL|QUADSPI_IRQn|enumerator|QUADSPI_IRQn = 91, /*!< QUADSPI global Interrupt */
DECL|QUADSPI_LPTR_TIMEOUT|macro|QUADSPI_LPTR_TIMEOUT
DECL|QUADSPI_PIR_INTERVAL|macro|QUADSPI_PIR_INTERVAL
DECL|QUADSPI_PSMAR_MATCH|macro|QUADSPI_PSMAR_MATCH
DECL|QUADSPI_PSMKR_MASK|macro|QUADSPI_PSMKR_MASK
DECL|QUADSPI_SR_BUSY|macro|QUADSPI_SR_BUSY
DECL|QUADSPI_SR_FLEVEL_0|macro|QUADSPI_SR_FLEVEL_0
DECL|QUADSPI_SR_FLEVEL_1|macro|QUADSPI_SR_FLEVEL_1
DECL|QUADSPI_SR_FLEVEL_2|macro|QUADSPI_SR_FLEVEL_2
DECL|QUADSPI_SR_FLEVEL_3|macro|QUADSPI_SR_FLEVEL_3
DECL|QUADSPI_SR_FLEVEL_4|macro|QUADSPI_SR_FLEVEL_4
DECL|QUADSPI_SR_FLEVEL_5|macro|QUADSPI_SR_FLEVEL_5
DECL|QUADSPI_SR_FLEVEL|macro|QUADSPI_SR_FLEVEL
DECL|QUADSPI_SR_FTF|macro|QUADSPI_SR_FTF
DECL|QUADSPI_SR_SMF|macro|QUADSPI_SR_SMF
DECL|QUADSPI_SR_TCF|macro|QUADSPI_SR_TCF
DECL|QUADSPI_SR_TEF|macro|QUADSPI_SR_TEF
DECL|QUADSPI_SR_TOF|macro|QUADSPI_SR_TOF
DECL|QUADSPI_TypeDef|typedef|} QUADSPI_TypeDef;
DECL|QUADSPI|macro|QUADSPI
DECL|RCC_AHB1ENR_BKPSRAMEN|macro|RCC_AHB1ENR_BKPSRAMEN
DECL|RCC_AHB1ENR_CCMDATARAMEN|macro|RCC_AHB1ENR_CCMDATARAMEN
DECL|RCC_AHB1ENR_CRCEN|macro|RCC_AHB1ENR_CRCEN
DECL|RCC_AHB1ENR_DMA1EN|macro|RCC_AHB1ENR_DMA1EN
DECL|RCC_AHB1ENR_DMA2DEN|macro|RCC_AHB1ENR_DMA2DEN
DECL|RCC_AHB1ENR_DMA2EN|macro|RCC_AHB1ENR_DMA2EN
DECL|RCC_AHB1ENR_ETHMACEN|macro|RCC_AHB1ENR_ETHMACEN
DECL|RCC_AHB1ENR_ETHMACPTPEN|macro|RCC_AHB1ENR_ETHMACPTPEN
DECL|RCC_AHB1ENR_ETHMACRXEN|macro|RCC_AHB1ENR_ETHMACRXEN
DECL|RCC_AHB1ENR_ETHMACTXEN|macro|RCC_AHB1ENR_ETHMACTXEN
DECL|RCC_AHB1ENR_GPIOAEN|macro|RCC_AHB1ENR_GPIOAEN
DECL|RCC_AHB1ENR_GPIOBEN|macro|RCC_AHB1ENR_GPIOBEN
DECL|RCC_AHB1ENR_GPIOCEN|macro|RCC_AHB1ENR_GPIOCEN
DECL|RCC_AHB1ENR_GPIODEN|macro|RCC_AHB1ENR_GPIODEN
DECL|RCC_AHB1ENR_GPIOEEN|macro|RCC_AHB1ENR_GPIOEEN
DECL|RCC_AHB1ENR_GPIOFEN|macro|RCC_AHB1ENR_GPIOFEN
DECL|RCC_AHB1ENR_GPIOGEN|macro|RCC_AHB1ENR_GPIOGEN
DECL|RCC_AHB1ENR_GPIOHEN|macro|RCC_AHB1ENR_GPIOHEN
DECL|RCC_AHB1ENR_GPIOIEN|macro|RCC_AHB1ENR_GPIOIEN
DECL|RCC_AHB1ENR_GPIOJEN|macro|RCC_AHB1ENR_GPIOJEN
DECL|RCC_AHB1ENR_GPIOKEN|macro|RCC_AHB1ENR_GPIOKEN
DECL|RCC_AHB1ENR_OTGHSEN|macro|RCC_AHB1ENR_OTGHSEN
DECL|RCC_AHB1ENR_OTGHSULPIEN|macro|RCC_AHB1ENR_OTGHSULPIEN
DECL|RCC_AHB1LPENR_BKPSRAMLPEN|macro|RCC_AHB1LPENR_BKPSRAMLPEN
DECL|RCC_AHB1LPENR_CRCLPEN|macro|RCC_AHB1LPENR_CRCLPEN
DECL|RCC_AHB1LPENR_DMA1LPEN|macro|RCC_AHB1LPENR_DMA1LPEN
DECL|RCC_AHB1LPENR_DMA2DLPEN|macro|RCC_AHB1LPENR_DMA2DLPEN
DECL|RCC_AHB1LPENR_DMA2LPEN|macro|RCC_AHB1LPENR_DMA2LPEN
DECL|RCC_AHB1LPENR_ETHMACLPEN|macro|RCC_AHB1LPENR_ETHMACLPEN
DECL|RCC_AHB1LPENR_ETHMACPTPLPEN|macro|RCC_AHB1LPENR_ETHMACPTPLPEN
DECL|RCC_AHB1LPENR_ETHMACRXLPEN|macro|RCC_AHB1LPENR_ETHMACRXLPEN
DECL|RCC_AHB1LPENR_ETHMACTXLPEN|macro|RCC_AHB1LPENR_ETHMACTXLPEN
DECL|RCC_AHB1LPENR_FLITFLPEN|macro|RCC_AHB1LPENR_FLITFLPEN
DECL|RCC_AHB1LPENR_GPIOALPEN|macro|RCC_AHB1LPENR_GPIOALPEN
DECL|RCC_AHB1LPENR_GPIOBLPEN|macro|RCC_AHB1LPENR_GPIOBLPEN
DECL|RCC_AHB1LPENR_GPIOCLPEN|macro|RCC_AHB1LPENR_GPIOCLPEN
DECL|RCC_AHB1LPENR_GPIODLPEN|macro|RCC_AHB1LPENR_GPIODLPEN
DECL|RCC_AHB1LPENR_GPIOELPEN|macro|RCC_AHB1LPENR_GPIOELPEN
DECL|RCC_AHB1LPENR_GPIOFLPEN|macro|RCC_AHB1LPENR_GPIOFLPEN
DECL|RCC_AHB1LPENR_GPIOGLPEN|macro|RCC_AHB1LPENR_GPIOGLPEN
DECL|RCC_AHB1LPENR_GPIOHLPEN|macro|RCC_AHB1LPENR_GPIOHLPEN
DECL|RCC_AHB1LPENR_GPIOILPEN|macro|RCC_AHB1LPENR_GPIOILPEN
DECL|RCC_AHB1LPENR_GPIOJLPEN|macro|RCC_AHB1LPENR_GPIOJLPEN
DECL|RCC_AHB1LPENR_GPIOKLPEN|macro|RCC_AHB1LPENR_GPIOKLPEN
DECL|RCC_AHB1LPENR_OTGHSLPEN|macro|RCC_AHB1LPENR_OTGHSLPEN
DECL|RCC_AHB1LPENR_OTGHSULPILPEN|macro|RCC_AHB1LPENR_OTGHSULPILPEN
DECL|RCC_AHB1LPENR_SRAM1LPEN|macro|RCC_AHB1LPENR_SRAM1LPEN
DECL|RCC_AHB1LPENR_SRAM2LPEN|macro|RCC_AHB1LPENR_SRAM2LPEN
DECL|RCC_AHB1LPENR_SRAM3LPEN|macro|RCC_AHB1LPENR_SRAM3LPEN
DECL|RCC_AHB1RSTR_CRCRST|macro|RCC_AHB1RSTR_CRCRST
DECL|RCC_AHB1RSTR_DMA1RST|macro|RCC_AHB1RSTR_DMA1RST
DECL|RCC_AHB1RSTR_DMA2DRST|macro|RCC_AHB1RSTR_DMA2DRST
DECL|RCC_AHB1RSTR_DMA2RST|macro|RCC_AHB1RSTR_DMA2RST
DECL|RCC_AHB1RSTR_ETHMACRST|macro|RCC_AHB1RSTR_ETHMACRST
DECL|RCC_AHB1RSTR_GPIOARST|macro|RCC_AHB1RSTR_GPIOARST
DECL|RCC_AHB1RSTR_GPIOBRST|macro|RCC_AHB1RSTR_GPIOBRST
DECL|RCC_AHB1RSTR_GPIOCRST|macro|RCC_AHB1RSTR_GPIOCRST
DECL|RCC_AHB1RSTR_GPIODRST|macro|RCC_AHB1RSTR_GPIODRST
DECL|RCC_AHB1RSTR_GPIOERST|macro|RCC_AHB1RSTR_GPIOERST
DECL|RCC_AHB1RSTR_GPIOFRST|macro|RCC_AHB1RSTR_GPIOFRST
DECL|RCC_AHB1RSTR_GPIOGRST|macro|RCC_AHB1RSTR_GPIOGRST
DECL|RCC_AHB1RSTR_GPIOHRST|macro|RCC_AHB1RSTR_GPIOHRST
DECL|RCC_AHB1RSTR_GPIOIRST|macro|RCC_AHB1RSTR_GPIOIRST
DECL|RCC_AHB1RSTR_GPIOJRST|macro|RCC_AHB1RSTR_GPIOJRST
DECL|RCC_AHB1RSTR_GPIOKRST|macro|RCC_AHB1RSTR_GPIOKRST
DECL|RCC_AHB1RSTR_OTGHRST|macro|RCC_AHB1RSTR_OTGHRST
DECL|RCC_AHB2ENR_DCMIEN|macro|RCC_AHB2ENR_DCMIEN
DECL|RCC_AHB2ENR_OTGFSEN|macro|RCC_AHB2ENR_OTGFSEN
DECL|RCC_AHB2ENR_RNGEN|macro|RCC_AHB2ENR_RNGEN
DECL|RCC_AHB2LPENR_DCMILPEN|macro|RCC_AHB2LPENR_DCMILPEN
DECL|RCC_AHB2LPENR_OTGFSLPEN|macro|RCC_AHB2LPENR_OTGFSLPEN
DECL|RCC_AHB2LPENR_RNGLPEN|macro|RCC_AHB2LPENR_RNGLPEN
DECL|RCC_AHB2RSTR_DCMIRST|macro|RCC_AHB2RSTR_DCMIRST
DECL|RCC_AHB2RSTR_OTGFSRST|macro|RCC_AHB2RSTR_OTGFSRST
DECL|RCC_AHB2RSTR_RNGRST|macro|RCC_AHB2RSTR_RNGRST
DECL|RCC_AHB3ENR_FMCEN|macro|RCC_AHB3ENR_FMCEN
DECL|RCC_AHB3ENR_QSPIEN|macro|RCC_AHB3ENR_QSPIEN
DECL|RCC_AHB3LPENR_FMCLPEN|macro|RCC_AHB3LPENR_FMCLPEN
DECL|RCC_AHB3LPENR_QSPILPEN|macro|RCC_AHB3LPENR_QSPILPEN
DECL|RCC_AHB3RSTR_FMCRST|macro|RCC_AHB3RSTR_FMCRST
DECL|RCC_AHB3RSTR_QSPIRST|macro|RCC_AHB3RSTR_QSPIRST
DECL|RCC_APB1ENR_CAN1EN|macro|RCC_APB1ENR_CAN1EN
DECL|RCC_APB1ENR_CAN2EN|macro|RCC_APB1ENR_CAN2EN
DECL|RCC_APB1ENR_DACEN|macro|RCC_APB1ENR_DACEN
DECL|RCC_APB1ENR_I2C1EN|macro|RCC_APB1ENR_I2C1EN
DECL|RCC_APB1ENR_I2C2EN|macro|RCC_APB1ENR_I2C2EN
DECL|RCC_APB1ENR_I2C3EN|macro|RCC_APB1ENR_I2C3EN
DECL|RCC_APB1ENR_PWREN|macro|RCC_APB1ENR_PWREN
DECL|RCC_APB1ENR_SPI2EN|macro|RCC_APB1ENR_SPI2EN
DECL|RCC_APB1ENR_SPI3EN|macro|RCC_APB1ENR_SPI3EN
DECL|RCC_APB1ENR_TIM12EN|macro|RCC_APB1ENR_TIM12EN
DECL|RCC_APB1ENR_TIM13EN|macro|RCC_APB1ENR_TIM13EN
DECL|RCC_APB1ENR_TIM14EN|macro|RCC_APB1ENR_TIM14EN
DECL|RCC_APB1ENR_TIM2EN|macro|RCC_APB1ENR_TIM2EN
DECL|RCC_APB1ENR_TIM3EN|macro|RCC_APB1ENR_TIM3EN
DECL|RCC_APB1ENR_TIM4EN|macro|RCC_APB1ENR_TIM4EN
DECL|RCC_APB1ENR_TIM5EN|macro|RCC_APB1ENR_TIM5EN
DECL|RCC_APB1ENR_TIM6EN|macro|RCC_APB1ENR_TIM6EN
DECL|RCC_APB1ENR_TIM7EN|macro|RCC_APB1ENR_TIM7EN
DECL|RCC_APB1ENR_UART4EN|macro|RCC_APB1ENR_UART4EN
DECL|RCC_APB1ENR_UART5EN|macro|RCC_APB1ENR_UART5EN
DECL|RCC_APB1ENR_UART7EN|macro|RCC_APB1ENR_UART7EN
DECL|RCC_APB1ENR_UART8EN|macro|RCC_APB1ENR_UART8EN
DECL|RCC_APB1ENR_USART2EN|macro|RCC_APB1ENR_USART2EN
DECL|RCC_APB1ENR_USART3EN|macro|RCC_APB1ENR_USART3EN
DECL|RCC_APB1ENR_WWDGEN|macro|RCC_APB1ENR_WWDGEN
DECL|RCC_APB1LPENR_CAN1LPEN|macro|RCC_APB1LPENR_CAN1LPEN
DECL|RCC_APB1LPENR_CAN2LPEN|macro|RCC_APB1LPENR_CAN2LPEN
DECL|RCC_APB1LPENR_DACLPEN|macro|RCC_APB1LPENR_DACLPEN
DECL|RCC_APB1LPENR_I2C1LPEN|macro|RCC_APB1LPENR_I2C1LPEN
DECL|RCC_APB1LPENR_I2C2LPEN|macro|RCC_APB1LPENR_I2C2LPEN
DECL|RCC_APB1LPENR_I2C3LPEN|macro|RCC_APB1LPENR_I2C3LPEN
DECL|RCC_APB1LPENR_PWRLPEN|macro|RCC_APB1LPENR_PWRLPEN
DECL|RCC_APB1LPENR_SPI2LPEN|macro|RCC_APB1LPENR_SPI2LPEN
DECL|RCC_APB1LPENR_SPI3LPEN|macro|RCC_APB1LPENR_SPI3LPEN
DECL|RCC_APB1LPENR_TIM12LPEN|macro|RCC_APB1LPENR_TIM12LPEN
DECL|RCC_APB1LPENR_TIM13LPEN|macro|RCC_APB1LPENR_TIM13LPEN
DECL|RCC_APB1LPENR_TIM14LPEN|macro|RCC_APB1LPENR_TIM14LPEN
DECL|RCC_APB1LPENR_TIM2LPEN|macro|RCC_APB1LPENR_TIM2LPEN
DECL|RCC_APB1LPENR_TIM3LPEN|macro|RCC_APB1LPENR_TIM3LPEN
DECL|RCC_APB1LPENR_TIM4LPEN|macro|RCC_APB1LPENR_TIM4LPEN
DECL|RCC_APB1LPENR_TIM5LPEN|macro|RCC_APB1LPENR_TIM5LPEN
DECL|RCC_APB1LPENR_TIM6LPEN|macro|RCC_APB1LPENR_TIM6LPEN
DECL|RCC_APB1LPENR_TIM7LPEN|macro|RCC_APB1LPENR_TIM7LPEN
DECL|RCC_APB1LPENR_UART4LPEN|macro|RCC_APB1LPENR_UART4LPEN
DECL|RCC_APB1LPENR_UART5LPEN|macro|RCC_APB1LPENR_UART5LPEN
DECL|RCC_APB1LPENR_UART7LPEN|macro|RCC_APB1LPENR_UART7LPEN
DECL|RCC_APB1LPENR_UART8LPEN|macro|RCC_APB1LPENR_UART8LPEN
DECL|RCC_APB1LPENR_USART2LPEN|macro|RCC_APB1LPENR_USART2LPEN
DECL|RCC_APB1LPENR_USART3LPEN|macro|RCC_APB1LPENR_USART3LPEN
DECL|RCC_APB1LPENR_WWDGLPEN|macro|RCC_APB1LPENR_WWDGLPEN
DECL|RCC_APB1RSTR_CAN1RST|macro|RCC_APB1RSTR_CAN1RST
DECL|RCC_APB1RSTR_CAN2RST|macro|RCC_APB1RSTR_CAN2RST
DECL|RCC_APB1RSTR_DACRST|macro|RCC_APB1RSTR_DACRST
DECL|RCC_APB1RSTR_I2C1RST|macro|RCC_APB1RSTR_I2C1RST
DECL|RCC_APB1RSTR_I2C2RST|macro|RCC_APB1RSTR_I2C2RST
DECL|RCC_APB1RSTR_I2C3RST|macro|RCC_APB1RSTR_I2C3RST
DECL|RCC_APB1RSTR_PWRRST|macro|RCC_APB1RSTR_PWRRST
DECL|RCC_APB1RSTR_SPI2RST|macro|RCC_APB1RSTR_SPI2RST
DECL|RCC_APB1RSTR_SPI3RST|macro|RCC_APB1RSTR_SPI3RST
DECL|RCC_APB1RSTR_TIM12RST|macro|RCC_APB1RSTR_TIM12RST
DECL|RCC_APB1RSTR_TIM13RST|macro|RCC_APB1RSTR_TIM13RST
DECL|RCC_APB1RSTR_TIM14RST|macro|RCC_APB1RSTR_TIM14RST
DECL|RCC_APB1RSTR_TIM2RST|macro|RCC_APB1RSTR_TIM2RST
DECL|RCC_APB1RSTR_TIM3RST|macro|RCC_APB1RSTR_TIM3RST
DECL|RCC_APB1RSTR_TIM4RST|macro|RCC_APB1RSTR_TIM4RST
DECL|RCC_APB1RSTR_TIM5RST|macro|RCC_APB1RSTR_TIM5RST
DECL|RCC_APB1RSTR_TIM6RST|macro|RCC_APB1RSTR_TIM6RST
DECL|RCC_APB1RSTR_TIM7RST|macro|RCC_APB1RSTR_TIM7RST
DECL|RCC_APB1RSTR_UART4RST|macro|RCC_APB1RSTR_UART4RST
DECL|RCC_APB1RSTR_UART5RST|macro|RCC_APB1RSTR_UART5RST
DECL|RCC_APB1RSTR_UART7RST|macro|RCC_APB1RSTR_UART7RST
DECL|RCC_APB1RSTR_UART8RST|macro|RCC_APB1RSTR_UART8RST
DECL|RCC_APB1RSTR_USART2RST|macro|RCC_APB1RSTR_USART2RST
DECL|RCC_APB1RSTR_USART3RST|macro|RCC_APB1RSTR_USART3RST
DECL|RCC_APB1RSTR_WWDGRST|macro|RCC_APB1RSTR_WWDGRST
DECL|RCC_APB2ENR_ADC1EN|macro|RCC_APB2ENR_ADC1EN
DECL|RCC_APB2ENR_ADC2EN|macro|RCC_APB2ENR_ADC2EN
DECL|RCC_APB2ENR_ADC3EN|macro|RCC_APB2ENR_ADC3EN
DECL|RCC_APB2ENR_DSIEN|macro|RCC_APB2ENR_DSIEN
DECL|RCC_APB2ENR_LTDCEN|macro|RCC_APB2ENR_LTDCEN
DECL|RCC_APB2ENR_SAI1EN|macro|RCC_APB2ENR_SAI1EN
DECL|RCC_APB2ENR_SDIOEN|macro|RCC_APB2ENR_SDIOEN
DECL|RCC_APB2ENR_SPI1EN|macro|RCC_APB2ENR_SPI1EN
DECL|RCC_APB2ENR_SPI4EN|macro|RCC_APB2ENR_SPI4EN
DECL|RCC_APB2ENR_SPI5EN|macro|RCC_APB2ENR_SPI5EN
DECL|RCC_APB2ENR_SPI6EN|macro|RCC_APB2ENR_SPI6EN
DECL|RCC_APB2ENR_SYSCFGEN|macro|RCC_APB2ENR_SYSCFGEN
DECL|RCC_APB2ENR_TIM10EN|macro|RCC_APB2ENR_TIM10EN
DECL|RCC_APB2ENR_TIM11EN|macro|RCC_APB2ENR_TIM11EN
DECL|RCC_APB2ENR_TIM1EN|macro|RCC_APB2ENR_TIM1EN
DECL|RCC_APB2ENR_TIM8EN|macro|RCC_APB2ENR_TIM8EN
DECL|RCC_APB2ENR_TIM9EN|macro|RCC_APB2ENR_TIM9EN
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2ENR_USART6EN|macro|RCC_APB2ENR_USART6EN
DECL|RCC_APB2LPENR_ADC1LPEN|macro|RCC_APB2LPENR_ADC1LPEN
DECL|RCC_APB2LPENR_ADC2LPEN|macro|RCC_APB2LPENR_ADC2LPEN
DECL|RCC_APB2LPENR_ADC3LPEN|macro|RCC_APB2LPENR_ADC3LPEN
DECL|RCC_APB2LPENR_DSILPEN|macro|RCC_APB2LPENR_DSILPEN
DECL|RCC_APB2LPENR_LTDCLPEN|macro|RCC_APB2LPENR_LTDCLPEN
DECL|RCC_APB2LPENR_SAI1LPEN|macro|RCC_APB2LPENR_SAI1LPEN
DECL|RCC_APB2LPENR_SDIOLPEN|macro|RCC_APB2LPENR_SDIOLPEN
DECL|RCC_APB2LPENR_SPI1LPEN|macro|RCC_APB2LPENR_SPI1LPEN
DECL|RCC_APB2LPENR_SPI4LPEN|macro|RCC_APB2LPENR_SPI4LPEN
DECL|RCC_APB2LPENR_SPI5LPEN|macro|RCC_APB2LPENR_SPI5LPEN
DECL|RCC_APB2LPENR_SPI6LPEN|macro|RCC_APB2LPENR_SPI6LPEN
DECL|RCC_APB2LPENR_SYSCFGLPEN|macro|RCC_APB2LPENR_SYSCFGLPEN
DECL|RCC_APB2LPENR_TIM10LPEN|macro|RCC_APB2LPENR_TIM10LPEN
DECL|RCC_APB2LPENR_TIM11LPEN|macro|RCC_APB2LPENR_TIM11LPEN
DECL|RCC_APB2LPENR_TIM1LPEN|macro|RCC_APB2LPENR_TIM1LPEN
DECL|RCC_APB2LPENR_TIM8LPEN|macro|RCC_APB2LPENR_TIM8LPEN
DECL|RCC_APB2LPENR_TIM9LPEN|macro|RCC_APB2LPENR_TIM9LPEN
DECL|RCC_APB2LPENR_USART1LPEN|macro|RCC_APB2LPENR_USART1LPEN
DECL|RCC_APB2LPENR_USART6LPEN|macro|RCC_APB2LPENR_USART6LPEN
DECL|RCC_APB2RSTR_ADCRST|macro|RCC_APB2RSTR_ADCRST
DECL|RCC_APB2RSTR_DSIRST|macro|RCC_APB2RSTR_DSIRST
DECL|RCC_APB2RSTR_LTDCRST|macro|RCC_APB2RSTR_LTDCRST
DECL|RCC_APB2RSTR_SAI1RST|macro|RCC_APB2RSTR_SAI1RST
DECL|RCC_APB2RSTR_SDIORST|macro|RCC_APB2RSTR_SDIORST
DECL|RCC_APB2RSTR_SPI1RST|macro|RCC_APB2RSTR_SPI1RST
DECL|RCC_APB2RSTR_SPI1|macro|RCC_APB2RSTR_SPI1
DECL|RCC_APB2RSTR_SPI4RST|macro|RCC_APB2RSTR_SPI4RST
DECL|RCC_APB2RSTR_SPI5RST|macro|RCC_APB2RSTR_SPI5RST
DECL|RCC_APB2RSTR_SPI6RST|macro|RCC_APB2RSTR_SPI6RST
DECL|RCC_APB2RSTR_SYSCFGRST|macro|RCC_APB2RSTR_SYSCFGRST
DECL|RCC_APB2RSTR_TIM10RST|macro|RCC_APB2RSTR_TIM10RST
DECL|RCC_APB2RSTR_TIM11RST|macro|RCC_APB2RSTR_TIM11RST
DECL|RCC_APB2RSTR_TIM1RST|macro|RCC_APB2RSTR_TIM1RST
DECL|RCC_APB2RSTR_TIM8RST|macro|RCC_APB2RSTR_TIM8RST
DECL|RCC_APB2RSTR_TIM9RST|macro|RCC_APB2RSTR_TIM9RST
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_APB2RSTR_USART6RST|macro|RCC_APB2RSTR_USART6RST
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_BDCR_BDRST|macro|RCC_BDCR_BDRST
DECL|RCC_BDCR_LSEBYP|macro|RCC_BDCR_LSEBYP
DECL|RCC_BDCR_LSEMOD|macro|RCC_BDCR_LSEMOD
DECL|RCC_BDCR_LSEON|macro|RCC_BDCR_LSEON
DECL|RCC_BDCR_LSERDY|macro|RCC_BDCR_LSERDY
DECL|RCC_BDCR_RTCEN|macro|RCC_BDCR_RTCEN
DECL|RCC_BDCR_RTCSEL_0|macro|RCC_BDCR_RTCSEL_0
DECL|RCC_BDCR_RTCSEL_1|macro|RCC_BDCR_RTCSEL_1
DECL|RCC_BDCR_RTCSEL|macro|RCC_BDCR_RTCSEL
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_I2SSRC|macro|RCC_CFGR_I2SSRC
DECL|RCC_CFGR_MCO1PRE_0|macro|RCC_CFGR_MCO1PRE_0
DECL|RCC_CFGR_MCO1PRE_1|macro|RCC_CFGR_MCO1PRE_1
DECL|RCC_CFGR_MCO1PRE_2|macro|RCC_CFGR_MCO1PRE_2
DECL|RCC_CFGR_MCO1PRE|macro|RCC_CFGR_MCO1PRE
DECL|RCC_CFGR_MCO1_0|macro|RCC_CFGR_MCO1_0
DECL|RCC_CFGR_MCO1_1|macro|RCC_CFGR_MCO1_1
DECL|RCC_CFGR_MCO1|macro|RCC_CFGR_MCO1
DECL|RCC_CFGR_MCO2PRE_0|macro|RCC_CFGR_MCO2PRE_0
DECL|RCC_CFGR_MCO2PRE_1|macro|RCC_CFGR_MCO2PRE_1
DECL|RCC_CFGR_MCO2PRE_2|macro|RCC_CFGR_MCO2PRE_2
DECL|RCC_CFGR_MCO2PRE|macro|RCC_CFGR_MCO2PRE
DECL|RCC_CFGR_MCO2_0|macro|RCC_CFGR_MCO2_0
DECL|RCC_CFGR_MCO2_1|macro|RCC_CFGR_MCO2_1
DECL|RCC_CFGR_MCO2|macro|RCC_CFGR_MCO2
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_RTCPRE_0|macro|RCC_CFGR_RTCPRE_0
DECL|RCC_CFGR_RTCPRE_1|macro|RCC_CFGR_RTCPRE_1
DECL|RCC_CFGR_RTCPRE_2|macro|RCC_CFGR_RTCPRE_2
DECL|RCC_CFGR_RTCPRE_3|macro|RCC_CFGR_RTCPRE_3
DECL|RCC_CFGR_RTCPRE_4|macro|RCC_CFGR_RTCPRE_4
DECL|RCC_CFGR_RTCPRE|macro|RCC_CFGR_RTCPRE
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CIR_CSSC|macro|RCC_CIR_CSSC
DECL|RCC_CIR_CSSF|macro|RCC_CIR_CSSF
DECL|RCC_CIR_HSERDYC|macro|RCC_CIR_HSERDYC
DECL|RCC_CIR_HSERDYF|macro|RCC_CIR_HSERDYF
DECL|RCC_CIR_HSERDYIE|macro|RCC_CIR_HSERDYIE
DECL|RCC_CIR_HSIRDYC|macro|RCC_CIR_HSIRDYC
DECL|RCC_CIR_HSIRDYF|macro|RCC_CIR_HSIRDYF
DECL|RCC_CIR_HSIRDYIE|macro|RCC_CIR_HSIRDYIE
DECL|RCC_CIR_LSERDYC|macro|RCC_CIR_LSERDYC
DECL|RCC_CIR_LSERDYF|macro|RCC_CIR_LSERDYF
DECL|RCC_CIR_LSERDYIE|macro|RCC_CIR_LSERDYIE
DECL|RCC_CIR_LSIRDYC|macro|RCC_CIR_LSIRDYC
DECL|RCC_CIR_LSIRDYF|macro|RCC_CIR_LSIRDYF
DECL|RCC_CIR_LSIRDYIE|macro|RCC_CIR_LSIRDYIE
DECL|RCC_CIR_PLLI2SRDYC|macro|RCC_CIR_PLLI2SRDYC
DECL|RCC_CIR_PLLI2SRDYF|macro|RCC_CIR_PLLI2SRDYF
DECL|RCC_CIR_PLLI2SRDYIE|macro|RCC_CIR_PLLI2SRDYIE
DECL|RCC_CIR_PLLRDYC|macro|RCC_CIR_PLLRDYC
DECL|RCC_CIR_PLLRDYF|macro|RCC_CIR_PLLRDYF
DECL|RCC_CIR_PLLRDYIE|macro|RCC_CIR_PLLRDYIE
DECL|RCC_CIR_PLLSAIRDYC|macro|RCC_CIR_PLLSAIRDYC
DECL|RCC_CIR_PLLSAIRDYF|macro|RCC_CIR_PLLSAIRDYF
DECL|RCC_CIR_PLLSAIRDYIE|macro|RCC_CIR_PLLSAIRDYIE
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSICAL_0|macro|RCC_CR_HSICAL_0
DECL|RCC_CR_HSICAL_1|macro|RCC_CR_HSICAL_1
DECL|RCC_CR_HSICAL_2|macro|RCC_CR_HSICAL_2
DECL|RCC_CR_HSICAL_3|macro|RCC_CR_HSICAL_3
DECL|RCC_CR_HSICAL_4|macro|RCC_CR_HSICAL_4
DECL|RCC_CR_HSICAL_5|macro|RCC_CR_HSICAL_5
DECL|RCC_CR_HSICAL_6|macro|RCC_CR_HSICAL_6
DECL|RCC_CR_HSICAL_7|macro|RCC_CR_HSICAL_7
DECL|RCC_CR_HSICAL|macro|RCC_CR_HSICAL
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_HSITRIM_0|macro|RCC_CR_HSITRIM_0
DECL|RCC_CR_HSITRIM_1|macro|RCC_CR_HSITRIM_1
DECL|RCC_CR_HSITRIM_2|macro|RCC_CR_HSITRIM_2
DECL|RCC_CR_HSITRIM_3|macro|RCC_CR_HSITRIM_3
DECL|RCC_CR_HSITRIM_4|macro|RCC_CR_HSITRIM_4
DECL|RCC_CR_HSITRIM|macro|RCC_CR_HSITRIM
DECL|RCC_CR_PLLI2SON|macro|RCC_CR_PLLI2SON
DECL|RCC_CR_PLLI2SRDY|macro|RCC_CR_PLLI2SRDY
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CR_PLLSAION|macro|RCC_CR_PLLSAION
DECL|RCC_CR_PLLSAIRDY|macro|RCC_CR_PLLSAIRDY
DECL|RCC_CSR_BORRSTF|macro|RCC_CSR_BORRSTF
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_PADRSTF|macro|RCC_CSR_PADRSTF
DECL|RCC_CSR_PORRSTF|macro|RCC_CSR_PORRSTF
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_WDGRSTF|macro|RCC_CSR_WDGRSTF
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_DCKCFGR_CK48MSEL|macro|RCC_DCKCFGR_CK48MSEL
DECL|RCC_DCKCFGR_DSISEL|macro|RCC_DCKCFGR_DSISEL
DECL|RCC_DCKCFGR_PLLI2SDIVQ|macro|RCC_DCKCFGR_PLLI2SDIVQ
DECL|RCC_DCKCFGR_PLLSAIDIVQ|macro|RCC_DCKCFGR_PLLSAIDIVQ
DECL|RCC_DCKCFGR_PLLSAIDIVR|macro|RCC_DCKCFGR_PLLSAIDIVR
DECL|RCC_DCKCFGR_SAI1ASRC_0|macro|RCC_DCKCFGR_SAI1ASRC_0
DECL|RCC_DCKCFGR_SAI1ASRC_1|macro|RCC_DCKCFGR_SAI1ASRC_1
DECL|RCC_DCKCFGR_SAI1ASRC|macro|RCC_DCKCFGR_SAI1ASRC
DECL|RCC_DCKCFGR_SAI1BSRC_0|macro|RCC_DCKCFGR_SAI1BSRC_0
DECL|RCC_DCKCFGR_SAI1BSRC_1|macro|RCC_DCKCFGR_SAI1BSRC_1
DECL|RCC_DCKCFGR_SAI1BSRC|macro|RCC_DCKCFGR_SAI1BSRC
DECL|RCC_DCKCFGR_SDIOSEL|macro|RCC_DCKCFGR_SDIOSEL
DECL|RCC_DCKCFGR_TIMPRE|macro|RCC_DCKCFGR_TIMPRE
DECL|RCC_IRQn|enumerator|RCC_IRQn = 5, /*!< RCC global Interrupt */
DECL|RCC_PLLCFGR_PLLM_0|macro|RCC_PLLCFGR_PLLM_0
DECL|RCC_PLLCFGR_PLLM_1|macro|RCC_PLLCFGR_PLLM_1
DECL|RCC_PLLCFGR_PLLM_2|macro|RCC_PLLCFGR_PLLM_2
DECL|RCC_PLLCFGR_PLLM_3|macro|RCC_PLLCFGR_PLLM_3
DECL|RCC_PLLCFGR_PLLM_4|macro|RCC_PLLCFGR_PLLM_4
DECL|RCC_PLLCFGR_PLLM_5|macro|RCC_PLLCFGR_PLLM_5
DECL|RCC_PLLCFGR_PLLM|macro|RCC_PLLCFGR_PLLM
DECL|RCC_PLLCFGR_PLLN_0|macro|RCC_PLLCFGR_PLLN_0
DECL|RCC_PLLCFGR_PLLN_1|macro|RCC_PLLCFGR_PLLN_1
DECL|RCC_PLLCFGR_PLLN_2|macro|RCC_PLLCFGR_PLLN_2
DECL|RCC_PLLCFGR_PLLN_3|macro|RCC_PLLCFGR_PLLN_3
DECL|RCC_PLLCFGR_PLLN_4|macro|RCC_PLLCFGR_PLLN_4
DECL|RCC_PLLCFGR_PLLN_5|macro|RCC_PLLCFGR_PLLN_5
DECL|RCC_PLLCFGR_PLLN_6|macro|RCC_PLLCFGR_PLLN_6
DECL|RCC_PLLCFGR_PLLN_7|macro|RCC_PLLCFGR_PLLN_7
DECL|RCC_PLLCFGR_PLLN_8|macro|RCC_PLLCFGR_PLLN_8
DECL|RCC_PLLCFGR_PLLN|macro|RCC_PLLCFGR_PLLN
DECL|RCC_PLLCFGR_PLLP_0|macro|RCC_PLLCFGR_PLLP_0
DECL|RCC_PLLCFGR_PLLP_1|macro|RCC_PLLCFGR_PLLP_1
DECL|RCC_PLLCFGR_PLLP|macro|RCC_PLLCFGR_PLLP
DECL|RCC_PLLCFGR_PLLQ_0|macro|RCC_PLLCFGR_PLLQ_0
DECL|RCC_PLLCFGR_PLLQ_1|macro|RCC_PLLCFGR_PLLQ_1
DECL|RCC_PLLCFGR_PLLQ_2|macro|RCC_PLLCFGR_PLLQ_2
DECL|RCC_PLLCFGR_PLLQ_3|macro|RCC_PLLCFGR_PLLQ_3
DECL|RCC_PLLCFGR_PLLQ|macro|RCC_PLLCFGR_PLLQ
DECL|RCC_PLLCFGR_PLLR_0|macro|RCC_PLLCFGR_PLLR_0
DECL|RCC_PLLCFGR_PLLR_1|macro|RCC_PLLCFGR_PLLR_1
DECL|RCC_PLLCFGR_PLLR_2|macro|RCC_PLLCFGR_PLLR_2
DECL|RCC_PLLCFGR_PLLR|macro|RCC_PLLCFGR_PLLR
DECL|RCC_PLLCFGR_PLLSRC_HSE|macro|RCC_PLLCFGR_PLLSRC_HSE
DECL|RCC_PLLCFGR_PLLSRC_HSI|macro|RCC_PLLCFGR_PLLSRC_HSI
DECL|RCC_PLLCFGR_PLLSRC|macro|RCC_PLLCFGR_PLLSRC
DECL|RCC_PLLI2SCFGR_PLLI2SN_0|macro|RCC_PLLI2SCFGR_PLLI2SN_0
DECL|RCC_PLLI2SCFGR_PLLI2SN_1|macro|RCC_PLLI2SCFGR_PLLI2SN_1
DECL|RCC_PLLI2SCFGR_PLLI2SN_2|macro|RCC_PLLI2SCFGR_PLLI2SN_2
DECL|RCC_PLLI2SCFGR_PLLI2SN_3|macro|RCC_PLLI2SCFGR_PLLI2SN_3
DECL|RCC_PLLI2SCFGR_PLLI2SN_4|macro|RCC_PLLI2SCFGR_PLLI2SN_4
DECL|RCC_PLLI2SCFGR_PLLI2SN_5|macro|RCC_PLLI2SCFGR_PLLI2SN_5
DECL|RCC_PLLI2SCFGR_PLLI2SN_6|macro|RCC_PLLI2SCFGR_PLLI2SN_6
DECL|RCC_PLLI2SCFGR_PLLI2SN_7|macro|RCC_PLLI2SCFGR_PLLI2SN_7
DECL|RCC_PLLI2SCFGR_PLLI2SN_8|macro|RCC_PLLI2SCFGR_PLLI2SN_8
DECL|RCC_PLLI2SCFGR_PLLI2SN|macro|RCC_PLLI2SCFGR_PLLI2SN
DECL|RCC_PLLI2SCFGR_PLLI2SQ_0|macro|RCC_PLLI2SCFGR_PLLI2SQ_0
DECL|RCC_PLLI2SCFGR_PLLI2SQ_1|macro|RCC_PLLI2SCFGR_PLLI2SQ_1
DECL|RCC_PLLI2SCFGR_PLLI2SQ_2|macro|RCC_PLLI2SCFGR_PLLI2SQ_2
DECL|RCC_PLLI2SCFGR_PLLI2SQ_3|macro|RCC_PLLI2SCFGR_PLLI2SQ_3
DECL|RCC_PLLI2SCFGR_PLLI2SQ|macro|RCC_PLLI2SCFGR_PLLI2SQ
DECL|RCC_PLLI2SCFGR_PLLI2SR_0|macro|RCC_PLLI2SCFGR_PLLI2SR_0
DECL|RCC_PLLI2SCFGR_PLLI2SR_1|macro|RCC_PLLI2SCFGR_PLLI2SR_1
DECL|RCC_PLLI2SCFGR_PLLI2SR_2|macro|RCC_PLLI2SCFGR_PLLI2SR_2
DECL|RCC_PLLI2SCFGR_PLLI2SR|macro|RCC_PLLI2SCFGR_PLLI2SR
DECL|RCC_PLLSAICFGR_PLLSAIN_0|macro|RCC_PLLSAICFGR_PLLSAIN_0
DECL|RCC_PLLSAICFGR_PLLSAIN_1|macro|RCC_PLLSAICFGR_PLLSAIN_1
DECL|RCC_PLLSAICFGR_PLLSAIN_2|macro|RCC_PLLSAICFGR_PLLSAIN_2
DECL|RCC_PLLSAICFGR_PLLSAIN_3|macro|RCC_PLLSAICFGR_PLLSAIN_3
DECL|RCC_PLLSAICFGR_PLLSAIN_4|macro|RCC_PLLSAICFGR_PLLSAIN_4
DECL|RCC_PLLSAICFGR_PLLSAIN_5|macro|RCC_PLLSAICFGR_PLLSAIN_5
DECL|RCC_PLLSAICFGR_PLLSAIN_6|macro|RCC_PLLSAICFGR_PLLSAIN_6
DECL|RCC_PLLSAICFGR_PLLSAIN_7|macro|RCC_PLLSAICFGR_PLLSAIN_7
DECL|RCC_PLLSAICFGR_PLLSAIN_8|macro|RCC_PLLSAICFGR_PLLSAIN_8
DECL|RCC_PLLSAICFGR_PLLSAIN|macro|RCC_PLLSAICFGR_PLLSAIN
DECL|RCC_PLLSAICFGR_PLLSAIP_0|macro|RCC_PLLSAICFGR_PLLSAIP_0
DECL|RCC_PLLSAICFGR_PLLSAIP_1|macro|RCC_PLLSAICFGR_PLLSAIP_1
DECL|RCC_PLLSAICFGR_PLLSAIP|macro|RCC_PLLSAICFGR_PLLSAIP
DECL|RCC_PLLSAICFGR_PLLSAIQ_0|macro|RCC_PLLSAICFGR_PLLSAIQ_0
DECL|RCC_PLLSAICFGR_PLLSAIQ_1|macro|RCC_PLLSAICFGR_PLLSAIQ_1
DECL|RCC_PLLSAICFGR_PLLSAIQ_2|macro|RCC_PLLSAICFGR_PLLSAIQ_2
DECL|RCC_PLLSAICFGR_PLLSAIQ_3|macro|RCC_PLLSAICFGR_PLLSAIQ_3
DECL|RCC_PLLSAICFGR_PLLSAIQ|macro|RCC_PLLSAICFGR_PLLSAIQ
DECL|RCC_PLLSAICFGR_PLLSAIR_0|macro|RCC_PLLSAICFGR_PLLSAIR_0
DECL|RCC_PLLSAICFGR_PLLSAIR_1|macro|RCC_PLLSAICFGR_PLLSAIR_1
DECL|RCC_PLLSAICFGR_PLLSAIR_2|macro|RCC_PLLSAICFGR_PLLSAIR_2
DECL|RCC_PLLSAICFGR_PLLSAIR|macro|RCC_PLLSAICFGR_PLLSAIR
DECL|RCC_SSCGR_INCSTEP|macro|RCC_SSCGR_INCSTEP
DECL|RCC_SSCGR_MODPER|macro|RCC_SSCGR_MODPER
DECL|RCC_SSCGR_SPREADSEL|macro|RCC_SSCGR_SPREADSEL
DECL|RCC_SSCGR_SSCGEN|macro|RCC_SSCGR_SSCGEN
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RCR|member|__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
DECL|RDHR|member|__IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
DECL|RDLR|member|__IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
DECL|RDTR|member|__IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, 0x1C */
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
DECL|RESERVED0|member|uint32_t RESERVED0[4]; /*!< Reserved, 0x1C - 0x2B */
DECL|RESERVED0|member|uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, 0x05 */
DECL|RESERVED10|member|uint32_t RESERVED10; /*!< Reserved, 0x42C */
DECL|RESERVED10|member|uint32_t RESERVED10[8];
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
DECL|RESERVED1|member|uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
DECL|RESERVED1|member|uint32_t RESERVED1[2];
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0xB4 - 0xBB */
DECL|RESERVED1|member|uint32_t RESERVED1[3]; /*!< Reserved */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x208 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x3C */
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */
DECL|RESERVED2|member|uint32_t RESERVED2[3]; /*!< Reserved, 0xD0 - 0xD7 */
DECL|RESERVED2|member|uint32_t RESERVED2[40];
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x210 */
DECL|RESERVED3|member|uint32_t RESERVED3[14];
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */
DECL|RESERVED3|member|uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
DECL|RESERVED3|member|uint32_t RESERVED3[8]; /*!< Reserved, 0xE0 - 0xFF */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x218 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x5C */
DECL|RESERVED4|member|uint32_t RESERVED4[2]; /*!< Reserved, 0x104 - 0x10B */
DECL|RESERVED4|member|uint32_t RESERVED4[5];
DECL|RESERVED5|member|uint32_t RESERVED5; /*!< Reserved, 0x114 */
DECL|RESERVED5|member|uint32_t RESERVED5[10];
DECL|RESERVED5|member|uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
DECL|RESERVED5|member|uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
DECL|RESERVED6|member|uint32_t RESERVED6[10];
DECL|RESERVED6|member|uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
DECL|RESERVED6|member|uint32_t RESERVED6[7]; /*!< Reserved, 0x11C - 0x137 */
DECL|RESERVED7|member|uint32_t RESERVED7; /*!< Reserved, 0x4C */
DECL|RESERVED7|member|uint32_t RESERVED7[11]; /*!< Reserved, 0x164 - 0x18F */
DECL|RESERVED7|member|uint32_t RESERVED7[334];
DECL|RESERVED8|member|__IO uint32_t RESERVED8;
DECL|RESERVED8|member|uint32_t RESERVED8[155]; /*!< Reserved, 0x194 - 0x3FF */
DECL|RESERVED9|member|uint32_t RESERVED9; /*!< Reserved, 0x414 */
DECL|RESERVED9|member|uint32_t RESERVED9[565];
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, 0x90 */
DECL|RESERVED|member|uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */
DECL|RESERVED|member|uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
DECL|RESP1|member|__I uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
DECL|RESP2|member|__I uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
DECL|RESP3|member|__I uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
DECL|RESP4|member|__I uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
DECL|RESPCMD|member|__I uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
DECL|RF0R|member|__IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
DECL|RF1R|member|__IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
DECL|RIR|member|__IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
DECL|RISR|member|__IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
DECL|RLR|member|__IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
DECL|RNG_BASE|macro|RNG_BASE
DECL|RNG_CR_IE|macro|RNG_CR_IE
DECL|RNG_CR_RNGEN|macro|RNG_CR_RNGEN
DECL|RNG_SR_CECS|macro|RNG_SR_CECS
DECL|RNG_SR_CEIS|macro|RNG_SR_CEIS
DECL|RNG_SR_DRDY|macro|RNG_SR_DRDY
DECL|RNG_SR_SECS|macro|RNG_SR_SECS
DECL|RNG_SR_SEIS|macro|RNG_SR_SEIS
DECL|RNG_TypeDef|typedef|} RNG_TypeDef;
DECL|RNG|macro|RNG
DECL|RTC_ALRMAR_DT_0|macro|RTC_ALRMAR_DT_0
DECL|RTC_ALRMAR_DT_1|macro|RTC_ALRMAR_DT_1
DECL|RTC_ALRMAR_DT|macro|RTC_ALRMAR_DT
DECL|RTC_ALRMAR_DU_0|macro|RTC_ALRMAR_DU_0
DECL|RTC_ALRMAR_DU_1|macro|RTC_ALRMAR_DU_1
DECL|RTC_ALRMAR_DU_2|macro|RTC_ALRMAR_DU_2
DECL|RTC_ALRMAR_DU_3|macro|RTC_ALRMAR_DU_3
DECL|RTC_ALRMAR_DU|macro|RTC_ALRMAR_DU
DECL|RTC_ALRMAR_HT_0|macro|RTC_ALRMAR_HT_0
DECL|RTC_ALRMAR_HT_1|macro|RTC_ALRMAR_HT_1
DECL|RTC_ALRMAR_HT|macro|RTC_ALRMAR_HT
DECL|RTC_ALRMAR_HU_0|macro|RTC_ALRMAR_HU_0
DECL|RTC_ALRMAR_HU_1|macro|RTC_ALRMAR_HU_1
DECL|RTC_ALRMAR_HU_2|macro|RTC_ALRMAR_HU_2
DECL|RTC_ALRMAR_HU_3|macro|RTC_ALRMAR_HU_3
DECL|RTC_ALRMAR_HU|macro|RTC_ALRMAR_HU
DECL|RTC_ALRMAR_MNT_0|macro|RTC_ALRMAR_MNT_0
DECL|RTC_ALRMAR_MNT_1|macro|RTC_ALRMAR_MNT_1
DECL|RTC_ALRMAR_MNT_2|macro|RTC_ALRMAR_MNT_2
DECL|RTC_ALRMAR_MNT|macro|RTC_ALRMAR_MNT
DECL|RTC_ALRMAR_MNU_0|macro|RTC_ALRMAR_MNU_0
DECL|RTC_ALRMAR_MNU_1|macro|RTC_ALRMAR_MNU_1
DECL|RTC_ALRMAR_MNU_2|macro|RTC_ALRMAR_MNU_2
DECL|RTC_ALRMAR_MNU_3|macro|RTC_ALRMAR_MNU_3
DECL|RTC_ALRMAR_MNU|macro|RTC_ALRMAR_MNU
DECL|RTC_ALRMAR_MSK1|macro|RTC_ALRMAR_MSK1
DECL|RTC_ALRMAR_MSK2|macro|RTC_ALRMAR_MSK2
DECL|RTC_ALRMAR_MSK3|macro|RTC_ALRMAR_MSK3
DECL|RTC_ALRMAR_MSK4|macro|RTC_ALRMAR_MSK4
DECL|RTC_ALRMAR_PM|macro|RTC_ALRMAR_PM
DECL|RTC_ALRMAR_ST_0|macro|RTC_ALRMAR_ST_0
DECL|RTC_ALRMAR_ST_1|macro|RTC_ALRMAR_ST_1
DECL|RTC_ALRMAR_ST_2|macro|RTC_ALRMAR_ST_2
DECL|RTC_ALRMAR_ST|macro|RTC_ALRMAR_ST
DECL|RTC_ALRMAR_SU_0|macro|RTC_ALRMAR_SU_0
DECL|RTC_ALRMAR_SU_1|macro|RTC_ALRMAR_SU_1
DECL|RTC_ALRMAR_SU_2|macro|RTC_ALRMAR_SU_2
DECL|RTC_ALRMAR_SU_3|macro|RTC_ALRMAR_SU_3
DECL|RTC_ALRMAR_SU|macro|RTC_ALRMAR_SU
DECL|RTC_ALRMAR_WDSEL|macro|RTC_ALRMAR_WDSEL
DECL|RTC_ALRMASSR_MASKSS_0|macro|RTC_ALRMASSR_MASKSS_0
DECL|RTC_ALRMASSR_MASKSS_1|macro|RTC_ALRMASSR_MASKSS_1
DECL|RTC_ALRMASSR_MASKSS_2|macro|RTC_ALRMASSR_MASKSS_2
DECL|RTC_ALRMASSR_MASKSS_3|macro|RTC_ALRMASSR_MASKSS_3
DECL|RTC_ALRMASSR_MASKSS|macro|RTC_ALRMASSR_MASKSS
DECL|RTC_ALRMASSR_SS|macro|RTC_ALRMASSR_SS
DECL|RTC_ALRMBR_DT_0|macro|RTC_ALRMBR_DT_0
DECL|RTC_ALRMBR_DT_1|macro|RTC_ALRMBR_DT_1
DECL|RTC_ALRMBR_DT|macro|RTC_ALRMBR_DT
DECL|RTC_ALRMBR_DU_0|macro|RTC_ALRMBR_DU_0
DECL|RTC_ALRMBR_DU_1|macro|RTC_ALRMBR_DU_1
DECL|RTC_ALRMBR_DU_2|macro|RTC_ALRMBR_DU_2
DECL|RTC_ALRMBR_DU_3|macro|RTC_ALRMBR_DU_3
DECL|RTC_ALRMBR_DU|macro|RTC_ALRMBR_DU
DECL|RTC_ALRMBR_HT_0|macro|RTC_ALRMBR_HT_0
DECL|RTC_ALRMBR_HT_1|macro|RTC_ALRMBR_HT_1
DECL|RTC_ALRMBR_HT|macro|RTC_ALRMBR_HT
DECL|RTC_ALRMBR_HU_0|macro|RTC_ALRMBR_HU_0
DECL|RTC_ALRMBR_HU_1|macro|RTC_ALRMBR_HU_1
DECL|RTC_ALRMBR_HU_2|macro|RTC_ALRMBR_HU_2
DECL|RTC_ALRMBR_HU_3|macro|RTC_ALRMBR_HU_3
DECL|RTC_ALRMBR_HU|macro|RTC_ALRMBR_HU
DECL|RTC_ALRMBR_MNT_0|macro|RTC_ALRMBR_MNT_0
DECL|RTC_ALRMBR_MNT_1|macro|RTC_ALRMBR_MNT_1
DECL|RTC_ALRMBR_MNT_2|macro|RTC_ALRMBR_MNT_2
DECL|RTC_ALRMBR_MNT|macro|RTC_ALRMBR_MNT
DECL|RTC_ALRMBR_MNU_0|macro|RTC_ALRMBR_MNU_0
DECL|RTC_ALRMBR_MNU_1|macro|RTC_ALRMBR_MNU_1
DECL|RTC_ALRMBR_MNU_2|macro|RTC_ALRMBR_MNU_2
DECL|RTC_ALRMBR_MNU_3|macro|RTC_ALRMBR_MNU_3
DECL|RTC_ALRMBR_MNU|macro|RTC_ALRMBR_MNU
DECL|RTC_ALRMBR_MSK1|macro|RTC_ALRMBR_MSK1
DECL|RTC_ALRMBR_MSK2|macro|RTC_ALRMBR_MSK2
DECL|RTC_ALRMBR_MSK3|macro|RTC_ALRMBR_MSK3
DECL|RTC_ALRMBR_MSK4|macro|RTC_ALRMBR_MSK4
DECL|RTC_ALRMBR_PM|macro|RTC_ALRMBR_PM
DECL|RTC_ALRMBR_ST_0|macro|RTC_ALRMBR_ST_0
DECL|RTC_ALRMBR_ST_1|macro|RTC_ALRMBR_ST_1
DECL|RTC_ALRMBR_ST_2|macro|RTC_ALRMBR_ST_2
DECL|RTC_ALRMBR_ST|macro|RTC_ALRMBR_ST
DECL|RTC_ALRMBR_SU_0|macro|RTC_ALRMBR_SU_0
DECL|RTC_ALRMBR_SU_1|macro|RTC_ALRMBR_SU_1
DECL|RTC_ALRMBR_SU_2|macro|RTC_ALRMBR_SU_2
DECL|RTC_ALRMBR_SU_3|macro|RTC_ALRMBR_SU_3
DECL|RTC_ALRMBR_SU|macro|RTC_ALRMBR_SU
DECL|RTC_ALRMBR_WDSEL|macro|RTC_ALRMBR_WDSEL
DECL|RTC_ALRMBSSR_MASKSS_0|macro|RTC_ALRMBSSR_MASKSS_0
DECL|RTC_ALRMBSSR_MASKSS_1|macro|RTC_ALRMBSSR_MASKSS_1
DECL|RTC_ALRMBSSR_MASKSS_2|macro|RTC_ALRMBSSR_MASKSS_2
DECL|RTC_ALRMBSSR_MASKSS_3|macro|RTC_ALRMBSSR_MASKSS_3
DECL|RTC_ALRMBSSR_MASKSS|macro|RTC_ALRMBSSR_MASKSS
DECL|RTC_ALRMBSSR_SS|macro|RTC_ALRMBSSR_SS
DECL|RTC_Alarm_IRQn|enumerator|RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP0R|macro|RTC_BKP0R
DECL|RTC_BKP10R|macro|RTC_BKP10R
DECL|RTC_BKP11R|macro|RTC_BKP11R
DECL|RTC_BKP12R|macro|RTC_BKP12R
DECL|RTC_BKP13R|macro|RTC_BKP13R
DECL|RTC_BKP14R|macro|RTC_BKP14R
DECL|RTC_BKP15R|macro|RTC_BKP15R
DECL|RTC_BKP16R|macro|RTC_BKP16R
DECL|RTC_BKP17R|macro|RTC_BKP17R
DECL|RTC_BKP18R|macro|RTC_BKP18R
DECL|RTC_BKP19R|macro|RTC_BKP19R
DECL|RTC_BKP1R|macro|RTC_BKP1R
DECL|RTC_BKP2R|macro|RTC_BKP2R
DECL|RTC_BKP3R|macro|RTC_BKP3R
DECL|RTC_BKP4R|macro|RTC_BKP4R
DECL|RTC_BKP5R|macro|RTC_BKP5R
DECL|RTC_BKP6R|macro|RTC_BKP6R
DECL|RTC_BKP7R|macro|RTC_BKP7R
DECL|RTC_BKP8R|macro|RTC_BKP8R
DECL|RTC_BKP9R|macro|RTC_BKP9R
DECL|RTC_CALIBR_DCS|macro|RTC_CALIBR_DCS
DECL|RTC_CALIBR_DC|macro|RTC_CALIBR_DC
DECL|RTC_CALR_CALM_0|macro|RTC_CALR_CALM_0
DECL|RTC_CALR_CALM_1|macro|RTC_CALR_CALM_1
DECL|RTC_CALR_CALM_2|macro|RTC_CALR_CALM_2
DECL|RTC_CALR_CALM_3|macro|RTC_CALR_CALM_3
DECL|RTC_CALR_CALM_4|macro|RTC_CALR_CALM_4
DECL|RTC_CALR_CALM_5|macro|RTC_CALR_CALM_5
DECL|RTC_CALR_CALM_6|macro|RTC_CALR_CALM_6
DECL|RTC_CALR_CALM_7|macro|RTC_CALR_CALM_7
DECL|RTC_CALR_CALM_8|macro|RTC_CALR_CALM_8
DECL|RTC_CALR_CALM|macro|RTC_CALR_CALM
DECL|RTC_CALR_CALP|macro|RTC_CALR_CALP
DECL|RTC_CALR_CALW16|macro|RTC_CALR_CALW16
DECL|RTC_CALR_CALW8|macro|RTC_CALR_CALW8
DECL|RTC_CR_ADD1H|macro|RTC_CR_ADD1H
DECL|RTC_CR_ALRAE|macro|RTC_CR_ALRAE
DECL|RTC_CR_ALRAIE|macro|RTC_CR_ALRAIE
DECL|RTC_CR_ALRBE|macro|RTC_CR_ALRBE
DECL|RTC_CR_ALRBIE|macro|RTC_CR_ALRBIE
DECL|RTC_CR_BCK|macro|RTC_CR_BCK
DECL|RTC_CR_BYPSHAD|macro|RTC_CR_BYPSHAD
DECL|RTC_CR_COE|macro|RTC_CR_COE
DECL|RTC_CR_COSEL|macro|RTC_CR_COSEL
DECL|RTC_CR_DCE|macro|RTC_CR_DCE
DECL|RTC_CR_FMT|macro|RTC_CR_FMT
DECL|RTC_CR_OSEL_0|macro|RTC_CR_OSEL_0
DECL|RTC_CR_OSEL_1|macro|RTC_CR_OSEL_1
DECL|RTC_CR_OSEL|macro|RTC_CR_OSEL
DECL|RTC_CR_POL|macro|RTC_CR_POL
DECL|RTC_CR_REFCKON|macro|RTC_CR_REFCKON
DECL|RTC_CR_SUB1H|macro|RTC_CR_SUB1H
DECL|RTC_CR_TSEDGE|macro|RTC_CR_TSEDGE
DECL|RTC_CR_TSE|macro|RTC_CR_TSE
DECL|RTC_CR_TSIE|macro|RTC_CR_TSIE
DECL|RTC_CR_WUCKSEL_0|macro|RTC_CR_WUCKSEL_0
DECL|RTC_CR_WUCKSEL_1|macro|RTC_CR_WUCKSEL_1
DECL|RTC_CR_WUCKSEL_2|macro|RTC_CR_WUCKSEL_2
DECL|RTC_CR_WUCKSEL|macro|RTC_CR_WUCKSEL
DECL|RTC_CR_WUTE|macro|RTC_CR_WUTE
DECL|RTC_CR_WUTIE|macro|RTC_CR_WUTIE
DECL|RTC_DR_DT_0|macro|RTC_DR_DT_0
DECL|RTC_DR_DT_1|macro|RTC_DR_DT_1
DECL|RTC_DR_DT|macro|RTC_DR_DT
DECL|RTC_DR_DU_0|macro|RTC_DR_DU_0
DECL|RTC_DR_DU_1|macro|RTC_DR_DU_1
DECL|RTC_DR_DU_2|macro|RTC_DR_DU_2
DECL|RTC_DR_DU_3|macro|RTC_DR_DU_3
DECL|RTC_DR_DU|macro|RTC_DR_DU
DECL|RTC_DR_MT|macro|RTC_DR_MT
DECL|RTC_DR_MU_0|macro|RTC_DR_MU_0
DECL|RTC_DR_MU_1|macro|RTC_DR_MU_1
DECL|RTC_DR_MU_2|macro|RTC_DR_MU_2
DECL|RTC_DR_MU_3|macro|RTC_DR_MU_3
DECL|RTC_DR_MU|macro|RTC_DR_MU
DECL|RTC_DR_WDU_0|macro|RTC_DR_WDU_0
DECL|RTC_DR_WDU_1|macro|RTC_DR_WDU_1
DECL|RTC_DR_WDU_2|macro|RTC_DR_WDU_2
DECL|RTC_DR_WDU|macro|RTC_DR_WDU
DECL|RTC_DR_YT_0|macro|RTC_DR_YT_0
DECL|RTC_DR_YT_1|macro|RTC_DR_YT_1
DECL|RTC_DR_YT_2|macro|RTC_DR_YT_2
DECL|RTC_DR_YT_3|macro|RTC_DR_YT_3
DECL|RTC_DR_YT|macro|RTC_DR_YT
DECL|RTC_DR_YU_0|macro|RTC_DR_YU_0
DECL|RTC_DR_YU_1|macro|RTC_DR_YU_1
DECL|RTC_DR_YU_2|macro|RTC_DR_YU_2
DECL|RTC_DR_YU_3|macro|RTC_DR_YU_3
DECL|RTC_DR_YU|macro|RTC_DR_YU
DECL|RTC_ISR_ALRAF|macro|RTC_ISR_ALRAF
DECL|RTC_ISR_ALRAWF|macro|RTC_ISR_ALRAWF
DECL|RTC_ISR_ALRBF|macro|RTC_ISR_ALRBF
DECL|RTC_ISR_ALRBWF|macro|RTC_ISR_ALRBWF
DECL|RTC_ISR_INITF|macro|RTC_ISR_INITF
DECL|RTC_ISR_INITS|macro|RTC_ISR_INITS
DECL|RTC_ISR_INIT|macro|RTC_ISR_INIT
DECL|RTC_ISR_RECALPF|macro|RTC_ISR_RECALPF
DECL|RTC_ISR_RSF|macro|RTC_ISR_RSF
DECL|RTC_ISR_SHPF|macro|RTC_ISR_SHPF
DECL|RTC_ISR_TAMP1F|macro|RTC_ISR_TAMP1F
DECL|RTC_ISR_TAMP2F|macro|RTC_ISR_TAMP2F
DECL|RTC_ISR_TSF|macro|RTC_ISR_TSF
DECL|RTC_ISR_TSOVF|macro|RTC_ISR_TSOVF
DECL|RTC_ISR_WUTF|macro|RTC_ISR_WUTF
DECL|RTC_ISR_WUTWF|macro|RTC_ISR_WUTWF
DECL|RTC_PRER_PREDIV_A|macro|RTC_PRER_PREDIV_A
DECL|RTC_PRER_PREDIV_S|macro|RTC_PRER_PREDIV_S
DECL|RTC_SHIFTR_ADD1S|macro|RTC_SHIFTR_ADD1S
DECL|RTC_SHIFTR_SUBFS|macro|RTC_SHIFTR_SUBFS
DECL|RTC_SSR_SS|macro|RTC_SSR_SS
DECL|RTC_TAFCR_ALARMOUTTYPE|macro|RTC_TAFCR_ALARMOUTTYPE
DECL|RTC_TAFCR_TAMP1E|macro|RTC_TAFCR_TAMP1E
DECL|RTC_TAFCR_TAMP1TRG|macro|RTC_TAFCR_TAMP1TRG
DECL|RTC_TAFCR_TAMP2E|macro|RTC_TAFCR_TAMP2E
DECL|RTC_TAFCR_TAMP2TRG|macro|RTC_TAFCR_TAMP2TRG
DECL|RTC_TAFCR_TAMPFLT_0|macro|RTC_TAFCR_TAMPFLT_0
DECL|RTC_TAFCR_TAMPFLT_1|macro|RTC_TAFCR_TAMPFLT_1
DECL|RTC_TAFCR_TAMPFLT|macro|RTC_TAFCR_TAMPFLT
DECL|RTC_TAFCR_TAMPFREQ_0|macro|RTC_TAFCR_TAMPFREQ_0
DECL|RTC_TAFCR_TAMPFREQ_1|macro|RTC_TAFCR_TAMPFREQ_1
DECL|RTC_TAFCR_TAMPFREQ_2|macro|RTC_TAFCR_TAMPFREQ_2
DECL|RTC_TAFCR_TAMPFREQ|macro|RTC_TAFCR_TAMPFREQ
DECL|RTC_TAFCR_TAMPIE|macro|RTC_TAFCR_TAMPIE
DECL|RTC_TAFCR_TAMPINSEL|macro|RTC_TAFCR_TAMPINSEL
DECL|RTC_TAFCR_TAMPPRCH_0|macro|RTC_TAFCR_TAMPPRCH_0
DECL|RTC_TAFCR_TAMPPRCH_1|macro|RTC_TAFCR_TAMPPRCH_1
DECL|RTC_TAFCR_TAMPPRCH|macro|RTC_TAFCR_TAMPPRCH
DECL|RTC_TAFCR_TAMPPUDIS|macro|RTC_TAFCR_TAMPPUDIS
DECL|RTC_TAFCR_TAMPTS|macro|RTC_TAFCR_TAMPTS
DECL|RTC_TAFCR_TSINSEL|macro|RTC_TAFCR_TSINSEL
DECL|RTC_TR_HT_0|macro|RTC_TR_HT_0
DECL|RTC_TR_HT_1|macro|RTC_TR_HT_1
DECL|RTC_TR_HT|macro|RTC_TR_HT
DECL|RTC_TR_HU_0|macro|RTC_TR_HU_0
DECL|RTC_TR_HU_1|macro|RTC_TR_HU_1
DECL|RTC_TR_HU_2|macro|RTC_TR_HU_2
DECL|RTC_TR_HU_3|macro|RTC_TR_HU_3
DECL|RTC_TR_HU|macro|RTC_TR_HU
DECL|RTC_TR_MNT_0|macro|RTC_TR_MNT_0
DECL|RTC_TR_MNT_1|macro|RTC_TR_MNT_1
DECL|RTC_TR_MNT_2|macro|RTC_TR_MNT_2
DECL|RTC_TR_MNT|macro|RTC_TR_MNT
DECL|RTC_TR_MNU_0|macro|RTC_TR_MNU_0
DECL|RTC_TR_MNU_1|macro|RTC_TR_MNU_1
DECL|RTC_TR_MNU_2|macro|RTC_TR_MNU_2
DECL|RTC_TR_MNU_3|macro|RTC_TR_MNU_3
DECL|RTC_TR_MNU|macro|RTC_TR_MNU
DECL|RTC_TR_PM|macro|RTC_TR_PM
DECL|RTC_TR_ST_0|macro|RTC_TR_ST_0
DECL|RTC_TR_ST_1|macro|RTC_TR_ST_1
DECL|RTC_TR_ST_2|macro|RTC_TR_ST_2
DECL|RTC_TR_ST|macro|RTC_TR_ST
DECL|RTC_TR_SU_0|macro|RTC_TR_SU_0
DECL|RTC_TR_SU_1|macro|RTC_TR_SU_1
DECL|RTC_TR_SU_2|macro|RTC_TR_SU_2
DECL|RTC_TR_SU_3|macro|RTC_TR_SU_3
DECL|RTC_TR_SU|macro|RTC_TR_SU
DECL|RTC_TSDR_DT_0|macro|RTC_TSDR_DT_0
DECL|RTC_TSDR_DT_1|macro|RTC_TSDR_DT_1
DECL|RTC_TSDR_DT|macro|RTC_TSDR_DT
DECL|RTC_TSDR_DU_0|macro|RTC_TSDR_DU_0
DECL|RTC_TSDR_DU_1|macro|RTC_TSDR_DU_1
DECL|RTC_TSDR_DU_2|macro|RTC_TSDR_DU_2
DECL|RTC_TSDR_DU_3|macro|RTC_TSDR_DU_3
DECL|RTC_TSDR_DU|macro|RTC_TSDR_DU
DECL|RTC_TSDR_MT|macro|RTC_TSDR_MT
DECL|RTC_TSDR_MU_0|macro|RTC_TSDR_MU_0
DECL|RTC_TSDR_MU_1|macro|RTC_TSDR_MU_1
DECL|RTC_TSDR_MU_2|macro|RTC_TSDR_MU_2
DECL|RTC_TSDR_MU_3|macro|RTC_TSDR_MU_3
DECL|RTC_TSDR_MU|macro|RTC_TSDR_MU
DECL|RTC_TSDR_WDU_0|macro|RTC_TSDR_WDU_0
DECL|RTC_TSDR_WDU_1|macro|RTC_TSDR_WDU_1
DECL|RTC_TSDR_WDU_2|macro|RTC_TSDR_WDU_2
DECL|RTC_TSDR_WDU|macro|RTC_TSDR_WDU
DECL|RTC_TSSSR_SS|macro|RTC_TSSSR_SS
DECL|RTC_TSTR_HT_0|macro|RTC_TSTR_HT_0
DECL|RTC_TSTR_HT_1|macro|RTC_TSTR_HT_1
DECL|RTC_TSTR_HT|macro|RTC_TSTR_HT
DECL|RTC_TSTR_HU_0|macro|RTC_TSTR_HU_0
DECL|RTC_TSTR_HU_1|macro|RTC_TSTR_HU_1
DECL|RTC_TSTR_HU_2|macro|RTC_TSTR_HU_2
DECL|RTC_TSTR_HU_3|macro|RTC_TSTR_HU_3
DECL|RTC_TSTR_HU|macro|RTC_TSTR_HU
DECL|RTC_TSTR_MNT_0|macro|RTC_TSTR_MNT_0
DECL|RTC_TSTR_MNT_1|macro|RTC_TSTR_MNT_1
DECL|RTC_TSTR_MNT_2|macro|RTC_TSTR_MNT_2
DECL|RTC_TSTR_MNT|macro|RTC_TSTR_MNT
DECL|RTC_TSTR_MNU_0|macro|RTC_TSTR_MNU_0
DECL|RTC_TSTR_MNU_1|macro|RTC_TSTR_MNU_1
DECL|RTC_TSTR_MNU_2|macro|RTC_TSTR_MNU_2
DECL|RTC_TSTR_MNU_3|macro|RTC_TSTR_MNU_3
DECL|RTC_TSTR_MNU|macro|RTC_TSTR_MNU
DECL|RTC_TSTR_PM|macro|RTC_TSTR_PM
DECL|RTC_TSTR_ST_0|macro|RTC_TSTR_ST_0
DECL|RTC_TSTR_ST_1|macro|RTC_TSTR_ST_1
DECL|RTC_TSTR_ST_2|macro|RTC_TSTR_ST_2
DECL|RTC_TSTR_ST|macro|RTC_TSTR_ST
DECL|RTC_TSTR_SU_0|macro|RTC_TSTR_SU_0
DECL|RTC_TSTR_SU_1|macro|RTC_TSTR_SU_1
DECL|RTC_TSTR_SU_2|macro|RTC_TSTR_SU_2
DECL|RTC_TSTR_SU_3|macro|RTC_TSTR_SU_3
DECL|RTC_TSTR_SU|macro|RTC_TSTR_SU
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC_WKUP_IRQn|enumerator|RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
DECL|RTC_WPR_KEY|macro|RTC_WPR_KEY
DECL|RTC_WUTR_WUT|macro|RTC_WUTR_WUT
DECL|RTC|macro|RTC
DECL|RTSR|member|__IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
DECL|RXCRCR|member|__IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
DECL|Reserved04|member|uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
DECL|Reserved04|member|uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved 80Ch */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
DECL|Reserved18|member|uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
DECL|Reserved18|member|uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
DECL|Reserved20|member|uint32_t Reserved20; /*!< Reserved 820h */
DECL|Reserved30|member|uint32_t Reserved30[2]; /*!< Reserved 030h */
DECL|Reserved40C|member|uint32_t Reserved40C; /*!< Reserved 40Ch */
DECL|Reserved40|member|uint32_t Reserved40; /*!< dedicated EP mask 840h */
DECL|Reserved43|member|uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
DECL|Reserved44|member|uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
DECL|Reserved5|member|uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
DECL|Reserved6|member|uint32_t Reserved6; /*!< Reserved 050h */
DECL|Reserved9|member|uint32_t Reserved9; /*!< Reserved 824h */
DECL|Reserved|member|uint32_t Reserved; /*!< Reserved 058h */
DECL|Reserved|member|uint32_t Reserved[2]; /*!< Reserved */
DECL|SAI1_BASE|macro|SAI1_BASE
DECL|SAI1_Block_A_BASE|macro|SAI1_Block_A_BASE
DECL|SAI1_Block_A|macro|SAI1_Block_A
DECL|SAI1_Block_B_BASE|macro|SAI1_Block_B_BASE
DECL|SAI1_Block_B|macro|SAI1_Block_B
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
DECL|SAI1|macro|SAI1
DECL|SAI_Block_TypeDef|typedef|} SAI_Block_TypeDef;
DECL|SAI_GCR_SYNCIN_0|macro|SAI_GCR_SYNCIN_0
DECL|SAI_GCR_SYNCIN_1|macro|SAI_GCR_SYNCIN_1
DECL|SAI_GCR_SYNCIN|macro|SAI_GCR_SYNCIN
DECL|SAI_GCR_SYNCOUT_0|macro|SAI_GCR_SYNCOUT_0
DECL|SAI_GCR_SYNCOUT_1|macro|SAI_GCR_SYNCOUT_1
DECL|SAI_GCR_SYNCOUT|macro|SAI_GCR_SYNCOUT
DECL|SAI_TypeDef|typedef|} SAI_TypeDef;
DECL|SAI_xCLRFR_CAFSDET|macro|SAI_xCLRFR_CAFSDET
DECL|SAI_xCLRFR_CCNRDY|macro|SAI_xCLRFR_CCNRDY
DECL|SAI_xCLRFR_CFREQ|macro|SAI_xCLRFR_CFREQ
DECL|SAI_xCLRFR_CLFSDET|macro|SAI_xCLRFR_CLFSDET
DECL|SAI_xCLRFR_CMUTEDET|macro|SAI_xCLRFR_CMUTEDET
DECL|SAI_xCLRFR_COVRUDR|macro|SAI_xCLRFR_COVRUDR
DECL|SAI_xCLRFR_CWCKCFG|macro|SAI_xCLRFR_CWCKCFG
DECL|SAI_xCR1_CKSTR|macro|SAI_xCR1_CKSTR
DECL|SAI_xCR1_DMAEN|macro|SAI_xCR1_DMAEN
DECL|SAI_xCR1_DS_0|macro|SAI_xCR1_DS_0
DECL|SAI_xCR1_DS_1|macro|SAI_xCR1_DS_1
DECL|SAI_xCR1_DS_2|macro|SAI_xCR1_DS_2
DECL|SAI_xCR1_DS|macro|SAI_xCR1_DS
DECL|SAI_xCR1_LSBFIRST|macro|SAI_xCR1_LSBFIRST
DECL|SAI_xCR1_MCKDIV_0|macro|SAI_xCR1_MCKDIV_0
DECL|SAI_xCR1_MCKDIV_1|macro|SAI_xCR1_MCKDIV_1
DECL|SAI_xCR1_MCKDIV_2|macro|SAI_xCR1_MCKDIV_2
DECL|SAI_xCR1_MCKDIV_3|macro|SAI_xCR1_MCKDIV_3
DECL|SAI_xCR1_MCKDIV|macro|SAI_xCR1_MCKDIV
DECL|SAI_xCR1_MODE_0|macro|SAI_xCR1_MODE_0
DECL|SAI_xCR1_MODE_1|macro|SAI_xCR1_MODE_1
DECL|SAI_xCR1_MODE|macro|SAI_xCR1_MODE
DECL|SAI_xCR1_MONO|macro|SAI_xCR1_MONO
DECL|SAI_xCR1_NODIV|macro|SAI_xCR1_NODIV
DECL|SAI_xCR1_OUTDRIV|macro|SAI_xCR1_OUTDRIV
DECL|SAI_xCR1_PRTCFG_0|macro|SAI_xCR1_PRTCFG_0
DECL|SAI_xCR1_PRTCFG_1|macro|SAI_xCR1_PRTCFG_1
DECL|SAI_xCR1_PRTCFG|macro|SAI_xCR1_PRTCFG
DECL|SAI_xCR1_SAIEN|macro|SAI_xCR1_SAIEN
DECL|SAI_xCR1_SYNCEN_0|macro|SAI_xCR1_SYNCEN_0
DECL|SAI_xCR1_SYNCEN_1|macro|SAI_xCR1_SYNCEN_1
DECL|SAI_xCR1_SYNCEN|macro|SAI_xCR1_SYNCEN
DECL|SAI_xCR2_COMP_0|macro|SAI_xCR2_COMP_0
DECL|SAI_xCR2_COMP_1|macro|SAI_xCR2_COMP_1
DECL|SAI_xCR2_COMP|macro|SAI_xCR2_COMP
DECL|SAI_xCR2_CPL|macro|SAI_xCR2_CPL
DECL|SAI_xCR2_FFLUSH|macro|SAI_xCR2_FFLUSH
DECL|SAI_xCR2_FTH_0|macro|SAI_xCR2_FTH_0
DECL|SAI_xCR2_FTH_1|macro|SAI_xCR2_FTH_1
DECL|SAI_xCR2_FTH_2|macro|SAI_xCR2_FTH_2
DECL|SAI_xCR2_FTH|macro|SAI_xCR2_FTH
DECL|SAI_xCR2_MUTECNT_0|macro|SAI_xCR2_MUTECNT_0
DECL|SAI_xCR2_MUTECNT_1|macro|SAI_xCR2_MUTECNT_1
DECL|SAI_xCR2_MUTECNT_2|macro|SAI_xCR2_MUTECNT_2
DECL|SAI_xCR2_MUTECNT_3|macro|SAI_xCR2_MUTECNT_3
DECL|SAI_xCR2_MUTECNT_4|macro|SAI_xCR2_MUTECNT_4
DECL|SAI_xCR2_MUTECNT_5|macro|SAI_xCR2_MUTECNT_5
DECL|SAI_xCR2_MUTECNT|macro|SAI_xCR2_MUTECNT
DECL|SAI_xCR2_MUTEVAL|macro|SAI_xCR2_MUTEVAL
DECL|SAI_xCR2_MUTE|macro|SAI_xCR2_MUTE
DECL|SAI_xCR2_TRIS|macro|SAI_xCR2_TRIS
DECL|SAI_xDR_DATA|macro|SAI_xDR_DATA
DECL|SAI_xFRCR_FRL_0|macro|SAI_xFRCR_FRL_0
DECL|SAI_xFRCR_FRL_1|macro|SAI_xFRCR_FRL_1
DECL|SAI_xFRCR_FRL_2|macro|SAI_xFRCR_FRL_2
DECL|SAI_xFRCR_FRL_3|macro|SAI_xFRCR_FRL_3
DECL|SAI_xFRCR_FRL_4|macro|SAI_xFRCR_FRL_4
DECL|SAI_xFRCR_FRL_5|macro|SAI_xFRCR_FRL_5
DECL|SAI_xFRCR_FRL_6|macro|SAI_xFRCR_FRL_6
DECL|SAI_xFRCR_FRL_7|macro|SAI_xFRCR_FRL_7
DECL|SAI_xFRCR_FRL|macro|SAI_xFRCR_FRL
DECL|SAI_xFRCR_FSALL_0|macro|SAI_xFRCR_FSALL_0
DECL|SAI_xFRCR_FSALL_1|macro|SAI_xFRCR_FSALL_1
DECL|SAI_xFRCR_FSALL_2|macro|SAI_xFRCR_FSALL_2
DECL|SAI_xFRCR_FSALL_3|macro|SAI_xFRCR_FSALL_3
DECL|SAI_xFRCR_FSALL_4|macro|SAI_xFRCR_FSALL_4
DECL|SAI_xFRCR_FSALL_5|macro|SAI_xFRCR_FSALL_5
DECL|SAI_xFRCR_FSALL_6|macro|SAI_xFRCR_FSALL_6
DECL|SAI_xFRCR_FSALL|macro|SAI_xFRCR_FSALL
DECL|SAI_xFRCR_FSDEF|macro|SAI_xFRCR_FSDEF
DECL|SAI_xFRCR_FSOFF|macro|SAI_xFRCR_FSOFF
DECL|SAI_xFRCR_FSPOL|macro|SAI_xFRCR_FSPOL
DECL|SAI_xFRCR_FSPO|macro|SAI_xFRCR_FSPO
DECL|SAI_xIMR_AFSDETIE|macro|SAI_xIMR_AFSDETIE
DECL|SAI_xIMR_CNRDYIE|macro|SAI_xIMR_CNRDYIE
DECL|SAI_xIMR_FREQIE|macro|SAI_xIMR_FREQIE
DECL|SAI_xIMR_LFSDETIE|macro|SAI_xIMR_LFSDETIE
DECL|SAI_xIMR_MUTEDETIE|macro|SAI_xIMR_MUTEDETIE
DECL|SAI_xIMR_OVRUDRIE|macro|SAI_xIMR_OVRUDRIE
DECL|SAI_xIMR_WCKCFGIE|macro|SAI_xIMR_WCKCFGIE
DECL|SAI_xSLOTR_FBOFF_0|macro|SAI_xSLOTR_FBOFF_0
DECL|SAI_xSLOTR_FBOFF_1|macro|SAI_xSLOTR_FBOFF_1
DECL|SAI_xSLOTR_FBOFF_2|macro|SAI_xSLOTR_FBOFF_2
DECL|SAI_xSLOTR_FBOFF_3|macro|SAI_xSLOTR_FBOFF_3
DECL|SAI_xSLOTR_FBOFF_4|macro|SAI_xSLOTR_FBOFF_4
DECL|SAI_xSLOTR_FBOFF|macro|SAI_xSLOTR_FBOFF
DECL|SAI_xSLOTR_NBSLOT_0|macro|SAI_xSLOTR_NBSLOT_0
DECL|SAI_xSLOTR_NBSLOT_1|macro|SAI_xSLOTR_NBSLOT_1
DECL|SAI_xSLOTR_NBSLOT_2|macro|SAI_xSLOTR_NBSLOT_2
DECL|SAI_xSLOTR_NBSLOT_3|macro|SAI_xSLOTR_NBSLOT_3
DECL|SAI_xSLOTR_NBSLOT|macro|SAI_xSLOTR_NBSLOT
DECL|SAI_xSLOTR_SLOTEN|macro|SAI_xSLOTR_SLOTEN
DECL|SAI_xSLOTR_SLOTSZ_0|macro|SAI_xSLOTR_SLOTSZ_0
DECL|SAI_xSLOTR_SLOTSZ_1|macro|SAI_xSLOTR_SLOTSZ_1
DECL|SAI_xSLOTR_SLOTSZ|macro|SAI_xSLOTR_SLOTSZ
DECL|SAI_xSR_AFSDET|macro|SAI_xSR_AFSDET
DECL|SAI_xSR_CNRDY|macro|SAI_xSR_CNRDY
DECL|SAI_xSR_FLVL_0|macro|SAI_xSR_FLVL_0
DECL|SAI_xSR_FLVL_1|macro|SAI_xSR_FLVL_1
DECL|SAI_xSR_FLVL_2|macro|SAI_xSR_FLVL_2
DECL|SAI_xSR_FLVL|macro|SAI_xSR_FLVL
DECL|SAI_xSR_FREQ|macro|SAI_xSR_FREQ
DECL|SAI_xSR_LFSDET|macro|SAI_xSR_LFSDET
DECL|SAI_xSR_MUTEDET|macro|SAI_xSR_MUTEDET
DECL|SAI_xSR_OVRUDR|macro|SAI_xSR_OVRUDR
DECL|SAI_xSR_WCKCFG|macro|SAI_xSR_WCKCFG
DECL|SDCMR|member|__IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */
DECL|SDCR|member|__IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
DECL|SDIO_ARG_CMDARG|macro|SDIO_ARG_CMDARG
DECL|SDIO_BASE|macro|SDIO_BASE
DECL|SDIO_CLKCR_BYPASS|macro|SDIO_CLKCR_BYPASS
DECL|SDIO_CLKCR_CLKDIV|macro|SDIO_CLKCR_CLKDIV
DECL|SDIO_CLKCR_CLKEN|macro|SDIO_CLKCR_CLKEN
DECL|SDIO_CLKCR_HWFC_EN|macro|SDIO_CLKCR_HWFC_EN
DECL|SDIO_CLKCR_NEGEDGE|macro|SDIO_CLKCR_NEGEDGE
DECL|SDIO_CLKCR_PWRSAV|macro|SDIO_CLKCR_PWRSAV
DECL|SDIO_CLKCR_WIDBUS_0|macro|SDIO_CLKCR_WIDBUS_0
DECL|SDIO_CLKCR_WIDBUS_1|macro|SDIO_CLKCR_WIDBUS_1
DECL|SDIO_CLKCR_WIDBUS|macro|SDIO_CLKCR_WIDBUS
DECL|SDIO_CMD_CMDINDEX|macro|SDIO_CMD_CMDINDEX
DECL|SDIO_CMD_CPSMEN|macro|SDIO_CMD_CPSMEN
DECL|SDIO_CMD_SDIOSUSPEND|macro|SDIO_CMD_SDIOSUSPEND
DECL|SDIO_CMD_WAITINT|macro|SDIO_CMD_WAITINT
DECL|SDIO_CMD_WAITPEND|macro|SDIO_CMD_WAITPEND
DECL|SDIO_CMD_WAITRESP_0|macro|SDIO_CMD_WAITRESP_0
DECL|SDIO_CMD_WAITRESP_1|macro|SDIO_CMD_WAITRESP_1
DECL|SDIO_CMD_WAITRESP|macro|SDIO_CMD_WAITRESP
DECL|SDIO_DCOUNT_DATACOUNT|macro|SDIO_DCOUNT_DATACOUNT
DECL|SDIO_DCTRL_DBLOCKSIZE_0|macro|SDIO_DCTRL_DBLOCKSIZE_0
DECL|SDIO_DCTRL_DBLOCKSIZE_1|macro|SDIO_DCTRL_DBLOCKSIZE_1
DECL|SDIO_DCTRL_DBLOCKSIZE_2|macro|SDIO_DCTRL_DBLOCKSIZE_2
DECL|SDIO_DCTRL_DBLOCKSIZE_3|macro|SDIO_DCTRL_DBLOCKSIZE_3
DECL|SDIO_DCTRL_DBLOCKSIZE|macro|SDIO_DCTRL_DBLOCKSIZE
DECL|SDIO_DCTRL_DMAEN|macro|SDIO_DCTRL_DMAEN
DECL|SDIO_DCTRL_DTDIR|macro|SDIO_DCTRL_DTDIR
DECL|SDIO_DCTRL_DTEN|macro|SDIO_DCTRL_DTEN
DECL|SDIO_DCTRL_DTMODE|macro|SDIO_DCTRL_DTMODE
DECL|SDIO_DCTRL_RWMOD|macro|SDIO_DCTRL_RWMOD
DECL|SDIO_DCTRL_RWSTART|macro|SDIO_DCTRL_RWSTART
DECL|SDIO_DCTRL_RWSTOP|macro|SDIO_DCTRL_RWSTOP
DECL|SDIO_DCTRL_SDIOEN|macro|SDIO_DCTRL_SDIOEN
DECL|SDIO_DLEN_DATALENGTH|macro|SDIO_DLEN_DATALENGTH
DECL|SDIO_DTIMER_DATATIME|macro|SDIO_DTIMER_DATATIME
DECL|SDIO_FIFOCNT_FIFOCOUNT|macro|SDIO_FIFOCNT_FIFOCOUNT
DECL|SDIO_FIFO_FIFODATA|macro|SDIO_FIFO_FIFODATA
DECL|SDIO_ICR_CCRCFAILC|macro|SDIO_ICR_CCRCFAILC
DECL|SDIO_ICR_CMDRENDC|macro|SDIO_ICR_CMDRENDC
DECL|SDIO_ICR_CMDSENTC|macro|SDIO_ICR_CMDSENTC
DECL|SDIO_ICR_CTIMEOUTC|macro|SDIO_ICR_CTIMEOUTC
DECL|SDIO_ICR_DATAENDC|macro|SDIO_ICR_DATAENDC
DECL|SDIO_ICR_DBCKENDC|macro|SDIO_ICR_DBCKENDC
DECL|SDIO_ICR_DCRCFAILC|macro|SDIO_ICR_DCRCFAILC
DECL|SDIO_ICR_DTIMEOUTC|macro|SDIO_ICR_DTIMEOUTC
DECL|SDIO_ICR_RXOVERRC|macro|SDIO_ICR_RXOVERRC
DECL|SDIO_ICR_SDIOITC|macro|SDIO_ICR_SDIOITC
DECL|SDIO_ICR_TXUNDERRC|macro|SDIO_ICR_TXUNDERRC
DECL|SDIO_IRQn|enumerator|SDIO_IRQn = 49, /*!< SDIO global Interrupt */
DECL|SDIO_MASK_CCRCFAILIE|macro|SDIO_MASK_CCRCFAILIE
DECL|SDIO_MASK_CMDACTIE|macro|SDIO_MASK_CMDACTIE
DECL|SDIO_MASK_CMDRENDIE|macro|SDIO_MASK_CMDRENDIE
DECL|SDIO_MASK_CMDSENTIE|macro|SDIO_MASK_CMDSENTIE
DECL|SDIO_MASK_CTIMEOUTIE|macro|SDIO_MASK_CTIMEOUTIE
DECL|SDIO_MASK_DATAENDIE|macro|SDIO_MASK_DATAENDIE
DECL|SDIO_MASK_DBCKENDIE|macro|SDIO_MASK_DBCKENDIE
DECL|SDIO_MASK_DCRCFAILIE|macro|SDIO_MASK_DCRCFAILIE
DECL|SDIO_MASK_DTIMEOUTIE|macro|SDIO_MASK_DTIMEOUTIE
DECL|SDIO_MASK_RXACTIE|macro|SDIO_MASK_RXACTIE
DECL|SDIO_MASK_RXDAVLIE|macro|SDIO_MASK_RXDAVLIE
DECL|SDIO_MASK_RXFIFOEIE|macro|SDIO_MASK_RXFIFOEIE
DECL|SDIO_MASK_RXFIFOFIE|macro|SDIO_MASK_RXFIFOFIE
DECL|SDIO_MASK_RXFIFOHFIE|macro|SDIO_MASK_RXFIFOHFIE
DECL|SDIO_MASK_RXOVERRIE|macro|SDIO_MASK_RXOVERRIE
DECL|SDIO_MASK_SDIOITIE|macro|SDIO_MASK_SDIOITIE
DECL|SDIO_MASK_TXACTIE|macro|SDIO_MASK_TXACTIE
DECL|SDIO_MASK_TXDAVLIE|macro|SDIO_MASK_TXDAVLIE
DECL|SDIO_MASK_TXFIFOEIE|macro|SDIO_MASK_TXFIFOEIE
DECL|SDIO_MASK_TXFIFOFIE|macro|SDIO_MASK_TXFIFOFIE
DECL|SDIO_MASK_TXFIFOHEIE|macro|SDIO_MASK_TXFIFOHEIE
DECL|SDIO_MASK_TXUNDERRIE|macro|SDIO_MASK_TXUNDERRIE
DECL|SDIO_POWER_PWRCTRL_0|macro|SDIO_POWER_PWRCTRL_0
DECL|SDIO_POWER_PWRCTRL_1|macro|SDIO_POWER_PWRCTRL_1
DECL|SDIO_POWER_PWRCTRL|macro|SDIO_POWER_PWRCTRL
DECL|SDIO_RESP0_CARDSTATUS0|macro|SDIO_RESP0_CARDSTATUS0
DECL|SDIO_RESP1_CARDSTATUS1|macro|SDIO_RESP1_CARDSTATUS1
DECL|SDIO_RESP2_CARDSTATUS2|macro|SDIO_RESP2_CARDSTATUS2
DECL|SDIO_RESP3_CARDSTATUS3|macro|SDIO_RESP3_CARDSTATUS3
DECL|SDIO_RESP4_CARDSTATUS4|macro|SDIO_RESP4_CARDSTATUS4
DECL|SDIO_RESPCMD_RESPCMD|macro|SDIO_RESPCMD_RESPCMD
DECL|SDIO_STA_CCRCFAIL|macro|SDIO_STA_CCRCFAIL
DECL|SDIO_STA_CMDACT|macro|SDIO_STA_CMDACT
DECL|SDIO_STA_CMDREND|macro|SDIO_STA_CMDREND
DECL|SDIO_STA_CMDSENT|macro|SDIO_STA_CMDSENT
DECL|SDIO_STA_CTIMEOUT|macro|SDIO_STA_CTIMEOUT
DECL|SDIO_STA_DATAEND|macro|SDIO_STA_DATAEND
DECL|SDIO_STA_DBCKEND|macro|SDIO_STA_DBCKEND
DECL|SDIO_STA_DCRCFAIL|macro|SDIO_STA_DCRCFAIL
DECL|SDIO_STA_DTIMEOUT|macro|SDIO_STA_DTIMEOUT
DECL|SDIO_STA_RXACT|macro|SDIO_STA_RXACT
DECL|SDIO_STA_RXDAVL|macro|SDIO_STA_RXDAVL
DECL|SDIO_STA_RXFIFOE|macro|SDIO_STA_RXFIFOE
DECL|SDIO_STA_RXFIFOF|macro|SDIO_STA_RXFIFOF
DECL|SDIO_STA_RXFIFOHF|macro|SDIO_STA_RXFIFOHF
DECL|SDIO_STA_RXOVERR|macro|SDIO_STA_RXOVERR
DECL|SDIO_STA_SDIOIT|macro|SDIO_STA_SDIOIT
DECL|SDIO_STA_TXACT|macro|SDIO_STA_TXACT
DECL|SDIO_STA_TXDAVL|macro|SDIO_STA_TXDAVL
DECL|SDIO_STA_TXFIFOE|macro|SDIO_STA_TXFIFOE
DECL|SDIO_STA_TXFIFOF|macro|SDIO_STA_TXFIFOF
DECL|SDIO_STA_TXFIFOHE|macro|SDIO_STA_TXFIFOHE
DECL|SDIO_STA_TXUNDERR|macro|SDIO_STA_TXUNDERR
DECL|SDIO_TypeDef|typedef|} SDIO_TypeDef;
DECL|SDIO|macro|SDIO
DECL|SDRTR|member|__IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
DECL|SDSR|member|__IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */
DECL|SDTR|member|__IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
DECL|SHIFTR|member|__IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
DECL|SLOTR|member|__IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
DECL|SMPR1|member|__IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
DECL|SMPR2|member|__IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3_IRQn|enumerator|SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
DECL|SPI3|macro|SPI3
DECL|SPI4_BASE|macro|SPI4_BASE
DECL|SPI4_IRQn|enumerator|SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
DECL|SPI4|macro|SPI4
DECL|SPI5_BASE|macro|SPI5_BASE
DECL|SPI5_IRQn|enumerator|SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
DECL|SPI5|macro|SPI5
DECL|SPI6_BASE|macro|SPI6_BASE
DECL|SPI6_IRQn|enumerator|SPI6_IRQn = 86, /*!< SPI6 global Interrupt */
DECL|SPI6|macro|SPI6
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_DFF|macro|SPI_CR1_DFF
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_FRF|macro|SPI_CR2_FRF
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_I2SCFGR_ASTRTEN|macro|SPI_I2SCFGR_ASTRTEN
DECL|SPI_I2SCFGR_CHLEN|macro|SPI_I2SCFGR_CHLEN
DECL|SPI_I2SCFGR_CKPOL|macro|SPI_I2SCFGR_CKPOL
DECL|SPI_I2SCFGR_DATLEN_0|macro|SPI_I2SCFGR_DATLEN_0
DECL|SPI_I2SCFGR_DATLEN_1|macro|SPI_I2SCFGR_DATLEN_1
DECL|SPI_I2SCFGR_DATLEN|macro|SPI_I2SCFGR_DATLEN
DECL|SPI_I2SCFGR_I2SCFG_0|macro|SPI_I2SCFGR_I2SCFG_0
DECL|SPI_I2SCFGR_I2SCFG_1|macro|SPI_I2SCFGR_I2SCFG_1
DECL|SPI_I2SCFGR_I2SCFG|macro|SPI_I2SCFGR_I2SCFG
DECL|SPI_I2SCFGR_I2SE|macro|SPI_I2SCFGR_I2SE
DECL|SPI_I2SCFGR_I2SMOD|macro|SPI_I2SCFGR_I2SMOD
DECL|SPI_I2SCFGR_I2SSTD_0|macro|SPI_I2SCFGR_I2SSTD_0
DECL|SPI_I2SCFGR_I2SSTD_1|macro|SPI_I2SCFGR_I2SSTD_1
DECL|SPI_I2SCFGR_I2SSTD|macro|SPI_I2SCFGR_I2SSTD
DECL|SPI_I2SCFGR_PCMSYNC|macro|SPI_I2SCFGR_PCMSYNC
DECL|SPI_I2SPR_I2SDIV|macro|SPI_I2SPR_I2SDIV
DECL|SPI_I2SPR_MCKOE|macro|SPI_I2SPR_MCKOE
DECL|SPI_I2SPR_ODD|macro|SPI_I2SPR_ODD
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_FRE|macro|SPI_SR_FRE
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SQR1|member|__IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
DECL|SQR2|member|__IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
DECL|SQR3|member|__IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
DECL|SR1|member|__IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
DECL|SR2|member|__IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
DECL|SRAM1_BASE|macro|SRAM1_BASE
DECL|SRAM1_BB_BASE|macro|SRAM1_BB_BASE
DECL|SRAM2_BASE|macro|SRAM2_BASE
DECL|SRAM2_BB_BASE|macro|SRAM2_BB_BASE
DECL|SRAM3_BASE|macro|SRAM3_BASE
DECL|SRAM3_BB_BASE|macro|SRAM3_BB_BASE
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_BB_BASE|macro|SRAM_BB_BASE
DECL|SRCR|member|__IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */
DECL|SR|member|__IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
DECL|SR|member|__IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
DECL|SR|member|__IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register, Address offset: 0x84 */
DECL|SR|member|__IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
DECL|SR|member|__IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|SSCGR|member|__IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
DECL|SSCR|member|__IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */
DECL|SSR|member|__IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
DECL|STA|member|__I uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
DECL|SWIER|member|__IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
DECL|SYSCFG_BASE|macro|SYSCFG_BASE
DECL|SYSCFG_CMPCR_CMP_PD|macro|SYSCFG_CMPCR_CMP_PD
DECL|SYSCFG_CMPCR_READY|macro|SYSCFG_CMPCR_READY
DECL|SYSCFG_EXTICR1_EXTI0_PA|macro|SYSCFG_EXTICR1_EXTI0_PA
DECL|SYSCFG_EXTICR1_EXTI0_PB|macro|SYSCFG_EXTICR1_EXTI0_PB
DECL|SYSCFG_EXTICR1_EXTI0_PC|macro|SYSCFG_EXTICR1_EXTI0_PC
DECL|SYSCFG_EXTICR1_EXTI0_PD|macro|SYSCFG_EXTICR1_EXTI0_PD
DECL|SYSCFG_EXTICR1_EXTI0_PE|macro|SYSCFG_EXTICR1_EXTI0_PE
DECL|SYSCFG_EXTICR1_EXTI0_PF|macro|SYSCFG_EXTICR1_EXTI0_PF
DECL|SYSCFG_EXTICR1_EXTI0_PG|macro|SYSCFG_EXTICR1_EXTI0_PG
DECL|SYSCFG_EXTICR1_EXTI0_PH|macro|SYSCFG_EXTICR1_EXTI0_PH
DECL|SYSCFG_EXTICR1_EXTI0_PI|macro|SYSCFG_EXTICR1_EXTI0_PI
DECL|SYSCFG_EXTICR1_EXTI0_PJ|macro|SYSCFG_EXTICR1_EXTI0_PJ
DECL|SYSCFG_EXTICR1_EXTI0_PK|macro|SYSCFG_EXTICR1_EXTI0_PK
DECL|SYSCFG_EXTICR1_EXTI0|macro|SYSCFG_EXTICR1_EXTI0
DECL|SYSCFG_EXTICR1_EXTI1_PA|macro|SYSCFG_EXTICR1_EXTI1_PA
DECL|SYSCFG_EXTICR1_EXTI1_PB|macro|SYSCFG_EXTICR1_EXTI1_PB
DECL|SYSCFG_EXTICR1_EXTI1_PC|macro|SYSCFG_EXTICR1_EXTI1_PC
DECL|SYSCFG_EXTICR1_EXTI1_PD|macro|SYSCFG_EXTICR1_EXTI1_PD
DECL|SYSCFG_EXTICR1_EXTI1_PE|macro|SYSCFG_EXTICR1_EXTI1_PE
DECL|SYSCFG_EXTICR1_EXTI1_PF|macro|SYSCFG_EXTICR1_EXTI1_PF
DECL|SYSCFG_EXTICR1_EXTI1_PG|macro|SYSCFG_EXTICR1_EXTI1_PG
DECL|SYSCFG_EXTICR1_EXTI1_PH|macro|SYSCFG_EXTICR1_EXTI1_PH
DECL|SYSCFG_EXTICR1_EXTI1_PI|macro|SYSCFG_EXTICR1_EXTI1_PI
DECL|SYSCFG_EXTICR1_EXTI1_PJ|macro|SYSCFG_EXTICR1_EXTI1_PJ
DECL|SYSCFG_EXTICR1_EXTI1_PK|macro|SYSCFG_EXTICR1_EXTI1_PK
DECL|SYSCFG_EXTICR1_EXTI1|macro|SYSCFG_EXTICR1_EXTI1
DECL|SYSCFG_EXTICR1_EXTI2_PA|macro|SYSCFG_EXTICR1_EXTI2_PA
DECL|SYSCFG_EXTICR1_EXTI2_PB|macro|SYSCFG_EXTICR1_EXTI2_PB
DECL|SYSCFG_EXTICR1_EXTI2_PC|macro|SYSCFG_EXTICR1_EXTI2_PC
DECL|SYSCFG_EXTICR1_EXTI2_PD|macro|SYSCFG_EXTICR1_EXTI2_PD
DECL|SYSCFG_EXTICR1_EXTI2_PE|macro|SYSCFG_EXTICR1_EXTI2_PE
DECL|SYSCFG_EXTICR1_EXTI2_PF|macro|SYSCFG_EXTICR1_EXTI2_PF
DECL|SYSCFG_EXTICR1_EXTI2_PG|macro|SYSCFG_EXTICR1_EXTI2_PG
DECL|SYSCFG_EXTICR1_EXTI2_PH|macro|SYSCFG_EXTICR1_EXTI2_PH
DECL|SYSCFG_EXTICR1_EXTI2_PI|macro|SYSCFG_EXTICR1_EXTI2_PI
DECL|SYSCFG_EXTICR1_EXTI2_PJ|macro|SYSCFG_EXTICR1_EXTI2_PJ
DECL|SYSCFG_EXTICR1_EXTI2_PK|macro|SYSCFG_EXTICR1_EXTI2_PK
DECL|SYSCFG_EXTICR1_EXTI2|macro|SYSCFG_EXTICR1_EXTI2
DECL|SYSCFG_EXTICR1_EXTI3_PA|macro|SYSCFG_EXTICR1_EXTI3_PA
DECL|SYSCFG_EXTICR1_EXTI3_PB|macro|SYSCFG_EXTICR1_EXTI3_PB
DECL|SYSCFG_EXTICR1_EXTI3_PC|macro|SYSCFG_EXTICR1_EXTI3_PC
DECL|SYSCFG_EXTICR1_EXTI3_PD|macro|SYSCFG_EXTICR1_EXTI3_PD
DECL|SYSCFG_EXTICR1_EXTI3_PE|macro|SYSCFG_EXTICR1_EXTI3_PE
DECL|SYSCFG_EXTICR1_EXTI3_PF|macro|SYSCFG_EXTICR1_EXTI3_PF
DECL|SYSCFG_EXTICR1_EXTI3_PG|macro|SYSCFG_EXTICR1_EXTI3_PG
DECL|SYSCFG_EXTICR1_EXTI3_PH|macro|SYSCFG_EXTICR1_EXTI3_PH
DECL|SYSCFG_EXTICR1_EXTI3_PI|macro|SYSCFG_EXTICR1_EXTI3_PI
DECL|SYSCFG_EXTICR1_EXTI3_PJ|macro|SYSCFG_EXTICR1_EXTI3_PJ
DECL|SYSCFG_EXTICR1_EXTI3_PK|macro|SYSCFG_EXTICR1_EXTI3_PK
DECL|SYSCFG_EXTICR1_EXTI3|macro|SYSCFG_EXTICR1_EXTI3
DECL|SYSCFG_EXTICR2_EXTI4_PA|macro|SYSCFG_EXTICR2_EXTI4_PA
DECL|SYSCFG_EXTICR2_EXTI4_PB|macro|SYSCFG_EXTICR2_EXTI4_PB
DECL|SYSCFG_EXTICR2_EXTI4_PC|macro|SYSCFG_EXTICR2_EXTI4_PC
DECL|SYSCFG_EXTICR2_EXTI4_PD|macro|SYSCFG_EXTICR2_EXTI4_PD
DECL|SYSCFG_EXTICR2_EXTI4_PE|macro|SYSCFG_EXTICR2_EXTI4_PE
DECL|SYSCFG_EXTICR2_EXTI4_PF|macro|SYSCFG_EXTICR2_EXTI4_PF
DECL|SYSCFG_EXTICR2_EXTI4_PG|macro|SYSCFG_EXTICR2_EXTI4_PG
DECL|SYSCFG_EXTICR2_EXTI4_PH|macro|SYSCFG_EXTICR2_EXTI4_PH
DECL|SYSCFG_EXTICR2_EXTI4_PI|macro|SYSCFG_EXTICR2_EXTI4_PI
DECL|SYSCFG_EXTICR2_EXTI4_PJ|macro|SYSCFG_EXTICR2_EXTI4_PJ
DECL|SYSCFG_EXTICR2_EXTI4_PK|macro|SYSCFG_EXTICR2_EXTI4_PK
DECL|SYSCFG_EXTICR2_EXTI4|macro|SYSCFG_EXTICR2_EXTI4
DECL|SYSCFG_EXTICR2_EXTI5_PA|macro|SYSCFG_EXTICR2_EXTI5_PA
DECL|SYSCFG_EXTICR2_EXTI5_PB|macro|SYSCFG_EXTICR2_EXTI5_PB
DECL|SYSCFG_EXTICR2_EXTI5_PC|macro|SYSCFG_EXTICR2_EXTI5_PC
DECL|SYSCFG_EXTICR2_EXTI5_PD|macro|SYSCFG_EXTICR2_EXTI5_PD
DECL|SYSCFG_EXTICR2_EXTI5_PE|macro|SYSCFG_EXTICR2_EXTI5_PE
DECL|SYSCFG_EXTICR2_EXTI5_PF|macro|SYSCFG_EXTICR2_EXTI5_PF
DECL|SYSCFG_EXTICR2_EXTI5_PG|macro|SYSCFG_EXTICR2_EXTI5_PG
DECL|SYSCFG_EXTICR2_EXTI5_PH|macro|SYSCFG_EXTICR2_EXTI5_PH
DECL|SYSCFG_EXTICR2_EXTI5_PI|macro|SYSCFG_EXTICR2_EXTI5_PI
DECL|SYSCFG_EXTICR2_EXTI5_PJ|macro|SYSCFG_EXTICR2_EXTI5_PJ
DECL|SYSCFG_EXTICR2_EXTI5_PK|macro|SYSCFG_EXTICR2_EXTI5_PK
DECL|SYSCFG_EXTICR2_EXTI5|macro|SYSCFG_EXTICR2_EXTI5
DECL|SYSCFG_EXTICR2_EXTI6_PA|macro|SYSCFG_EXTICR2_EXTI6_PA
DECL|SYSCFG_EXTICR2_EXTI6_PB|macro|SYSCFG_EXTICR2_EXTI6_PB
DECL|SYSCFG_EXTICR2_EXTI6_PC|macro|SYSCFG_EXTICR2_EXTI6_PC
DECL|SYSCFG_EXTICR2_EXTI6_PD|macro|SYSCFG_EXTICR2_EXTI6_PD
DECL|SYSCFG_EXTICR2_EXTI6_PE|macro|SYSCFG_EXTICR2_EXTI6_PE
DECL|SYSCFG_EXTICR2_EXTI6_PF|macro|SYSCFG_EXTICR2_EXTI6_PF
DECL|SYSCFG_EXTICR2_EXTI6_PG|macro|SYSCFG_EXTICR2_EXTI6_PG
DECL|SYSCFG_EXTICR2_EXTI6_PH|macro|SYSCFG_EXTICR2_EXTI6_PH
DECL|SYSCFG_EXTICR2_EXTI6_PI|macro|SYSCFG_EXTICR2_EXTI6_PI
DECL|SYSCFG_EXTICR2_EXTI6_PJ|macro|SYSCFG_EXTICR2_EXTI6_PJ
DECL|SYSCFG_EXTICR2_EXTI6_PK|macro|SYSCFG_EXTICR2_EXTI6_PK
DECL|SYSCFG_EXTICR2_EXTI6|macro|SYSCFG_EXTICR2_EXTI6
DECL|SYSCFG_EXTICR2_EXTI7_PA|macro|SYSCFG_EXTICR2_EXTI7_PA
DECL|SYSCFG_EXTICR2_EXTI7_PB|macro|SYSCFG_EXTICR2_EXTI7_PB
DECL|SYSCFG_EXTICR2_EXTI7_PC|macro|SYSCFG_EXTICR2_EXTI7_PC
DECL|SYSCFG_EXTICR2_EXTI7_PD|macro|SYSCFG_EXTICR2_EXTI7_PD
DECL|SYSCFG_EXTICR2_EXTI7_PE|macro|SYSCFG_EXTICR2_EXTI7_PE
DECL|SYSCFG_EXTICR2_EXTI7_PF|macro|SYSCFG_EXTICR2_EXTI7_PF
DECL|SYSCFG_EXTICR2_EXTI7_PG|macro|SYSCFG_EXTICR2_EXTI7_PG
DECL|SYSCFG_EXTICR2_EXTI7_PH|macro|SYSCFG_EXTICR2_EXTI7_PH
DECL|SYSCFG_EXTICR2_EXTI7_PI|macro|SYSCFG_EXTICR2_EXTI7_PI
DECL|SYSCFG_EXTICR2_EXTI7_PJ|macro|SYSCFG_EXTICR2_EXTI7_PJ
DECL|SYSCFG_EXTICR2_EXTI7_PK|macro|SYSCFG_EXTICR2_EXTI7_PK
DECL|SYSCFG_EXTICR2_EXTI7|macro|SYSCFG_EXTICR2_EXTI7
DECL|SYSCFG_EXTICR3_EXTI10_PA|macro|SYSCFG_EXTICR3_EXTI10_PA
DECL|SYSCFG_EXTICR3_EXTI10_PB|macro|SYSCFG_EXTICR3_EXTI10_PB
DECL|SYSCFG_EXTICR3_EXTI10_PC|macro|SYSCFG_EXTICR3_EXTI10_PC
DECL|SYSCFG_EXTICR3_EXTI10_PD|macro|SYSCFG_EXTICR3_EXTI10_PD
DECL|SYSCFG_EXTICR3_EXTI10_PE|macro|SYSCFG_EXTICR3_EXTI10_PE
DECL|SYSCFG_EXTICR3_EXTI10_PF|macro|SYSCFG_EXTICR3_EXTI10_PF
DECL|SYSCFG_EXTICR3_EXTI10_PG|macro|SYSCFG_EXTICR3_EXTI10_PG
DECL|SYSCFG_EXTICR3_EXTI10_PH|macro|SYSCFG_EXTICR3_EXTI10_PH
DECL|SYSCFG_EXTICR3_EXTI10_PI|macro|SYSCFG_EXTICR3_EXTI10_PI
DECL|SYSCFG_EXTICR3_EXTI10_PJ|macro|SYSCFG_EXTICR3_EXTI10_PJ
DECL|SYSCFG_EXTICR3_EXTI10|macro|SYSCFG_EXTICR3_EXTI10
DECL|SYSCFG_EXTICR3_EXTI11_PA|macro|SYSCFG_EXTICR3_EXTI11_PA
DECL|SYSCFG_EXTICR3_EXTI11_PB|macro|SYSCFG_EXTICR3_EXTI11_PB
DECL|SYSCFG_EXTICR3_EXTI11_PC|macro|SYSCFG_EXTICR3_EXTI11_PC
DECL|SYSCFG_EXTICR3_EXTI11_PD|macro|SYSCFG_EXTICR3_EXTI11_PD
DECL|SYSCFG_EXTICR3_EXTI11_PE|macro|SYSCFG_EXTICR3_EXTI11_PE
DECL|SYSCFG_EXTICR3_EXTI11_PF|macro|SYSCFG_EXTICR3_EXTI11_PF
DECL|SYSCFG_EXTICR3_EXTI11_PG|macro|SYSCFG_EXTICR3_EXTI11_PG
DECL|SYSCFG_EXTICR3_EXTI11_PH|macro|SYSCFG_EXTICR3_EXTI11_PH
DECL|SYSCFG_EXTICR3_EXTI11_PI|macro|SYSCFG_EXTICR3_EXTI11_PI
DECL|SYSCFG_EXTICR3_EXTI11_PJ|macro|SYSCFG_EXTICR3_EXTI11_PJ
DECL|SYSCFG_EXTICR3_EXTI11|macro|SYSCFG_EXTICR3_EXTI11
DECL|SYSCFG_EXTICR3_EXTI8_PA|macro|SYSCFG_EXTICR3_EXTI8_PA
DECL|SYSCFG_EXTICR3_EXTI8_PB|macro|SYSCFG_EXTICR3_EXTI8_PB
DECL|SYSCFG_EXTICR3_EXTI8_PC|macro|SYSCFG_EXTICR3_EXTI8_PC
DECL|SYSCFG_EXTICR3_EXTI8_PD|macro|SYSCFG_EXTICR3_EXTI8_PD
DECL|SYSCFG_EXTICR3_EXTI8_PE|macro|SYSCFG_EXTICR3_EXTI8_PE
DECL|SYSCFG_EXTICR3_EXTI8_PF|macro|SYSCFG_EXTICR3_EXTI8_PF
DECL|SYSCFG_EXTICR3_EXTI8_PG|macro|SYSCFG_EXTICR3_EXTI8_PG
DECL|SYSCFG_EXTICR3_EXTI8_PH|macro|SYSCFG_EXTICR3_EXTI8_PH
DECL|SYSCFG_EXTICR3_EXTI8_PI|macro|SYSCFG_EXTICR3_EXTI8_PI
DECL|SYSCFG_EXTICR3_EXTI8_PJ|macro|SYSCFG_EXTICR3_EXTI8_PJ
DECL|SYSCFG_EXTICR3_EXTI8|macro|SYSCFG_EXTICR3_EXTI8
DECL|SYSCFG_EXTICR3_EXTI9_PA|macro|SYSCFG_EXTICR3_EXTI9_PA
DECL|SYSCFG_EXTICR3_EXTI9_PB|macro|SYSCFG_EXTICR3_EXTI9_PB
DECL|SYSCFG_EXTICR3_EXTI9_PC|macro|SYSCFG_EXTICR3_EXTI9_PC
DECL|SYSCFG_EXTICR3_EXTI9_PD|macro|SYSCFG_EXTICR3_EXTI9_PD
DECL|SYSCFG_EXTICR3_EXTI9_PE|macro|SYSCFG_EXTICR3_EXTI9_PE
DECL|SYSCFG_EXTICR3_EXTI9_PF|macro|SYSCFG_EXTICR3_EXTI9_PF
DECL|SYSCFG_EXTICR3_EXTI9_PG|macro|SYSCFG_EXTICR3_EXTI9_PG
DECL|SYSCFG_EXTICR3_EXTI9_PH|macro|SYSCFG_EXTICR3_EXTI9_PH
DECL|SYSCFG_EXTICR3_EXTI9_PI|macro|SYSCFG_EXTICR3_EXTI9_PI
DECL|SYSCFG_EXTICR3_EXTI9_PJ|macro|SYSCFG_EXTICR3_EXTI9_PJ
DECL|SYSCFG_EXTICR3_EXTI9|macro|SYSCFG_EXTICR3_EXTI9
DECL|SYSCFG_EXTICR4_EXTI12_PA|macro|SYSCFG_EXTICR4_EXTI12_PA
DECL|SYSCFG_EXTICR4_EXTI12_PB|macro|SYSCFG_EXTICR4_EXTI12_PB
DECL|SYSCFG_EXTICR4_EXTI12_PC|macro|SYSCFG_EXTICR4_EXTI12_PC
DECL|SYSCFG_EXTICR4_EXTI12_PD|macro|SYSCFG_EXTICR4_EXTI12_PD
DECL|SYSCFG_EXTICR4_EXTI12_PE|macro|SYSCFG_EXTICR4_EXTI12_PE
DECL|SYSCFG_EXTICR4_EXTI12_PF|macro|SYSCFG_EXTICR4_EXTI12_PF
DECL|SYSCFG_EXTICR4_EXTI12_PG|macro|SYSCFG_EXTICR4_EXTI12_PG
DECL|SYSCFG_EXTICR4_EXTI12_PH|macro|SYSCFG_EXTICR4_EXTI12_PH
DECL|SYSCFG_EXTICR4_EXTI12_PI|macro|SYSCFG_EXTICR4_EXTI12_PI
DECL|SYSCFG_EXTICR4_EXTI12_PJ|macro|SYSCFG_EXTICR4_EXTI12_PJ
DECL|SYSCFG_EXTICR4_EXTI12|macro|SYSCFG_EXTICR4_EXTI12
DECL|SYSCFG_EXTICR4_EXTI13_PA|macro|SYSCFG_EXTICR4_EXTI13_PA
DECL|SYSCFG_EXTICR4_EXTI13_PB|macro|SYSCFG_EXTICR4_EXTI13_PB
DECL|SYSCFG_EXTICR4_EXTI13_PC|macro|SYSCFG_EXTICR4_EXTI13_PC
DECL|SYSCFG_EXTICR4_EXTI13_PD|macro|SYSCFG_EXTICR4_EXTI13_PD
DECL|SYSCFG_EXTICR4_EXTI13_PE|macro|SYSCFG_EXTICR4_EXTI13_PE
DECL|SYSCFG_EXTICR4_EXTI13_PF|macro|SYSCFG_EXTICR4_EXTI13_PF
DECL|SYSCFG_EXTICR4_EXTI13_PG|macro|SYSCFG_EXTICR4_EXTI13_PG
DECL|SYSCFG_EXTICR4_EXTI13_PH|macro|SYSCFG_EXTICR4_EXTI13_PH
DECL|SYSCFG_EXTICR4_EXTI13_PI|macro|SYSCFG_EXTICR4_EXTI13_PI
DECL|SYSCFG_EXTICR4_EXTI13_PJ|macro|SYSCFG_EXTICR4_EXTI13_PJ
DECL|SYSCFG_EXTICR4_EXTI13|macro|SYSCFG_EXTICR4_EXTI13
DECL|SYSCFG_EXTICR4_EXTI14_PA|macro|SYSCFG_EXTICR4_EXTI14_PA
DECL|SYSCFG_EXTICR4_EXTI14_PB|macro|SYSCFG_EXTICR4_EXTI14_PB
DECL|SYSCFG_EXTICR4_EXTI14_PC|macro|SYSCFG_EXTICR4_EXTI14_PC
DECL|SYSCFG_EXTICR4_EXTI14_PD|macro|SYSCFG_EXTICR4_EXTI14_PD
DECL|SYSCFG_EXTICR4_EXTI14_PE|macro|SYSCFG_EXTICR4_EXTI14_PE
DECL|SYSCFG_EXTICR4_EXTI14_PF|macro|SYSCFG_EXTICR4_EXTI14_PF
DECL|SYSCFG_EXTICR4_EXTI14_PG|macro|SYSCFG_EXTICR4_EXTI14_PG
DECL|SYSCFG_EXTICR4_EXTI14_PH|macro|SYSCFG_EXTICR4_EXTI14_PH
DECL|SYSCFG_EXTICR4_EXTI14_PI|macro|SYSCFG_EXTICR4_EXTI14_PI
DECL|SYSCFG_EXTICR4_EXTI14_PJ|macro|SYSCFG_EXTICR4_EXTI14_PJ
DECL|SYSCFG_EXTICR4_EXTI14|macro|SYSCFG_EXTICR4_EXTI14
DECL|SYSCFG_EXTICR4_EXTI15_PA|macro|SYSCFG_EXTICR4_EXTI15_PA
DECL|SYSCFG_EXTICR4_EXTI15_PB|macro|SYSCFG_EXTICR4_EXTI15_PB
DECL|SYSCFG_EXTICR4_EXTI15_PC|macro|SYSCFG_EXTICR4_EXTI15_PC
DECL|SYSCFG_EXTICR4_EXTI15_PD|macro|SYSCFG_EXTICR4_EXTI15_PD
DECL|SYSCFG_EXTICR4_EXTI15_PE|macro|SYSCFG_EXTICR4_EXTI15_PE
DECL|SYSCFG_EXTICR4_EXTI15_PF|macro|SYSCFG_EXTICR4_EXTI15_PF
DECL|SYSCFG_EXTICR4_EXTI15_PG|macro|SYSCFG_EXTICR4_EXTI15_PG
DECL|SYSCFG_EXTICR4_EXTI15_PH|macro|SYSCFG_EXTICR4_EXTI15_PH
DECL|SYSCFG_EXTICR4_EXTI15_PI|macro|SYSCFG_EXTICR4_EXTI15_PI
DECL|SYSCFG_EXTICR4_EXTI15_PJ|macro|SYSCFG_EXTICR4_EXTI15_PJ
DECL|SYSCFG_EXTICR4_EXTI15|macro|SYSCFG_EXTICR4_EXTI15
DECL|SYSCFG_MEMRMP_MEM_MODE_0|macro|SYSCFG_MEMRMP_MEM_MODE_0
DECL|SYSCFG_MEMRMP_MEM_MODE_1|macro|SYSCFG_MEMRMP_MEM_MODE_1
DECL|SYSCFG_MEMRMP_MEM_MODE_2|macro|SYSCFG_MEMRMP_MEM_MODE_2
DECL|SYSCFG_MEMRMP_MEM_MODE|macro|SYSCFG_MEMRMP_MEM_MODE
DECL|SYSCFG_MEMRMP_UFB_MODE|macro|SYSCFG_MEMRMP_UFB_MODE
DECL|SYSCFG_PMC_ADC1DC2|macro|SYSCFG_PMC_ADC1DC2
DECL|SYSCFG_PMC_ADC2DC2|macro|SYSCFG_PMC_ADC2DC2
DECL|SYSCFG_PMC_ADC3DC2|macro|SYSCFG_PMC_ADC3DC2
DECL|SYSCFG_PMC_ADCxDC2|macro|SYSCFG_PMC_ADCxDC2
DECL|SYSCFG_PMC_MII_RMII_SEL|macro|SYSCFG_PMC_MII_RMII_SEL
DECL|SYSCFG_SWP_FMC|macro|SYSCFG_SWP_FMC
DECL|SYSCFG_TypeDef|typedef|} SYSCFG_TypeDef;
DECL|SYSCFG|macro|SYSCFG
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
DECL|TAFCR|member|__IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
DECL|TAMP_STAMP_IRQn|enumerator|TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
DECL|TCCR|member|__IO uint32_t TCCR[6]; /*!< DSI Host Timeout Counter Configuration Register, Address offset: 0x78-0x8F */
DECL|TDCCR|member|__IO uint32_t TDCCR; /*!< DSI Host 3D Current Configuration Register, Address offset: 0x190 */
DECL|TDCR|member|__IO uint32_t TDCR; /*!< DSI Host 3D Configuration Register, Address offset: 0x90 */
DECL|TDHR|member|__IO uint32_t TDHR; /*!< CAN mailbox data high register */
DECL|TDLR|member|__IO uint32_t TDLR; /*!< CAN mailbox data low register */
DECL|TDTR|member|__IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
DECL|TIM10_BASE|macro|TIM10_BASE
DECL|TIM10|macro|TIM10
DECL|TIM11_BASE|macro|TIM11_BASE
DECL|TIM11|macro|TIM11
DECL|TIM12_BASE|macro|TIM12_BASE
DECL|TIM12|macro|TIM12
DECL|TIM13_BASE|macro|TIM13_BASE
DECL|TIM13|macro|TIM13
DECL|TIM14_BASE|macro|TIM14_BASE
DECL|TIM14|macro|TIM14
DECL|TIM1_BASE|macro|TIM1_BASE
DECL|TIM1_BRK_TIM9_IRQn|enumerator|TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
DECL|TIM1_CC_IRQn|enumerator|TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
DECL|TIM1_TRG_COM_TIM11_IRQn|enumerator|TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
DECL|TIM1_UP_TIM10_IRQn|enumerator|TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
DECL|TIM1|macro|TIM1
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
DECL|TIM2|macro|TIM2
DECL|TIM3_BASE|macro|TIM3_BASE
DECL|TIM3_IRQn|enumerator|TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
DECL|TIM3|macro|TIM3
DECL|TIM4_BASE|macro|TIM4_BASE
DECL|TIM4_IRQn|enumerator|TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
DECL|TIM4|macro|TIM4
DECL|TIM5_BASE|macro|TIM5_BASE
DECL|TIM5_IRQn|enumerator|TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
DECL|TIM5|macro|TIM5
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC_IRQn|enumerator|TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
DECL|TIM6|macro|TIM6
DECL|TIM7_BASE|macro|TIM7_BASE
DECL|TIM7_IRQn|enumerator|TIM7_IRQn = 55, /*!< TIM7 global interrupt */
DECL|TIM7|macro|TIM7
DECL|TIM8_BASE|macro|TIM8_BASE
DECL|TIM8_BRK_TIM12_IRQn|enumerator|TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
DECL|TIM8_CC_IRQn|enumerator|TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
DECL|TIM8_TRG_COM_TIM14_IRQn|enumerator|TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
DECL|TIM8_UP_TIM13_IRQn|enumerator|TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
DECL|TIM8|macro|TIM8
DECL|TIM9_BASE|macro|TIM9_BASE
DECL|TIM9|macro|TIM9
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_BDTR_AOE|macro|TIM_BDTR_AOE
DECL|TIM_BDTR_BKE|macro|TIM_BDTR_BKE
DECL|TIM_BDTR_BKP|macro|TIM_BDTR_BKP
DECL|TIM_BDTR_DTG_0|macro|TIM_BDTR_DTG_0
DECL|TIM_BDTR_DTG_1|macro|TIM_BDTR_DTG_1
DECL|TIM_BDTR_DTG_2|macro|TIM_BDTR_DTG_2
DECL|TIM_BDTR_DTG_3|macro|TIM_BDTR_DTG_3
DECL|TIM_BDTR_DTG_4|macro|TIM_BDTR_DTG_4
DECL|TIM_BDTR_DTG_5|macro|TIM_BDTR_DTG_5
DECL|TIM_BDTR_DTG_6|macro|TIM_BDTR_DTG_6
DECL|TIM_BDTR_DTG_7|macro|TIM_BDTR_DTG_7
DECL|TIM_BDTR_DTG|macro|TIM_BDTR_DTG
DECL|TIM_BDTR_LOCK_0|macro|TIM_BDTR_LOCK_0
DECL|TIM_BDTR_LOCK_1|macro|TIM_BDTR_LOCK_1
DECL|TIM_BDTR_LOCK|macro|TIM_BDTR_LOCK
DECL|TIM_BDTR_MOE|macro|TIM_BDTR_MOE
DECL|TIM_BDTR_OSSI|macro|TIM_BDTR_OSSI
DECL|TIM_BDTR_OSSR|macro|TIM_BDTR_OSSR
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NE|macro|TIM_CCER_CC1NE
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NE|macro|TIM_CCER_CC2NE
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NE|macro|TIM_CCER_CC3NE
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_CCPC|macro|TIM_CR2_CCPC
DECL|TIM_CR2_CCUS|macro|TIM_CR2_CCUS
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_OIS1N|macro|TIM_CR2_OIS1N
DECL|TIM_CR2_OIS1|macro|TIM_CR2_OIS1
DECL|TIM_CR2_OIS2N|macro|TIM_CR2_OIS2N
DECL|TIM_CR2_OIS2|macro|TIM_CR2_OIS2
DECL|TIM_CR2_OIS3N|macro|TIM_CR2_OIS3N
DECL|TIM_CR2_OIS3|macro|TIM_CR2_OIS3
DECL|TIM_CR2_OIS4|macro|TIM_CR2_OIS4
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_BIE|macro|TIM_DIER_BIE
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_COMDE|macro|TIM_DIER_COMDE
DECL|TIM_DIER_COMIE|macro|TIM_DIER_COMIE
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_BG|macro|TIM_EGR_BG
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_COMG|macro|TIM_EGR_COMG
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_OR_ITR1_RMP_0|macro|TIM_OR_ITR1_RMP_0
DECL|TIM_OR_ITR1_RMP_1|macro|TIM_OR_ITR1_RMP_1
DECL|TIM_OR_ITR1_RMP|macro|TIM_OR_ITR1_RMP
DECL|TIM_OR_TI4_RMP_0|macro|TIM_OR_TI4_RMP_0
DECL|TIM_OR_TI4_RMP_1|macro|TIM_OR_TI4_RMP_1
DECL|TIM_OR_TI4_RMP|macro|TIM_OR_TI4_RMP
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_RCR_REP|macro|TIM_RCR_REP
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_BIF|macro|TIM_SR_BIF
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_COMIF|macro|TIM_SR_COMIF
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TypeDef|typedef|} TIM_TypeDef;
DECL|TIR|member|__IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
DECL|TRISE|member|__IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
DECL|TR|member|__IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
DECL|TSDR|member|__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
DECL|TSR|member|__IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
DECL|TSSSR|member|__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
DECL|TSTR|member|__IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
DECL|TWCR|member|__IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */
DECL|TXCRCR|member|__IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_IRQn|enumerator|UART4_IRQn = 52, /*!< UART4 global Interrupt */
DECL|UART4|macro|UART4
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_IRQn|enumerator|UART5_IRQn = 53, /*!< UART5 global Interrupt */
DECL|UART5|macro|UART5
DECL|UART7_BASE|macro|UART7_BASE
DECL|UART7_IRQn|enumerator|UART7_IRQn = 82, /*!< UART7 global interrupt */
DECL|UART7|macro|UART7
DECL|UART8_BASE|macro|UART8_BASE
DECL|UART8_IRQn|enumerator|UART8_IRQn = 83, /*!< UART8 global interrupt */
DECL|UART8|macro|UART8
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 37, /*!< USART1 global Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 38, /*!< USART2 global Interrupt */
DECL|USART2|macro|USART2
DECL|USART3_BASE|macro|USART3_BASE
DECL|USART3_IRQn|enumerator|USART3_IRQn = 39, /*!< USART3 global Interrupt */
DECL|USART3|macro|USART3
DECL|USART6_BASE|macro|USART6_BASE
DECL|USART6_IRQn|enumerator|USART6_IRQn = 71, /*!< USART6 global interrupt */
DECL|USART6|macro|USART6
DECL|USART_BRR_DIV_Fraction|macro|USART_BRR_DIV_Fraction
DECL|USART_BRR_DIV_Mantissa|macro|USART_BRR_DIV_Mantissa
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_OVER8|macro|USART_CR1_OVER8
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RWU|macro|USART_CR1_RWU
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_SBK|macro|USART_CR1_SBK
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_ONEBIT|macro|USART_CR3_ONEBIT
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_DR_DR|macro|USART_DR_DR
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_0|macro|USART_GTPR_PSC_0
DECL|USART_GTPR_PSC_1|macro|USART_GTPR_PSC_1
DECL|USART_GTPR_PSC_2|macro|USART_GTPR_PSC_2
DECL|USART_GTPR_PSC_3|macro|USART_GTPR_PSC_3
DECL|USART_GTPR_PSC_4|macro|USART_GTPR_PSC_4
DECL|USART_GTPR_PSC_5|macro|USART_GTPR_PSC_5
DECL|USART_GTPR_PSC_6|macro|USART_GTPR_PSC_6
DECL|USART_GTPR_PSC_7|macro|USART_GTPR_PSC_7
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_SR_CTS|macro|USART_SR_CTS
DECL|USART_SR_FE|macro|USART_SR_FE
DECL|USART_SR_IDLE|macro|USART_SR_IDLE
DECL|USART_SR_LBD|macro|USART_SR_LBD
DECL|USART_SR_NE|macro|USART_SR_NE
DECL|USART_SR_ORE|macro|USART_SR_ORE
DECL|USART_SR_PE|macro|USART_SR_PE
DECL|USART_SR_RXNE|macro|USART_SR_RXNE
DECL|USART_SR_TC|macro|USART_SR_TC
DECL|USART_SR_TXE|macro|USART_SR_TXE
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USB_OTG_BCNT|macro|USB_OTG_BCNT
DECL|USB_OTG_BCNT|macro|USB_OTG_BCNT
DECL|USB_OTG_CHNUM_0|macro|USB_OTG_CHNUM_0
DECL|USB_OTG_CHNUM_0|macro|USB_OTG_CHNUM_0
DECL|USB_OTG_CHNUM_1|macro|USB_OTG_CHNUM_1
DECL|USB_OTG_CHNUM_1|macro|USB_OTG_CHNUM_1
DECL|USB_OTG_CHNUM_2|macro|USB_OTG_CHNUM_2
DECL|USB_OTG_CHNUM_2|macro|USB_OTG_CHNUM_2
DECL|USB_OTG_CHNUM_3|macro|USB_OTG_CHNUM_3
DECL|USB_OTG_CHNUM_3|macro|USB_OTG_CHNUM_3
DECL|USB_OTG_CHNUM|macro|USB_OTG_CHNUM
DECL|USB_OTG_CHNUM|macro|USB_OTG_CHNUM
DECL|USB_OTG_CID_PRODUCT_ID|macro|USB_OTG_CID_PRODUCT_ID
DECL|USB_OTG_DAINTMSK_IEPM|macro|USB_OTG_DAINTMSK_IEPM
DECL|USB_OTG_DAINTMSK_OEPM|macro|USB_OTG_DAINTMSK_OEPM
DECL|USB_OTG_DAINT_IEPINT|macro|USB_OTG_DAINT_IEPINT
DECL|USB_OTG_DAINT_OEPINT|macro|USB_OTG_DAINT_OEPINT
DECL|USB_OTG_DCFG_DAD_0|macro|USB_OTG_DCFG_DAD_0
DECL|USB_OTG_DCFG_DAD_1|macro|USB_OTG_DCFG_DAD_1
DECL|USB_OTG_DCFG_DAD_2|macro|USB_OTG_DCFG_DAD_2
DECL|USB_OTG_DCFG_DAD_3|macro|USB_OTG_DCFG_DAD_3
DECL|USB_OTG_DCFG_DAD_4|macro|USB_OTG_DCFG_DAD_4
DECL|USB_OTG_DCFG_DAD_5|macro|USB_OTG_DCFG_DAD_5
DECL|USB_OTG_DCFG_DAD_6|macro|USB_OTG_DCFG_DAD_6
DECL|USB_OTG_DCFG_DAD|macro|USB_OTG_DCFG_DAD
DECL|USB_OTG_DCFG_DSPD_0|macro|USB_OTG_DCFG_DSPD_0
DECL|USB_OTG_DCFG_DSPD_1|macro|USB_OTG_DCFG_DSPD_1
DECL|USB_OTG_DCFG_DSPD|macro|USB_OTG_DCFG_DSPD
DECL|USB_OTG_DCFG_NZLSOHSK|macro|USB_OTG_DCFG_NZLSOHSK
DECL|USB_OTG_DCFG_PERSCHIVL_0|macro|USB_OTG_DCFG_PERSCHIVL_0
DECL|USB_OTG_DCFG_PERSCHIVL_1|macro|USB_OTG_DCFG_PERSCHIVL_1
DECL|USB_OTG_DCFG_PERSCHIVL|macro|USB_OTG_DCFG_PERSCHIVL
DECL|USB_OTG_DCFG_PFIVL_0|macro|USB_OTG_DCFG_PFIVL_0
DECL|USB_OTG_DCFG_PFIVL_1|macro|USB_OTG_DCFG_PFIVL_1
DECL|USB_OTG_DCFG_PFIVL|macro|USB_OTG_DCFG_PFIVL
DECL|USB_OTG_DCTL_CGINAK|macro|USB_OTG_DCTL_CGINAK
DECL|USB_OTG_DCTL_CGONAK|macro|USB_OTG_DCTL_CGONAK
DECL|USB_OTG_DCTL_GINSTS|macro|USB_OTG_DCTL_GINSTS
DECL|USB_OTG_DCTL_GONSTS|macro|USB_OTG_DCTL_GONSTS
DECL|USB_OTG_DCTL_POPRGDNE|macro|USB_OTG_DCTL_POPRGDNE
DECL|USB_OTG_DCTL_RWUSIG|macro|USB_OTG_DCTL_RWUSIG
DECL|USB_OTG_DCTL_SDIS|macro|USB_OTG_DCTL_SDIS
DECL|USB_OTG_DCTL_SGINAK|macro|USB_OTG_DCTL_SGINAK
DECL|USB_OTG_DCTL_SGONAK|macro|USB_OTG_DCTL_SGONAK
DECL|USB_OTG_DCTL_TCTL_0|macro|USB_OTG_DCTL_TCTL_0
DECL|USB_OTG_DCTL_TCTL_1|macro|USB_OTG_DCTL_TCTL_1
DECL|USB_OTG_DCTL_TCTL_2|macro|USB_OTG_DCTL_TCTL_2
DECL|USB_OTG_DCTL_TCTL|macro|USB_OTG_DCTL_TCTL
DECL|USB_OTG_DEACHINTMSK_IEP1INTM|macro|USB_OTG_DEACHINTMSK_IEP1INTM
DECL|USB_OTG_DEACHINTMSK_OEP1INTM|macro|USB_OTG_DEACHINTMSK_OEP1INTM
DECL|USB_OTG_DEACHINT_IEP1INT|macro|USB_OTG_DEACHINT_IEP1INT
DECL|USB_OTG_DEACHINT_OEP1INT|macro|USB_OTG_DEACHINT_OEP1INT
DECL|USB_OTG_DEVICE_BASE|macro|USB_OTG_DEVICE_BASE
DECL|USB_OTG_DIEPCTL_CNAK|macro|USB_OTG_DIEPCTL_CNAK
DECL|USB_OTG_DIEPCTL_EONUM_DPID|macro|USB_OTG_DIEPCTL_EONUM_DPID
DECL|USB_OTG_DIEPCTL_EPDIS|macro|USB_OTG_DIEPCTL_EPDIS
DECL|USB_OTG_DIEPCTL_EPENA|macro|USB_OTG_DIEPCTL_EPENA
DECL|USB_OTG_DIEPCTL_EPTYP_0|macro|USB_OTG_DIEPCTL_EPTYP_0
DECL|USB_OTG_DIEPCTL_EPTYP_1|macro|USB_OTG_DIEPCTL_EPTYP_1
DECL|USB_OTG_DIEPCTL_EPTYP|macro|USB_OTG_DIEPCTL_EPTYP
DECL|USB_OTG_DIEPCTL_MPSIZ|macro|USB_OTG_DIEPCTL_MPSIZ
DECL|USB_OTG_DIEPCTL_NAKSTS|macro|USB_OTG_DIEPCTL_NAKSTS
DECL|USB_OTG_DIEPCTL_SD0PID_SEVNFRM|macro|USB_OTG_DIEPCTL_SD0PID_SEVNFRM
DECL|USB_OTG_DIEPCTL_SNAK|macro|USB_OTG_DIEPCTL_SNAK
DECL|USB_OTG_DIEPCTL_SODDFRM|macro|USB_OTG_DIEPCTL_SODDFRM
DECL|USB_OTG_DIEPCTL_STALL|macro|USB_OTG_DIEPCTL_STALL
DECL|USB_OTG_DIEPCTL_TXFNUM_0|macro|USB_OTG_DIEPCTL_TXFNUM_0
DECL|USB_OTG_DIEPCTL_TXFNUM_1|macro|USB_OTG_DIEPCTL_TXFNUM_1
DECL|USB_OTG_DIEPCTL_TXFNUM_2|macro|USB_OTG_DIEPCTL_TXFNUM_2
DECL|USB_OTG_DIEPCTL_TXFNUM_3|macro|USB_OTG_DIEPCTL_TXFNUM_3
DECL|USB_OTG_DIEPCTL_TXFNUM|macro|USB_OTG_DIEPCTL_TXFNUM
DECL|USB_OTG_DIEPCTL_USBAEP|macro|USB_OTG_DIEPCTL_USBAEP
DECL|USB_OTG_DIEPDMA_DMAADDR|macro|USB_OTG_DIEPDMA_DMAADDR
DECL|USB_OTG_DIEPEACHMSK1_BIM|macro|USB_OTG_DIEPEACHMSK1_BIM
DECL|USB_OTG_DIEPEACHMSK1_EPDM|macro|USB_OTG_DIEPEACHMSK1_EPDM
DECL|USB_OTG_DIEPEACHMSK1_INEPNEM|macro|USB_OTG_DIEPEACHMSK1_INEPNEM
DECL|USB_OTG_DIEPEACHMSK1_INEPNMM|macro|USB_OTG_DIEPEACHMSK1_INEPNMM
DECL|USB_OTG_DIEPEACHMSK1_ITTXFEMSK|macro|USB_OTG_DIEPEACHMSK1_ITTXFEMSK
DECL|USB_OTG_DIEPEACHMSK1_NAKM|macro|USB_OTG_DIEPEACHMSK1_NAKM
DECL|USB_OTG_DIEPEACHMSK1_TOM|macro|USB_OTG_DIEPEACHMSK1_TOM
DECL|USB_OTG_DIEPEACHMSK1_TXFURM|macro|USB_OTG_DIEPEACHMSK1_TXFURM
DECL|USB_OTG_DIEPEACHMSK1_XFRCM|macro|USB_OTG_DIEPEACHMSK1_XFRCM
DECL|USB_OTG_DIEPEMPMSK_INEPTXFEM|macro|USB_OTG_DIEPEMPMSK_INEPTXFEM
DECL|USB_OTG_DIEPINT_BERR|macro|USB_OTG_DIEPINT_BERR
DECL|USB_OTG_DIEPINT_BNA|macro|USB_OTG_DIEPINT_BNA
DECL|USB_OTG_DIEPINT_EPDISD|macro|USB_OTG_DIEPINT_EPDISD
DECL|USB_OTG_DIEPINT_INEPNE|macro|USB_OTG_DIEPINT_INEPNE
DECL|USB_OTG_DIEPINT_ITTXFE|macro|USB_OTG_DIEPINT_ITTXFE
DECL|USB_OTG_DIEPINT_NAK|macro|USB_OTG_DIEPINT_NAK
DECL|USB_OTG_DIEPINT_PKTDRPSTS|macro|USB_OTG_DIEPINT_PKTDRPSTS
DECL|USB_OTG_DIEPINT_TOC|macro|USB_OTG_DIEPINT_TOC
DECL|USB_OTG_DIEPINT_TXFE|macro|USB_OTG_DIEPINT_TXFE
DECL|USB_OTG_DIEPINT_TXFIFOUDRN|macro|USB_OTG_DIEPINT_TXFIFOUDRN
DECL|USB_OTG_DIEPINT_XFRC|macro|USB_OTG_DIEPINT_XFRC
DECL|USB_OTG_DIEPMSK_BIM|macro|USB_OTG_DIEPMSK_BIM
DECL|USB_OTG_DIEPMSK_EPDM|macro|USB_OTG_DIEPMSK_EPDM
DECL|USB_OTG_DIEPMSK_INEPNEM|macro|USB_OTG_DIEPMSK_INEPNEM
DECL|USB_OTG_DIEPMSK_INEPNMM|macro|USB_OTG_DIEPMSK_INEPNMM
DECL|USB_OTG_DIEPMSK_ITTXFEMSK|macro|USB_OTG_DIEPMSK_ITTXFEMSK
DECL|USB_OTG_DIEPMSK_TOM|macro|USB_OTG_DIEPMSK_TOM
DECL|USB_OTG_DIEPMSK_TXFURM|macro|USB_OTG_DIEPMSK_TXFURM
DECL|USB_OTG_DIEPMSK_XFRCM|macro|USB_OTG_DIEPMSK_XFRCM
DECL|USB_OTG_DIEPTSIZ_MULCNT|macro|USB_OTG_DIEPTSIZ_MULCNT
DECL|USB_OTG_DIEPTSIZ_PKTCNT|macro|USB_OTG_DIEPTSIZ_PKTCNT
DECL|USB_OTG_DIEPTSIZ_XFRSIZ|macro|USB_OTG_DIEPTSIZ_XFRSIZ
DECL|USB_OTG_DIEPTXF_INEPTXFD|macro|USB_OTG_DIEPTXF_INEPTXFD
DECL|USB_OTG_DIEPTXF_INEPTXSA|macro|USB_OTG_DIEPTXF_INEPTXSA
DECL|USB_OTG_DOEPCTL_CNAK|macro|USB_OTG_DOEPCTL_CNAK
DECL|USB_OTG_DOEPCTL_EPDIS|macro|USB_OTG_DOEPCTL_EPDIS
DECL|USB_OTG_DOEPCTL_EPENA|macro|USB_OTG_DOEPCTL_EPENA
DECL|USB_OTG_DOEPCTL_EPTYP_0|macro|USB_OTG_DOEPCTL_EPTYP_0
DECL|USB_OTG_DOEPCTL_EPTYP_1|macro|USB_OTG_DOEPCTL_EPTYP_1
DECL|USB_OTG_DOEPCTL_EPTYP|macro|USB_OTG_DOEPCTL_EPTYP
DECL|USB_OTG_DOEPCTL_MPSIZ|macro|USB_OTG_DOEPCTL_MPSIZ
DECL|USB_OTG_DOEPCTL_NAKSTS|macro|USB_OTG_DOEPCTL_NAKSTS
DECL|USB_OTG_DOEPCTL_SD0PID_SEVNFRM|macro|USB_OTG_DOEPCTL_SD0PID_SEVNFRM
DECL|USB_OTG_DOEPCTL_SNAK|macro|USB_OTG_DOEPCTL_SNAK
DECL|USB_OTG_DOEPCTL_SNPM|macro|USB_OTG_DOEPCTL_SNPM
DECL|USB_OTG_DOEPCTL_SODDFRM|macro|USB_OTG_DOEPCTL_SODDFRM
DECL|USB_OTG_DOEPCTL_STALL|macro|USB_OTG_DOEPCTL_STALL
DECL|USB_OTG_DOEPCTL_USBAEP|macro|USB_OTG_DOEPCTL_USBAEP
DECL|USB_OTG_DOEPEACHMSK1_BERRM|macro|USB_OTG_DOEPEACHMSK1_BERRM
DECL|USB_OTG_DOEPEACHMSK1_BIM|macro|USB_OTG_DOEPEACHMSK1_BIM
DECL|USB_OTG_DOEPEACHMSK1_EPDM|macro|USB_OTG_DOEPEACHMSK1_EPDM
DECL|USB_OTG_DOEPEACHMSK1_INEPNEM|macro|USB_OTG_DOEPEACHMSK1_INEPNEM
DECL|USB_OTG_DOEPEACHMSK1_INEPNMM|macro|USB_OTG_DOEPEACHMSK1_INEPNMM
DECL|USB_OTG_DOEPEACHMSK1_ITTXFEMSK|macro|USB_OTG_DOEPEACHMSK1_ITTXFEMSK
DECL|USB_OTG_DOEPEACHMSK1_NAKM|macro|USB_OTG_DOEPEACHMSK1_NAKM
DECL|USB_OTG_DOEPEACHMSK1_NYETM|macro|USB_OTG_DOEPEACHMSK1_NYETM
DECL|USB_OTG_DOEPEACHMSK1_TOM|macro|USB_OTG_DOEPEACHMSK1_TOM
DECL|USB_OTG_DOEPEACHMSK1_TXFURM|macro|USB_OTG_DOEPEACHMSK1_TXFURM
DECL|USB_OTG_DOEPEACHMSK1_XFRCM|macro|USB_OTG_DOEPEACHMSK1_XFRCM
DECL|USB_OTG_DOEPINT_B2BSTUP|macro|USB_OTG_DOEPINT_B2BSTUP
DECL|USB_OTG_DOEPINT_EPDISD|macro|USB_OTG_DOEPINT_EPDISD
DECL|USB_OTG_DOEPINT_NYET|macro|USB_OTG_DOEPINT_NYET
DECL|USB_OTG_DOEPINT_OTEPDIS|macro|USB_OTG_DOEPINT_OTEPDIS
DECL|USB_OTG_DOEPINT_OTEPSPR|macro|USB_OTG_DOEPINT_OTEPSPR
DECL|USB_OTG_DOEPINT_STUP|macro|USB_OTG_DOEPINT_STUP
DECL|USB_OTG_DOEPINT_XFRC|macro|USB_OTG_DOEPINT_XFRC
DECL|USB_OTG_DOEPMSK_B2BSTUP|macro|USB_OTG_DOEPMSK_B2BSTUP
DECL|USB_OTG_DOEPMSK_BOIM|macro|USB_OTG_DOEPMSK_BOIM
DECL|USB_OTG_DOEPMSK_EPDM|macro|USB_OTG_DOEPMSK_EPDM
DECL|USB_OTG_DOEPMSK_OPEM|macro|USB_OTG_DOEPMSK_OPEM
DECL|USB_OTG_DOEPMSK_OTEPDM|macro|USB_OTG_DOEPMSK_OTEPDM
DECL|USB_OTG_DOEPMSK_OTEPSPRM|macro|USB_OTG_DOEPMSK_OTEPSPRM
DECL|USB_OTG_DOEPMSK_STUPM|macro|USB_OTG_DOEPMSK_STUPM
DECL|USB_OTG_DOEPMSK_XFRCM|macro|USB_OTG_DOEPMSK_XFRCM
DECL|USB_OTG_DOEPTSIZ_PKTCNT|macro|USB_OTG_DOEPTSIZ_PKTCNT
DECL|USB_OTG_DOEPTSIZ_STUPCNT_0|macro|USB_OTG_DOEPTSIZ_STUPCNT_0
DECL|USB_OTG_DOEPTSIZ_STUPCNT_1|macro|USB_OTG_DOEPTSIZ_STUPCNT_1
DECL|USB_OTG_DOEPTSIZ_STUPCNT|macro|USB_OTG_DOEPTSIZ_STUPCNT
DECL|USB_OTG_DOEPTSIZ_XFRSIZ|macro|USB_OTG_DOEPTSIZ_XFRSIZ
DECL|USB_OTG_DPID_0|macro|USB_OTG_DPID_0
DECL|USB_OTG_DPID_0|macro|USB_OTG_DPID_0
DECL|USB_OTG_DPID_1|macro|USB_OTG_DPID_1
DECL|USB_OTG_DPID_1|macro|USB_OTG_DPID_1
DECL|USB_OTG_DPID|macro|USB_OTG_DPID
DECL|USB_OTG_DPID|macro|USB_OTG_DPID
DECL|USB_OTG_DSTS_EERR|macro|USB_OTG_DSTS_EERR
DECL|USB_OTG_DSTS_ENUMSPD_0|macro|USB_OTG_DSTS_ENUMSPD_0
DECL|USB_OTG_DSTS_ENUMSPD_1|macro|USB_OTG_DSTS_ENUMSPD_1
DECL|USB_OTG_DSTS_ENUMSPD|macro|USB_OTG_DSTS_ENUMSPD
DECL|USB_OTG_DSTS_FNSOF|macro|USB_OTG_DSTS_FNSOF
DECL|USB_OTG_DSTS_SUSPSTS|macro|USB_OTG_DSTS_SUSPSTS
DECL|USB_OTG_DTHRCTL_ARPEN|macro|USB_OTG_DTHRCTL_ARPEN
DECL|USB_OTG_DTHRCTL_ISOTHREN|macro|USB_OTG_DTHRCTL_ISOTHREN
DECL|USB_OTG_DTHRCTL_NONISOTHREN|macro|USB_OTG_DTHRCTL_NONISOTHREN
DECL|USB_OTG_DTHRCTL_RXTHREN|macro|USB_OTG_DTHRCTL_RXTHREN
DECL|USB_OTG_DTHRCTL_RXTHRLEN_0|macro|USB_OTG_DTHRCTL_RXTHRLEN_0
DECL|USB_OTG_DTHRCTL_RXTHRLEN_1|macro|USB_OTG_DTHRCTL_RXTHRLEN_1
DECL|USB_OTG_DTHRCTL_RXTHRLEN_2|macro|USB_OTG_DTHRCTL_RXTHRLEN_2
DECL|USB_OTG_DTHRCTL_RXTHRLEN_3|macro|USB_OTG_DTHRCTL_RXTHRLEN_3
DECL|USB_OTG_DTHRCTL_RXTHRLEN_4|macro|USB_OTG_DTHRCTL_RXTHRLEN_4
DECL|USB_OTG_DTHRCTL_RXTHRLEN_5|macro|USB_OTG_DTHRCTL_RXTHRLEN_5
DECL|USB_OTG_DTHRCTL_RXTHRLEN_6|macro|USB_OTG_DTHRCTL_RXTHRLEN_6
DECL|USB_OTG_DTHRCTL_RXTHRLEN_7|macro|USB_OTG_DTHRCTL_RXTHRLEN_7
DECL|USB_OTG_DTHRCTL_RXTHRLEN_8|macro|USB_OTG_DTHRCTL_RXTHRLEN_8
DECL|USB_OTG_DTHRCTL_RXTHRLEN|macro|USB_OTG_DTHRCTL_RXTHRLEN
DECL|USB_OTG_DTHRCTL_TXTHRLEN_0|macro|USB_OTG_DTHRCTL_TXTHRLEN_0
DECL|USB_OTG_DTHRCTL_TXTHRLEN_1|macro|USB_OTG_DTHRCTL_TXTHRLEN_1
DECL|USB_OTG_DTHRCTL_TXTHRLEN_2|macro|USB_OTG_DTHRCTL_TXTHRLEN_2
DECL|USB_OTG_DTHRCTL_TXTHRLEN_3|macro|USB_OTG_DTHRCTL_TXTHRLEN_3
DECL|USB_OTG_DTHRCTL_TXTHRLEN_4|macro|USB_OTG_DTHRCTL_TXTHRLEN_4
DECL|USB_OTG_DTHRCTL_TXTHRLEN_5|macro|USB_OTG_DTHRCTL_TXTHRLEN_5
DECL|USB_OTG_DTHRCTL_TXTHRLEN_6|macro|USB_OTG_DTHRCTL_TXTHRLEN_6
DECL|USB_OTG_DTHRCTL_TXTHRLEN_7|macro|USB_OTG_DTHRCTL_TXTHRLEN_7
DECL|USB_OTG_DTHRCTL_TXTHRLEN_8|macro|USB_OTG_DTHRCTL_TXTHRLEN_8
DECL|USB_OTG_DTHRCTL_TXTHRLEN|macro|USB_OTG_DTHRCTL_TXTHRLEN
DECL|USB_OTG_DTXFSTS_INEPTFSAV|macro|USB_OTG_DTXFSTS_INEPTFSAV
DECL|USB_OTG_DVBUSDIS_VBUSDT|macro|USB_OTG_DVBUSDIS_VBUSDT
DECL|USB_OTG_DVBUSPULSE_DVBUSP|macro|USB_OTG_DVBUSPULSE_DVBUSP
DECL|USB_OTG_DeviceTypeDef|typedef|} USB_OTG_DeviceTypeDef;
DECL|USB_OTG_EPNUM_0|macro|USB_OTG_EPNUM_0
DECL|USB_OTG_EPNUM_0|macro|USB_OTG_EPNUM_0
DECL|USB_OTG_EPNUM_1|macro|USB_OTG_EPNUM_1
DECL|USB_OTG_EPNUM_1|macro|USB_OTG_EPNUM_1
DECL|USB_OTG_EPNUM_2|macro|USB_OTG_EPNUM_2
DECL|USB_OTG_EPNUM_2|macro|USB_OTG_EPNUM_2
DECL|USB_OTG_EPNUM_3|macro|USB_OTG_EPNUM_3
DECL|USB_OTG_EPNUM_3|macro|USB_OTG_EPNUM_3
DECL|USB_OTG_EPNUM|macro|USB_OTG_EPNUM
DECL|USB_OTG_EPNUM|macro|USB_OTG_EPNUM
DECL|USB_OTG_EP_REG_SIZE|macro|USB_OTG_EP_REG_SIZE
DECL|USB_OTG_FIFO_BASE|macro|USB_OTG_FIFO_BASE
DECL|USB_OTG_FIFO_SIZE|macro|USB_OTG_FIFO_SIZE
DECL|USB_OTG_FRMNUM_0|macro|USB_OTG_FRMNUM_0
DECL|USB_OTG_FRMNUM_0|macro|USB_OTG_FRMNUM_0
DECL|USB_OTG_FRMNUM_1|macro|USB_OTG_FRMNUM_1
DECL|USB_OTG_FRMNUM_1|macro|USB_OTG_FRMNUM_1
DECL|USB_OTG_FRMNUM_2|macro|USB_OTG_FRMNUM_2
DECL|USB_OTG_FRMNUM_2|macro|USB_OTG_FRMNUM_2
DECL|USB_OTG_FRMNUM_3|macro|USB_OTG_FRMNUM_3
DECL|USB_OTG_FRMNUM_3|macro|USB_OTG_FRMNUM_3
DECL|USB_OTG_FRMNUM|macro|USB_OTG_FRMNUM
DECL|USB_OTG_FRMNUM|macro|USB_OTG_FRMNUM
DECL|USB_OTG_FS_HOST_MAX_CHANNEL_NBR|macro|USB_OTG_FS_HOST_MAX_CHANNEL_NBR
DECL|USB_OTG_FS_MAX_IN_ENDPOINTS|macro|USB_OTG_FS_MAX_IN_ENDPOINTS
DECL|USB_OTG_FS_MAX_OUT_ENDPOINTS|macro|USB_OTG_FS_MAX_OUT_ENDPOINTS
DECL|USB_OTG_FS_PERIPH_BASE|macro|USB_OTG_FS_PERIPH_BASE
DECL|USB_OTG_FS_TOTAL_FIFO_SIZE|macro|USB_OTG_FS_TOTAL_FIFO_SIZE
DECL|USB_OTG_FS|macro|USB_OTG_FS
DECL|USB_OTG_GAHBCFG_DMAEN|macro|USB_OTG_GAHBCFG_DMAEN
DECL|USB_OTG_GAHBCFG_GINT|macro|USB_OTG_GAHBCFG_GINT
DECL|USB_OTG_GAHBCFG_HBSTLEN_0|macro|USB_OTG_GAHBCFG_HBSTLEN_0
DECL|USB_OTG_GAHBCFG_HBSTLEN_1|macro|USB_OTG_GAHBCFG_HBSTLEN_1
DECL|USB_OTG_GAHBCFG_HBSTLEN_2|macro|USB_OTG_GAHBCFG_HBSTLEN_2
DECL|USB_OTG_GAHBCFG_HBSTLEN_3|macro|USB_OTG_GAHBCFG_HBSTLEN_3
DECL|USB_OTG_GAHBCFG_HBSTLEN|macro|USB_OTG_GAHBCFG_HBSTLEN
DECL|USB_OTG_GAHBCFG_PTXFELVL|macro|USB_OTG_GAHBCFG_PTXFELVL
DECL|USB_OTG_GAHBCFG_TXFELVL|macro|USB_OTG_GAHBCFG_TXFELVL
DECL|USB_OTG_GCCFG_PWRDWN|macro|USB_OTG_GCCFG_PWRDWN
DECL|USB_OTG_GCCFG_VBDEN|macro|USB_OTG_GCCFG_VBDEN
DECL|USB_OTG_GINTMSK_CIDSCHGM|macro|USB_OTG_GINTMSK_CIDSCHGM
DECL|USB_OTG_GINTMSK_DISCINT|macro|USB_OTG_GINTMSK_DISCINT
DECL|USB_OTG_GINTMSK_ENUMDNEM|macro|USB_OTG_GINTMSK_ENUMDNEM
DECL|USB_OTG_GINTMSK_EOPFM|macro|USB_OTG_GINTMSK_EOPFM
DECL|USB_OTG_GINTMSK_EPMISM|macro|USB_OTG_GINTMSK_EPMISM
DECL|USB_OTG_GINTMSK_ESUSPM|macro|USB_OTG_GINTMSK_ESUSPM
DECL|USB_OTG_GINTMSK_FSUSPM|macro|USB_OTG_GINTMSK_FSUSPM
DECL|USB_OTG_GINTMSK_GINAKEFFM|macro|USB_OTG_GINTMSK_GINAKEFFM
DECL|USB_OTG_GINTMSK_GONAKEFFM|macro|USB_OTG_GINTMSK_GONAKEFFM
DECL|USB_OTG_GINTMSK_HCIM|macro|USB_OTG_GINTMSK_HCIM
DECL|USB_OTG_GINTMSK_IEPINT|macro|USB_OTG_GINTMSK_IEPINT
DECL|USB_OTG_GINTMSK_IISOIXFRM|macro|USB_OTG_GINTMSK_IISOIXFRM
DECL|USB_OTG_GINTMSK_ISOODRPM|macro|USB_OTG_GINTMSK_ISOODRPM
DECL|USB_OTG_GINTMSK_LPMINTM|macro|USB_OTG_GINTMSK_LPMINTM
DECL|USB_OTG_GINTMSK_MMISM|macro|USB_OTG_GINTMSK_MMISM
DECL|USB_OTG_GINTMSK_NPTXFEM|macro|USB_OTG_GINTMSK_NPTXFEM
DECL|USB_OTG_GINTMSK_OEPINT|macro|USB_OTG_GINTMSK_OEPINT
DECL|USB_OTG_GINTMSK_OTGINT|macro|USB_OTG_GINTMSK_OTGINT
DECL|USB_OTG_GINTMSK_PRTIM|macro|USB_OTG_GINTMSK_PRTIM
DECL|USB_OTG_GINTMSK_PTXFEM|macro|USB_OTG_GINTMSK_PTXFEM
DECL|USB_OTG_GINTMSK_PXFRM_IISOOXFRM|macro|USB_OTG_GINTMSK_PXFRM_IISOOXFRM
DECL|USB_OTG_GINTMSK_RSTDEM|macro|USB_OTG_GINTMSK_RSTDEM
DECL|USB_OTG_GINTMSK_RXFLVLM|macro|USB_OTG_GINTMSK_RXFLVLM
DECL|USB_OTG_GINTMSK_SOFM|macro|USB_OTG_GINTMSK_SOFM
DECL|USB_OTG_GINTMSK_SRQIM|macro|USB_OTG_GINTMSK_SRQIM
DECL|USB_OTG_GINTMSK_USBRST|macro|USB_OTG_GINTMSK_USBRST
DECL|USB_OTG_GINTMSK_USBSUSPM|macro|USB_OTG_GINTMSK_USBSUSPM
DECL|USB_OTG_GINTMSK_WUIM|macro|USB_OTG_GINTMSK_WUIM
DECL|USB_OTG_GINTSTS_BOUTNAKEFF|macro|USB_OTG_GINTSTS_BOUTNAKEFF
DECL|USB_OTG_GINTSTS_CIDSCHG|macro|USB_OTG_GINTSTS_CIDSCHG
DECL|USB_OTG_GINTSTS_CMOD|macro|USB_OTG_GINTSTS_CMOD
DECL|USB_OTG_GINTSTS_DATAFSUSP|macro|USB_OTG_GINTSTS_DATAFSUSP
DECL|USB_OTG_GINTSTS_DISCINT|macro|USB_OTG_GINTSTS_DISCINT
DECL|USB_OTG_GINTSTS_ENUMDNE|macro|USB_OTG_GINTSTS_ENUMDNE
DECL|USB_OTG_GINTSTS_EOPF|macro|USB_OTG_GINTSTS_EOPF
DECL|USB_OTG_GINTSTS_ESUSP|macro|USB_OTG_GINTSTS_ESUSP
DECL|USB_OTG_GINTSTS_GINAKEFF|macro|USB_OTG_GINTSTS_GINAKEFF
DECL|USB_OTG_GINTSTS_HCINT|macro|USB_OTG_GINTSTS_HCINT
DECL|USB_OTG_GINTSTS_HPRTINT|macro|USB_OTG_GINTSTS_HPRTINT
DECL|USB_OTG_GINTSTS_IEPINT|macro|USB_OTG_GINTSTS_IEPINT
DECL|USB_OTG_GINTSTS_IISOIXFR|macro|USB_OTG_GINTSTS_IISOIXFR
DECL|USB_OTG_GINTSTS_ISOODRP|macro|USB_OTG_GINTSTS_ISOODRP
DECL|USB_OTG_GINTSTS_LPMINT|macro|USB_OTG_GINTSTS_LPMINT
DECL|USB_OTG_GINTSTS_MMIS|macro|USB_OTG_GINTSTS_MMIS
DECL|USB_OTG_GINTSTS_NPTXFE|macro|USB_OTG_GINTSTS_NPTXFE
DECL|USB_OTG_GINTSTS_OEPINT|macro|USB_OTG_GINTSTS_OEPINT
DECL|USB_OTG_GINTSTS_OTGINT|macro|USB_OTG_GINTSTS_OTGINT
DECL|USB_OTG_GINTSTS_PTXFE|macro|USB_OTG_GINTSTS_PTXFE
DECL|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT|macro|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
DECL|USB_OTG_GINTSTS_RSTDET|macro|USB_OTG_GINTSTS_RSTDET
DECL|USB_OTG_GINTSTS_RXFLVL|macro|USB_OTG_GINTSTS_RXFLVL
DECL|USB_OTG_GINTSTS_SOF|macro|USB_OTG_GINTSTS_SOF
DECL|USB_OTG_GINTSTS_SRQINT|macro|USB_OTG_GINTSTS_SRQINT
DECL|USB_OTG_GINTSTS_USBRST|macro|USB_OTG_GINTSTS_USBRST
DECL|USB_OTG_GINTSTS_USBSUSP|macro|USB_OTG_GINTSTS_USBSUSP
DECL|USB_OTG_GINTSTS_WKUINT|macro|USB_OTG_GINTSTS_WKUINT
DECL|USB_OTG_GLOBAL_BASE|macro|USB_OTG_GLOBAL_BASE
DECL|USB_OTG_GLPMCFG_BESLTHRS|macro|USB_OTG_GLPMCFG_BESLTHRS
DECL|USB_OTG_GLPMCFG_BESL|macro|USB_OTG_GLPMCFG_BESL
DECL|USB_OTG_GLPMCFG_ENBESL|macro|USB_OTG_GLPMCFG_ENBESL
DECL|USB_OTG_GLPMCFG_L1DSEN|macro|USB_OTG_GLPMCFG_L1DSEN
DECL|USB_OTG_GLPMCFG_L1RSMOK|macro|USB_OTG_GLPMCFG_L1RSMOK
DECL|USB_OTG_GLPMCFG_L1SSEN|macro|USB_OTG_GLPMCFG_L1SSEN
DECL|USB_OTG_GLPMCFG_LPMACK|macro|USB_OTG_GLPMCFG_LPMACK
DECL|USB_OTG_GLPMCFG_LPMCHIDX|macro|USB_OTG_GLPMCFG_LPMCHIDX
DECL|USB_OTG_GLPMCFG_LPMEN|macro|USB_OTG_GLPMCFG_LPMEN
DECL|USB_OTG_GLPMCFG_LPMRCNTSTS|macro|USB_OTG_GLPMCFG_LPMRCNTSTS
DECL|USB_OTG_GLPMCFG_LPMRCNT|macro|USB_OTG_GLPMCFG_LPMRCNT
DECL|USB_OTG_GLPMCFG_LPMRSP|macro|USB_OTG_GLPMCFG_LPMRSP
DECL|USB_OTG_GLPMCFG_REMWAKE|macro|USB_OTG_GLPMCFG_REMWAKE
DECL|USB_OTG_GLPMCFG_SLPSTS|macro|USB_OTG_GLPMCFG_SLPSTS
DECL|USB_OTG_GLPMCFG_SNDLPM|macro|USB_OTG_GLPMCFG_SNDLPM
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_0|macro|USB_OTG_GNPTXSTS_NPTQXSAV_0
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_1|macro|USB_OTG_GNPTXSTS_NPTQXSAV_1
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_2|macro|USB_OTG_GNPTXSTS_NPTQXSAV_2
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_3|macro|USB_OTG_GNPTXSTS_NPTQXSAV_3
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_4|macro|USB_OTG_GNPTXSTS_NPTQXSAV_4
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_5|macro|USB_OTG_GNPTXSTS_NPTQXSAV_5
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_6|macro|USB_OTG_GNPTXSTS_NPTQXSAV_6
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_7|macro|USB_OTG_GNPTXSTS_NPTQXSAV_7
DECL|USB_OTG_GNPTXSTS_NPTQXSAV|macro|USB_OTG_GNPTXSTS_NPTQXSAV
DECL|USB_OTG_GNPTXSTS_NPTXFSAV|macro|USB_OTG_GNPTXSTS_NPTXFSAV
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_0|macro|USB_OTG_GNPTXSTS_NPTXQTOP_0
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_1|macro|USB_OTG_GNPTXSTS_NPTXQTOP_1
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_2|macro|USB_OTG_GNPTXSTS_NPTXQTOP_2
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_3|macro|USB_OTG_GNPTXSTS_NPTXQTOP_3
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_4|macro|USB_OTG_GNPTXSTS_NPTXQTOP_4
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_5|macro|USB_OTG_GNPTXSTS_NPTXQTOP_5
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_6|macro|USB_OTG_GNPTXSTS_NPTXQTOP_6
DECL|USB_OTG_GNPTXSTS_NPTXQTOP|macro|USB_OTG_GNPTXSTS_NPTXQTOP
DECL|USB_OTG_GOTGCTL_ASVLD|macro|USB_OTG_GOTGCTL_ASVLD
DECL|USB_OTG_GOTGCTL_AVALOEN|macro|USB_OTG_GOTGCTL_AVALOEN
DECL|USB_OTG_GOTGCTL_AVALOVAL|macro|USB_OTG_GOTGCTL_AVALOVAL
DECL|USB_OTG_GOTGCTL_BSESVLD|macro|USB_OTG_GOTGCTL_BSESVLD
DECL|USB_OTG_GOTGCTL_BVALOEN|macro|USB_OTG_GOTGCTL_BVALOEN
DECL|USB_OTG_GOTGCTL_BVALOVAL|macro|USB_OTG_GOTGCTL_BVALOVAL
DECL|USB_OTG_GOTGCTL_CIDSTS|macro|USB_OTG_GOTGCTL_CIDSTS
DECL|USB_OTG_GOTGCTL_DBCT|macro|USB_OTG_GOTGCTL_DBCT
DECL|USB_OTG_GOTGCTL_DHNPEN|macro|USB_OTG_GOTGCTL_DHNPEN
DECL|USB_OTG_GOTGCTL_EHEN|macro|USB_OTG_GOTGCTL_EHEN
DECL|USB_OTG_GOTGCTL_HNGSCS|macro|USB_OTG_GOTGCTL_HNGSCS
DECL|USB_OTG_GOTGCTL_HNPRQ|macro|USB_OTG_GOTGCTL_HNPRQ
DECL|USB_OTG_GOTGCTL_HSHNPEN|macro|USB_OTG_GOTGCTL_HSHNPEN
DECL|USB_OTG_GOTGCTL_OTGVER|macro|USB_OTG_GOTGCTL_OTGVER
DECL|USB_OTG_GOTGCTL_SRQSCS|macro|USB_OTG_GOTGCTL_SRQSCS
DECL|USB_OTG_GOTGCTL_SRQ|macro|USB_OTG_GOTGCTL_SRQ
DECL|USB_OTG_GOTGCTL_VBVALOEN|macro|USB_OTG_GOTGCTL_VBVALOEN
DECL|USB_OTG_GOTGCTL_VBVALOVAL|macro|USB_OTG_GOTGCTL_VBVALOVAL
DECL|USB_OTG_GOTGINT_ADTOCHG|macro|USB_OTG_GOTGINT_ADTOCHG
DECL|USB_OTG_GOTGINT_DBCDNE|macro|USB_OTG_GOTGINT_DBCDNE
DECL|USB_OTG_GOTGINT_HNGDET|macro|USB_OTG_GOTGINT_HNGDET
DECL|USB_OTG_GOTGINT_HNSSCHG|macro|USB_OTG_GOTGINT_HNSSCHG
DECL|USB_OTG_GOTGINT_IDCHNG|macro|USB_OTG_GOTGINT_IDCHNG
DECL|USB_OTG_GOTGINT_SEDET|macro|USB_OTG_GOTGINT_SEDET
DECL|USB_OTG_GOTGINT_SRSSCHG|macro|USB_OTG_GOTGINT_SRSSCHG
DECL|USB_OTG_GRSTCTL_AHBIDL|macro|USB_OTG_GRSTCTL_AHBIDL
DECL|USB_OTG_GRSTCTL_CSRST|macro|USB_OTG_GRSTCTL_CSRST
DECL|USB_OTG_GRSTCTL_DMAREQ|macro|USB_OTG_GRSTCTL_DMAREQ
DECL|USB_OTG_GRSTCTL_FCRST|macro|USB_OTG_GRSTCTL_FCRST
DECL|USB_OTG_GRSTCTL_HSRST|macro|USB_OTG_GRSTCTL_HSRST
DECL|USB_OTG_GRSTCTL_RXFFLSH|macro|USB_OTG_GRSTCTL_RXFFLSH
DECL|USB_OTG_GRSTCTL_TXFFLSH|macro|USB_OTG_GRSTCTL_TXFFLSH
DECL|USB_OTG_GRSTCTL_TXFNUM_0|macro|USB_OTG_GRSTCTL_TXFNUM_0
DECL|USB_OTG_GRSTCTL_TXFNUM_1|macro|USB_OTG_GRSTCTL_TXFNUM_1
DECL|USB_OTG_GRSTCTL_TXFNUM_2|macro|USB_OTG_GRSTCTL_TXFNUM_2
DECL|USB_OTG_GRSTCTL_TXFNUM_3|macro|USB_OTG_GRSTCTL_TXFNUM_3
DECL|USB_OTG_GRSTCTL_TXFNUM_4|macro|USB_OTG_GRSTCTL_TXFNUM_4
DECL|USB_OTG_GRSTCTL_TXFNUM|macro|USB_OTG_GRSTCTL_TXFNUM
DECL|USB_OTG_GRXFSIZ_RXFD|macro|USB_OTG_GRXFSIZ_RXFD
DECL|USB_OTG_GRXSTSP_BCNT|macro|USB_OTG_GRXSTSP_BCNT
DECL|USB_OTG_GRXSTSP_DPID|macro|USB_OTG_GRXSTSP_DPID
DECL|USB_OTG_GRXSTSP_EPNUM|macro|USB_OTG_GRXSTSP_EPNUM
DECL|USB_OTG_GRXSTSP_PKTSTS|macro|USB_OTG_GRXSTSP_PKTSTS
DECL|USB_OTG_GUSBCFG_CTXPKT|macro|USB_OTG_GUSBCFG_CTXPKT
DECL|USB_OTG_GUSBCFG_FDMOD|macro|USB_OTG_GUSBCFG_FDMOD
DECL|USB_OTG_GUSBCFG_FHMOD|macro|USB_OTG_GUSBCFG_FHMOD
DECL|USB_OTG_GUSBCFG_HNPCAP|macro|USB_OTG_GUSBCFG_HNPCAP
DECL|USB_OTG_GUSBCFG_PCCI|macro|USB_OTG_GUSBCFG_PCCI
DECL|USB_OTG_GUSBCFG_PHYLPCS|macro|USB_OTG_GUSBCFG_PHYLPCS
DECL|USB_OTG_GUSBCFG_PHYSEL|macro|USB_OTG_GUSBCFG_PHYSEL
DECL|USB_OTG_GUSBCFG_PTCI|macro|USB_OTG_GUSBCFG_PTCI
DECL|USB_OTG_GUSBCFG_SRPCAP|macro|USB_OTG_GUSBCFG_SRPCAP
DECL|USB_OTG_GUSBCFG_TOCAL_0|macro|USB_OTG_GUSBCFG_TOCAL_0
DECL|USB_OTG_GUSBCFG_TOCAL_1|macro|USB_OTG_GUSBCFG_TOCAL_1
DECL|USB_OTG_GUSBCFG_TOCAL_2|macro|USB_OTG_GUSBCFG_TOCAL_2
DECL|USB_OTG_GUSBCFG_TOCAL|macro|USB_OTG_GUSBCFG_TOCAL
DECL|USB_OTG_GUSBCFG_TRDT_0|macro|USB_OTG_GUSBCFG_TRDT_0
DECL|USB_OTG_GUSBCFG_TRDT_1|macro|USB_OTG_GUSBCFG_TRDT_1
DECL|USB_OTG_GUSBCFG_TRDT_2|macro|USB_OTG_GUSBCFG_TRDT_2
DECL|USB_OTG_GUSBCFG_TRDT_3|macro|USB_OTG_GUSBCFG_TRDT_3
DECL|USB_OTG_GUSBCFG_TRDT|macro|USB_OTG_GUSBCFG_TRDT
DECL|USB_OTG_GUSBCFG_TSDPS|macro|USB_OTG_GUSBCFG_TSDPS
DECL|USB_OTG_GUSBCFG_ULPIAR|macro|USB_OTG_GUSBCFG_ULPIAR
DECL|USB_OTG_GUSBCFG_ULPICSM|macro|USB_OTG_GUSBCFG_ULPICSM
DECL|USB_OTG_GUSBCFG_ULPIEVBUSD|macro|USB_OTG_GUSBCFG_ULPIEVBUSD
DECL|USB_OTG_GUSBCFG_ULPIEVBUSI|macro|USB_OTG_GUSBCFG_ULPIEVBUSI
DECL|USB_OTG_GUSBCFG_ULPIFSLS|macro|USB_OTG_GUSBCFG_ULPIFSLS
DECL|USB_OTG_GUSBCFG_ULPIIPD|macro|USB_OTG_GUSBCFG_ULPIIPD
DECL|USB_OTG_GlobalTypeDef|typedef|} USB_OTG_GlobalTypeDef;
DECL|USB_OTG_HAINTMSK_HAINTM|macro|USB_OTG_HAINTMSK_HAINTM
DECL|USB_OTG_HAINT_HAINT|macro|USB_OTG_HAINT_HAINT
DECL|USB_OTG_HCCHAR_CHDIS|macro|USB_OTG_HCCHAR_CHDIS
DECL|USB_OTG_HCCHAR_CHENA|macro|USB_OTG_HCCHAR_CHENA
DECL|USB_OTG_HCCHAR_DAD_0|macro|USB_OTG_HCCHAR_DAD_0
DECL|USB_OTG_HCCHAR_DAD_1|macro|USB_OTG_HCCHAR_DAD_1
DECL|USB_OTG_HCCHAR_DAD_2|macro|USB_OTG_HCCHAR_DAD_2
DECL|USB_OTG_HCCHAR_DAD_3|macro|USB_OTG_HCCHAR_DAD_3
DECL|USB_OTG_HCCHAR_DAD_4|macro|USB_OTG_HCCHAR_DAD_4
DECL|USB_OTG_HCCHAR_DAD_5|macro|USB_OTG_HCCHAR_DAD_5
DECL|USB_OTG_HCCHAR_DAD_6|macro|USB_OTG_HCCHAR_DAD_6
DECL|USB_OTG_HCCHAR_DAD|macro|USB_OTG_HCCHAR_DAD
DECL|USB_OTG_HCCHAR_EPDIR|macro|USB_OTG_HCCHAR_EPDIR
DECL|USB_OTG_HCCHAR_EPNUM_0|macro|USB_OTG_HCCHAR_EPNUM_0
DECL|USB_OTG_HCCHAR_EPNUM_1|macro|USB_OTG_HCCHAR_EPNUM_1
DECL|USB_OTG_HCCHAR_EPNUM_2|macro|USB_OTG_HCCHAR_EPNUM_2
DECL|USB_OTG_HCCHAR_EPNUM_3|macro|USB_OTG_HCCHAR_EPNUM_3
DECL|USB_OTG_HCCHAR_EPNUM|macro|USB_OTG_HCCHAR_EPNUM
DECL|USB_OTG_HCCHAR_EPTYP_0|macro|USB_OTG_HCCHAR_EPTYP_0
DECL|USB_OTG_HCCHAR_EPTYP_1|macro|USB_OTG_HCCHAR_EPTYP_1
DECL|USB_OTG_HCCHAR_EPTYP|macro|USB_OTG_HCCHAR_EPTYP
DECL|USB_OTG_HCCHAR_LSDEV|macro|USB_OTG_HCCHAR_LSDEV
DECL|USB_OTG_HCCHAR_MC_0|macro|USB_OTG_HCCHAR_MC_0
DECL|USB_OTG_HCCHAR_MC_1|macro|USB_OTG_HCCHAR_MC_1
DECL|USB_OTG_HCCHAR_MC|macro|USB_OTG_HCCHAR_MC
DECL|USB_OTG_HCCHAR_MPSIZ|macro|USB_OTG_HCCHAR_MPSIZ
DECL|USB_OTG_HCCHAR_ODDFRM|macro|USB_OTG_HCCHAR_ODDFRM
DECL|USB_OTG_HCDMA_DMAADDR|macro|USB_OTG_HCDMA_DMAADDR
DECL|USB_OTG_HCFG_FSLSPCS_0|macro|USB_OTG_HCFG_FSLSPCS_0
DECL|USB_OTG_HCFG_FSLSPCS_1|macro|USB_OTG_HCFG_FSLSPCS_1
DECL|USB_OTG_HCFG_FSLSPCS|macro|USB_OTG_HCFG_FSLSPCS
DECL|USB_OTG_HCFG_FSLSS|macro|USB_OTG_HCFG_FSLSS
DECL|USB_OTG_HCINTMSK_ACKM|macro|USB_OTG_HCINTMSK_ACKM
DECL|USB_OTG_HCINTMSK_AHBERR|macro|USB_OTG_HCINTMSK_AHBERR
DECL|USB_OTG_HCINTMSK_BBERRM|macro|USB_OTG_HCINTMSK_BBERRM
DECL|USB_OTG_HCINTMSK_CHHM|macro|USB_OTG_HCINTMSK_CHHM
DECL|USB_OTG_HCINTMSK_DTERRM|macro|USB_OTG_HCINTMSK_DTERRM
DECL|USB_OTG_HCINTMSK_FRMORM|macro|USB_OTG_HCINTMSK_FRMORM
DECL|USB_OTG_HCINTMSK_NAKM|macro|USB_OTG_HCINTMSK_NAKM
DECL|USB_OTG_HCINTMSK_NYET|macro|USB_OTG_HCINTMSK_NYET
DECL|USB_OTG_HCINTMSK_STALLM|macro|USB_OTG_HCINTMSK_STALLM
DECL|USB_OTG_HCINTMSK_TXERRM|macro|USB_OTG_HCINTMSK_TXERRM
DECL|USB_OTG_HCINTMSK_XFRCM|macro|USB_OTG_HCINTMSK_XFRCM
DECL|USB_OTG_HCINT_ACK|macro|USB_OTG_HCINT_ACK
DECL|USB_OTG_HCINT_AHBERR|macro|USB_OTG_HCINT_AHBERR
DECL|USB_OTG_HCINT_BBERR|macro|USB_OTG_HCINT_BBERR
DECL|USB_OTG_HCINT_CHH|macro|USB_OTG_HCINT_CHH
DECL|USB_OTG_HCINT_DTERR|macro|USB_OTG_HCINT_DTERR
DECL|USB_OTG_HCINT_FRMOR|macro|USB_OTG_HCINT_FRMOR
DECL|USB_OTG_HCINT_NAK|macro|USB_OTG_HCINT_NAK
DECL|USB_OTG_HCINT_NYET|macro|USB_OTG_HCINT_NYET
DECL|USB_OTG_HCINT_STALL|macro|USB_OTG_HCINT_STALL
DECL|USB_OTG_HCINT_TXERR|macro|USB_OTG_HCINT_TXERR
DECL|USB_OTG_HCINT_XFRC|macro|USB_OTG_HCINT_XFRC
DECL|USB_OTG_HCSPLT_COMPLSPLT|macro|USB_OTG_HCSPLT_COMPLSPLT
DECL|USB_OTG_HCSPLT_HUBADDR_0|macro|USB_OTG_HCSPLT_HUBADDR_0
DECL|USB_OTG_HCSPLT_HUBADDR_1|macro|USB_OTG_HCSPLT_HUBADDR_1
DECL|USB_OTG_HCSPLT_HUBADDR_2|macro|USB_OTG_HCSPLT_HUBADDR_2
DECL|USB_OTG_HCSPLT_HUBADDR_3|macro|USB_OTG_HCSPLT_HUBADDR_3
DECL|USB_OTG_HCSPLT_HUBADDR_4|macro|USB_OTG_HCSPLT_HUBADDR_4
DECL|USB_OTG_HCSPLT_HUBADDR_5|macro|USB_OTG_HCSPLT_HUBADDR_5
DECL|USB_OTG_HCSPLT_HUBADDR_6|macro|USB_OTG_HCSPLT_HUBADDR_6
DECL|USB_OTG_HCSPLT_HUBADDR|macro|USB_OTG_HCSPLT_HUBADDR
DECL|USB_OTG_HCSPLT_PRTADDR_0|macro|USB_OTG_HCSPLT_PRTADDR_0
DECL|USB_OTG_HCSPLT_PRTADDR_1|macro|USB_OTG_HCSPLT_PRTADDR_1
DECL|USB_OTG_HCSPLT_PRTADDR_2|macro|USB_OTG_HCSPLT_PRTADDR_2
DECL|USB_OTG_HCSPLT_PRTADDR_3|macro|USB_OTG_HCSPLT_PRTADDR_3
DECL|USB_OTG_HCSPLT_PRTADDR_4|macro|USB_OTG_HCSPLT_PRTADDR_4
DECL|USB_OTG_HCSPLT_PRTADDR_5|macro|USB_OTG_HCSPLT_PRTADDR_5
DECL|USB_OTG_HCSPLT_PRTADDR_6|macro|USB_OTG_HCSPLT_PRTADDR_6
DECL|USB_OTG_HCSPLT_PRTADDR|macro|USB_OTG_HCSPLT_PRTADDR
DECL|USB_OTG_HCSPLT_SPLITEN|macro|USB_OTG_HCSPLT_SPLITEN
DECL|USB_OTG_HCSPLT_XACTPOS_0|macro|USB_OTG_HCSPLT_XACTPOS_0
DECL|USB_OTG_HCSPLT_XACTPOS_1|macro|USB_OTG_HCSPLT_XACTPOS_1
DECL|USB_OTG_HCSPLT_XACTPOS|macro|USB_OTG_HCSPLT_XACTPOS
DECL|USB_OTG_HCTSIZ_DOPING|macro|USB_OTG_HCTSIZ_DOPING
DECL|USB_OTG_HCTSIZ_DPID_0|macro|USB_OTG_HCTSIZ_DPID_0
DECL|USB_OTG_HCTSIZ_DPID_1|macro|USB_OTG_HCTSIZ_DPID_1
DECL|USB_OTG_HCTSIZ_DPID|macro|USB_OTG_HCTSIZ_DPID
DECL|USB_OTG_HCTSIZ_PKTCNT|macro|USB_OTG_HCTSIZ_PKTCNT
DECL|USB_OTG_HCTSIZ_XFRSIZ|macro|USB_OTG_HCTSIZ_XFRSIZ
DECL|USB_OTG_HFIR_FRIVL|macro|USB_OTG_HFIR_FRIVL
DECL|USB_OTG_HFNUM_FRNUM|macro|USB_OTG_HFNUM_FRNUM
DECL|USB_OTG_HFNUM_FTREM|macro|USB_OTG_HFNUM_FTREM
DECL|USB_OTG_HOST_BASE|macro|USB_OTG_HOST_BASE
DECL|USB_OTG_HOST_CHANNEL_BASE|macro|USB_OTG_HOST_CHANNEL_BASE
DECL|USB_OTG_HOST_CHANNEL_SIZE|macro|USB_OTG_HOST_CHANNEL_SIZE
DECL|USB_OTG_HOST_PORT_BASE|macro|USB_OTG_HOST_PORT_BASE
DECL|USB_OTG_HPRT_PCDET|macro|USB_OTG_HPRT_PCDET
DECL|USB_OTG_HPRT_PCSTS|macro|USB_OTG_HPRT_PCSTS
DECL|USB_OTG_HPRT_PENA|macro|USB_OTG_HPRT_PENA
DECL|USB_OTG_HPRT_PENCHNG|macro|USB_OTG_HPRT_PENCHNG
DECL|USB_OTG_HPRT_PLSTS_0|macro|USB_OTG_HPRT_PLSTS_0
DECL|USB_OTG_HPRT_PLSTS_1|macro|USB_OTG_HPRT_PLSTS_1
DECL|USB_OTG_HPRT_PLSTS|macro|USB_OTG_HPRT_PLSTS
DECL|USB_OTG_HPRT_POCA|macro|USB_OTG_HPRT_POCA
DECL|USB_OTG_HPRT_POCCHNG|macro|USB_OTG_HPRT_POCCHNG
DECL|USB_OTG_HPRT_PPWR|macro|USB_OTG_HPRT_PPWR
DECL|USB_OTG_HPRT_PRES|macro|USB_OTG_HPRT_PRES
DECL|USB_OTG_HPRT_PRST|macro|USB_OTG_HPRT_PRST
DECL|USB_OTG_HPRT_PSPD_0|macro|USB_OTG_HPRT_PSPD_0
DECL|USB_OTG_HPRT_PSPD_1|macro|USB_OTG_HPRT_PSPD_1
DECL|USB_OTG_HPRT_PSPD|macro|USB_OTG_HPRT_PSPD
DECL|USB_OTG_HPRT_PSUSP|macro|USB_OTG_HPRT_PSUSP
DECL|USB_OTG_HPRT_PTCTL_0|macro|USB_OTG_HPRT_PTCTL_0
DECL|USB_OTG_HPRT_PTCTL_1|macro|USB_OTG_HPRT_PTCTL_1
DECL|USB_OTG_HPRT_PTCTL_2|macro|USB_OTG_HPRT_PTCTL_2
DECL|USB_OTG_HPRT_PTCTL_3|macro|USB_OTG_HPRT_PTCTL_3
DECL|USB_OTG_HPRT_PTCTL|macro|USB_OTG_HPRT_PTCTL
DECL|USB_OTG_HPTXFSIZ_PTXFD|macro|USB_OTG_HPTXFSIZ_PTXFD
DECL|USB_OTG_HPTXFSIZ_PTXSA|macro|USB_OTG_HPTXFSIZ_PTXSA
DECL|USB_OTG_HPTXSTS_PTXFSAVL|macro|USB_OTG_HPTXSTS_PTXFSAVL
DECL|USB_OTG_HPTXSTS_PTXQSAV_0|macro|USB_OTG_HPTXSTS_PTXQSAV_0
DECL|USB_OTG_HPTXSTS_PTXQSAV_1|macro|USB_OTG_HPTXSTS_PTXQSAV_1
DECL|USB_OTG_HPTXSTS_PTXQSAV_2|macro|USB_OTG_HPTXSTS_PTXQSAV_2
DECL|USB_OTG_HPTXSTS_PTXQSAV_3|macro|USB_OTG_HPTXSTS_PTXQSAV_3
DECL|USB_OTG_HPTXSTS_PTXQSAV_4|macro|USB_OTG_HPTXSTS_PTXQSAV_4
DECL|USB_OTG_HPTXSTS_PTXQSAV_5|macro|USB_OTG_HPTXSTS_PTXQSAV_5
DECL|USB_OTG_HPTXSTS_PTXQSAV_6|macro|USB_OTG_HPTXSTS_PTXQSAV_6
DECL|USB_OTG_HPTXSTS_PTXQSAV_7|macro|USB_OTG_HPTXSTS_PTXQSAV_7
DECL|USB_OTG_HPTXSTS_PTXQSAV|macro|USB_OTG_HPTXSTS_PTXQSAV
DECL|USB_OTG_HPTXSTS_PTXQTOP_0|macro|USB_OTG_HPTXSTS_PTXQTOP_0
DECL|USB_OTG_HPTXSTS_PTXQTOP_1|macro|USB_OTG_HPTXSTS_PTXQTOP_1
DECL|USB_OTG_HPTXSTS_PTXQTOP_2|macro|USB_OTG_HPTXSTS_PTXQTOP_2
DECL|USB_OTG_HPTXSTS_PTXQTOP_3|macro|USB_OTG_HPTXSTS_PTXQTOP_3
DECL|USB_OTG_HPTXSTS_PTXQTOP_4|macro|USB_OTG_HPTXSTS_PTXQTOP_4
DECL|USB_OTG_HPTXSTS_PTXQTOP_5|macro|USB_OTG_HPTXSTS_PTXQTOP_5
DECL|USB_OTG_HPTXSTS_PTXQTOP_6|macro|USB_OTG_HPTXSTS_PTXQTOP_6
DECL|USB_OTG_HPTXSTS_PTXQTOP_7|macro|USB_OTG_HPTXSTS_PTXQTOP_7
DECL|USB_OTG_HPTXSTS_PTXQTOP|macro|USB_OTG_HPTXSTS_PTXQTOP
DECL|USB_OTG_HS_HOST_MAX_CHANNEL_NBR|macro|USB_OTG_HS_HOST_MAX_CHANNEL_NBR
DECL|USB_OTG_HS_MAX_IN_ENDPOINTS|macro|USB_OTG_HS_MAX_IN_ENDPOINTS
DECL|USB_OTG_HS_MAX_OUT_ENDPOINTS|macro|USB_OTG_HS_MAX_OUT_ENDPOINTS
DECL|USB_OTG_HS_PERIPH_BASE|macro|USB_OTG_HS_PERIPH_BASE
DECL|USB_OTG_HS_TOTAL_FIFO_SIZE|macro|USB_OTG_HS_TOTAL_FIFO_SIZE
DECL|USB_OTG_HS|macro|USB_OTG_HS
DECL|USB_OTG_HostChannelTypeDef|typedef|} USB_OTG_HostChannelTypeDef;
DECL|USB_OTG_HostTypeDef|typedef|} USB_OTG_HostTypeDef;
DECL|USB_OTG_INEndpointTypeDef|typedef|} USB_OTG_INEndpointTypeDef;
DECL|USB_OTG_IN_ENDPOINT_BASE|macro|USB_OTG_IN_ENDPOINT_BASE
DECL|USB_OTG_NPTXFD|macro|USB_OTG_NPTXFD
DECL|USB_OTG_NPTXFSA|macro|USB_OTG_NPTXFSA
DECL|USB_OTG_OUTEndpointTypeDef|typedef|} USB_OTG_OUTEndpointTypeDef;
DECL|USB_OTG_OUT_ENDPOINT_BASE|macro|USB_OTG_OUT_ENDPOINT_BASE
DECL|USB_OTG_PCGCCTL_BASE|macro|USB_OTG_PCGCCTL_BASE
DECL|USB_OTG_PCGCCTL_GATECLK|macro|USB_OTG_PCGCCTL_GATECLK
DECL|USB_OTG_PCGCCTL_PHYSUSP|macro|USB_OTG_PCGCCTL_PHYSUSP
DECL|USB_OTG_PCGCCTL_STOPCLK|macro|USB_OTG_PCGCCTL_STOPCLK
DECL|USB_OTG_PCGCR_GATEHCLK|macro|USB_OTG_PCGCR_GATEHCLK
DECL|USB_OTG_PCGCR_PHYSUSP|macro|USB_OTG_PCGCR_PHYSUSP
DECL|USB_OTG_PCGCR_STPPCLK|macro|USB_OTG_PCGCR_STPPCLK
DECL|USB_OTG_PKTSTS_0|macro|USB_OTG_PKTSTS_0
DECL|USB_OTG_PKTSTS_0|macro|USB_OTG_PKTSTS_0
DECL|USB_OTG_PKTSTS_1|macro|USB_OTG_PKTSTS_1
DECL|USB_OTG_PKTSTS_1|macro|USB_OTG_PKTSTS_1
DECL|USB_OTG_PKTSTS_2|macro|USB_OTG_PKTSTS_2
DECL|USB_OTG_PKTSTS_2|macro|USB_OTG_PKTSTS_2
DECL|USB_OTG_PKTSTS_3|macro|USB_OTG_PKTSTS_3
DECL|USB_OTG_PKTSTS_3|macro|USB_OTG_PKTSTS_3
DECL|USB_OTG_PKTSTS|macro|USB_OTG_PKTSTS
DECL|USB_OTG_PKTSTS|macro|USB_OTG_PKTSTS
DECL|USB_OTG_TX0FD|macro|USB_OTG_TX0FD
DECL|USB_OTG_TX0FSA|macro|USB_OTG_TX0FSA
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
DECL|VCCCR|member|__IO uint32_t VCCCR; /*!< DSI Host Video Chuncks Current Configuration Register, Address offset: 0x140 */
DECL|VCCR|member|__IO uint32_t VCCR; /*!< DSI Host Video Chunks Configuration Register, Address offset: 0x40 */
DECL|VHBPCCR|member|__IO uint32_t VHBPCCR; /*!< DSI Host Video HBP Current Configuration Register, Address offset: 0x14C */
DECL|VHBPCR|member|__IO uint32_t VHBPCR; /*!< DSI Host Video HBP Configuration Register, Address offset: 0x4C */
DECL|VHSACCR|member|__IO uint32_t VHSACCR; /*!< DSI Host Video HSA Current Configuration Register, Address offset: 0x148 */
DECL|VHSACR|member|__IO uint32_t VHSACR; /*!< DSI Host Video HSA Configuration Register, Address offset: 0x48 */
DECL|VLCCR|member|__IO uint32_t VLCCR; /*!< DSI Host Video Line Current Configuration Register, Address offset: 0x150 */
DECL|VLCR|member|__IO uint32_t VLCR; /*!< DSI Host Video Line Configuration Register, Address offset: 0x50 */
DECL|VMCCR|member|__IO uint32_t VMCCR; /*!< DSI Host Video Mode Current Configuration Register, Address offset: 0x138 */
DECL|VMCR|member|__IO uint32_t VMCR; /*!< DSI Host Video Mode Configuration Register, Address offset: 0x38 */
DECL|VNPCCR|member|__IO uint32_t VNPCCR; /*!< DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144 */
DECL|VNPCR|member|__IO uint32_t VNPCR; /*!< DSI Host Video Null Packet Configuration Register, Address offset: 0x44 */
DECL|VPCCR|member|__IO uint32_t VPCCR; /*!< DSI Host Video Packet Current Configuration Register, Address offset: 0x13C */
DECL|VPCR|member|__IO uint32_t VPCR; /*!< DSI Host Video Packet Configuration Register, Address offset: 0x3C */
DECL|VR|member|__IO uint32_t VR; /*!< DSI Host Version Register, Address offset: 0x00 */
DECL|VSCR|member|__IO uint32_t VSCR; /*!< DSI Host Video Shadow Control Register, Address offset: 0x100 */
DECL|VVACCR|member|__IO uint32_t VVACCR; /*!< DSI Host Video VA Current Configuration Register, Address offset: 0x160 */
DECL|VVACR|member|__IO uint32_t VVACR; /*!< DSI Host Video VA Configuration Register, Address offset: 0x60 */
DECL|VVBPCCR|member|__IO uint32_t VVBPCCR; /*!< DSI Host Video VBP Current Configuration Register, Address offset: 0x158 */
DECL|VVBPCR|member|__IO uint32_t VVBPCR; /*!< DSI Host Video VBP Configuration Register, Address offset: 0x58 */
DECL|VVFPCCR|member|__IO uint32_t VVFPCCR; /*!< DSI Host Video VFP Current Configuration Register, Address offset: 0x15C */
DECL|VVFPCR|member|__IO uint32_t VVFPCR; /*!< DSI Host Video VFP Configuration Register, Address offset: 0x5C */
DECL|VVSACCR|member|__IO uint32_t VVSACCR; /*!< DSI Host Video VSA Current Configuration Register, Address offset: 0x154 */
DECL|VVSACR|member|__IO uint32_t VVSACR; /*!< DSI Host Video VSA Configuration Register, Address offset: 0x54 */
DECL|WCFGR|member|__IO uint32_t WCFGR; /*!< DSI Wrapper Configuration Register, Address offset: 0x400 */
DECL|WCR|member|__IO uint32_t WCR; /*!< DSI Wrapper Control Register, Address offset: 0x404 */
DECL|WHPCR|member|__IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */
DECL|WIER|member|__IO uint32_t WIER; /*!< DSI Wrapper Interrupt Enable Register, Address offset: 0x408 */
DECL|WIFCR|member|__IO uint32_t WIFCR; /*!< DSI Wrapper Interrupt Flag Clear Register, Address offset: 0x410 */
DECL|WISR|member|__IO uint32_t WISR; /*!< DSI Wrapper Interrupt and Status Register, Address offset: 0x40C */
DECL|WPCR|member|__IO uint32_t WPCR[5]; /*!< DSI Wrapper PHY Configuration Register, Address offset: 0x418-0x42B */
DECL|WPR|member|__IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
DECL|WRPCR|member|__IO uint32_t WRPCR; /*!< DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430 */
DECL|WUTR|member|__IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
DECL|WVPCR|member|__IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_W0|macro|WWDG_CFR_W0
DECL|WWDG_CFR_W1|macro|WWDG_CFR_W1
DECL|WWDG_CFR_W2|macro|WWDG_CFR_W2
DECL|WWDG_CFR_W3|macro|WWDG_CFR_W3
DECL|WWDG_CFR_W4|macro|WWDG_CFR_W4
DECL|WWDG_CFR_W5|macro|WWDG_CFR_W5
DECL|WWDG_CFR_W6|macro|WWDG_CFR_W6
DECL|WWDG_CFR_WDGTB0|macro|WWDG_CFR_WDGTB0
DECL|WWDG_CFR_WDGTB1|macro|WWDG_CFR_WDGTB1
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T0|macro|WWDG_CR_T0
DECL|WWDG_CR_T1|macro|WWDG_CR_T1
DECL|WWDG_CR_T2|macro|WWDG_CR_T2
DECL|WWDG_CR_T3|macro|WWDG_CR_T3
DECL|WWDG_CR_T4|macro|WWDG_CR_T4
DECL|WWDG_CR_T5|macro|WWDG_CR_T5
DECL|WWDG_CR_T6|macro|WWDG_CR_T6
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32F469xx_H|macro|__STM32F469xx_H
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|sFIFOMailBox|member|CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
DECL|sFilterRegister|member|CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
DECL|sTxMailBox|member|CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
