# Verilog library simulation modules.

* tb_clock.sv : Clock generation with random initial phase.
* i2c_slave_model.v : Behavioral model of an I2C device, with configurable behavior.
* async_register_tb.sv : Asynchronous register testbench (if you need to test UPDATE_PERIODs)