Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\User\Documents\fpga\lectures\lecture_3\clkdriver.qsys --block-symbol-file --output-directory=C:\Users\User\Documents\fpga\lectures\lecture_3\clkdriver --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lecture_3/clkdriver.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E.
: clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\User\Documents\fpga\lectures\lecture_3\clkdriver.qsys --synthesis=VERILOG --output-directory=C:\Users\User\Documents\fpga\lectures\lecture_3\clkdriver\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading lecture_3/clkdriver.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 18.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: clkdriver.altclkctrl_0: Targeting device family: Cyclone IV E.
: clkdriver.altclkctrl_0: External clock buffer represents the clock path from the outputs of the PLL to the dedicated clock output pins. Only one clock input is accepted.
Info: clkdriver: Generating clkdriver "clkdriver" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity clkdriver_altclkctrl_0.
Info: altclkctrl_0: "clkdriver" instantiated altclkctrl "altclkctrl_0"
Info: clkdriver: Done "clkdriver" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
