

================================================================
== Vitis HLS Report for 'Convolution2d_float_1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3'
================================================================
* Date:           Tue Jul  2 15:30:47 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        proj_lenet5
* Solution:       zed (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.620 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_2_VITIS_LOOP_98_3  |      100|      100|         2|          1|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     95|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      32|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      32|    167|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln101_fu_117_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln82_1_fu_159_p2      |         +|   0|  0|  11|          11|          11|
    |add_ln82_fu_153_p2        |         +|   0|  0|  11|          11|          11|
    |add_ln97_fu_105_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln98_fu_165_p2        |         +|   0|  0|  13|           4|           1|
    |icmp_ln97_fu_99_p2        |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln98_fu_123_p2       |      icmp|   0|  0|   9|           4|           4|
    |select_ln97_27_fu_137_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln97_fu_129_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  95|          54|          48|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_idx2_load            |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |c_fu_44                               |   9|          2|    4|          8|
    |idx2_fu_48                            |   9|          2|    7|         14|
    |indvar_flatten_fu_52                  |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   38|         76|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln82_1_reg_219       |  11|   0|   11|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_44                  |   4|   0|    4|          0|
    |idx2_fu_48               |   7|   0|    7|          0|
    |indvar_flatten_fu_52     |   7|   0|    7|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Convolution2d<float>.1_Pipeline_VITIS_LOOP_97_2_VITIS_LOOP_98_3|  return value|
|mul_ln96           |   in|   11|     ap_none|                                                         mul_ln96|        scalar|
|out_data_address0  |  out|   11|   ap_memory|                                                         out_data|         array|
|out_data_ce0       |  out|    1|   ap_memory|                                                         out_data|         array|
|out_data_we0       |  out|    1|   ap_memory|                                                         out_data|         array|
|out_data_d0        |  out|   32|   ap_memory|                                                         out_data|         array|
|B                  |   in|   32|     ap_none|                                                                B|        scalar|
+-------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

