Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Mar  6 16:00:42 2023
| Host         : alex running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   250 |
|    Minimum number of control sets                        |   250 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   655 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   250 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    36 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     7 |
| >= 16              |   112 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1669 |          470 |
| No           | No                    | Yes                    |             149 |           56 |
| No           | Yes                   | No                     |             860 |          314 |
| Yes          | No                    | No                     |            1142 |          325 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |            1179 |          338 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                         Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                            | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                              |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                           |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                         |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                   |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                   |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                                                                                  | reset_vector[0]                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                           | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                           | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                      |                1 |              1 |         1.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                            |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1                                                                                                                                 | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_req_fifo/id_fifo_write                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/I41                                                                                                                               |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/i_trigger_manager/i_trigger_selector/VALID_DEL/i_pipe/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/opt_has_pipe.first_q                                                                                                        |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/I37                                                                                                                         |                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                         |                1 |              3 |         3.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                             |                1 |              3 |         3.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                         |                2 |              3 |         1.50 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                           | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                                                |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                              |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_0[0]                                                                                                                                                                                    | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                        | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                                             |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/Bus2IP_Reset_i_reg                                                                                                                    |                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                       | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | inst_count/count_out[3]_i_1_n_0                                                                                                                                                                                                                          | b_ila_vs_count.vs_counter_rm_reset_v                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                                                     | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                          |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                     |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_vsm_counter/decompress_bad_size_error_flag                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_axi_lite_if/FSM_onehot_current_state[4]_i_1_n_0                                                                                                                                                                                    | i_gpio_sw_c_dbnc/icap_reset                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                1 |              5 |         5.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                2 |              5 |         2.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                                    | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                                    | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                2 |              5 |         2.50 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_0                                                                                                                                                                                        | reset_vector[0]                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mem_rlast                                                       |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                             | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                1 |              6 |         6.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                        | reset_vector[0]                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                        | reset_vector[0]                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                             | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                     | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                2 |              6 |         3.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                             | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                        | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/opt_has_pipe.first_q                                                                                                                                              |                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                     |                3 |              7 |         2.33 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                 | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                3 |              8 |         2.67 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                            |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                            |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                      | reset_vector[0]                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                       | i_dfx_controller/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                              |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                              |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                           |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_2[0]                                                                                                                              |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |         2.67 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                                               | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                4 |              8 |         2.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     |                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                            |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                   | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                      |                2 |              8 |         4.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                            | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                             |                2 |              9 |         4.50 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                           | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |         3.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                     | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                     | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                            |                2 |             10 |         5.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                4 |             11 |         2.75 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                            |                2 |             12 |         6.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                5 |             12 |         2.40 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                          | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                            |                3 |             12 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                                 |                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                        |                4 |             12 |         3.00 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      |                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                            |                3 |             12 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                 |                2 |             12 |         6.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/i_trigger_manager/can_exit_ST_POR                                                                                                                                                                                      | i_dfx_controller/U0/i_vsm_counter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                |                5 |             12 |         2.40 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                     |                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/reg_rdata_rm_table_ctrl                                                                                                                                           | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                            |                3 |             13 |         4.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                5 |             14 |         2.80 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                               | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                    |                4 |             14 |         3.50 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                        |                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/i_trigger_manager/can_exit_ST_POR                                                                                                                                                                                      |                                                                                                                                                                                                                                                                 |                6 |             14 |         2.33 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             14 |         3.50 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                               | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |                4 |             14 |         3.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                       |                6 |             15 |         2.50 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                |                5 |             16 |         3.20 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                      | reset_vector[0]                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                            |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                    |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                            |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                        |                9 |             16 |         1.78 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                6 |             16 |         2.67 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                    |                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/i_trigger_manager/can_exit_ST_POR                                                                                                                                                                                      | i_dfx_controller/U0/i_vsm_counter/b_rm_info.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reg_addr[2]_0                                                                                                                                                      |                7 |             17 |         2.43 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |         3.40 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                5 |             17 |         3.40 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                5 |             17 |         3.40 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                5 |             17 |         3.40 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                6 |             17 |         2.83 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                5 |             17 |         3.40 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                5 |             18 |         3.60 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                            |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                            |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                3 |             18 |         6.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                3 |             18 |         6.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                 |                4 |             20 |         5.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               11 |             20 |         1.82 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_gpio_sw_s_dbnc/p_counter.v_us_count_value[20]_i_1__0_n_0                                                                                                                                                                                                      |                6 |             21 |         3.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_gpio_sw_c_dbnc/p_counter.v_us_count_value[20]_i_1__1_n_0                                                                                                                                                                                                      |                6 |             21 |         3.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_gpio_sw_n_dbnc/p_counter.v_us_count_value[20]_i_1_n_0                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |                6 |             21 |         3.50 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                  |                4 |             23 |         5.75 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                5 |             24 |         4.80 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/axi_bridge_u/read_axi_lite_u/ram_wr_en                                                                                                                                                                                                |                                                                                                                                                                                                                                                                 |                6 |             24 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.vs_counter_rm_reset_v                                                                                                                                                                                                                            |                7 |             25 |         3.57 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                                     | i_dfx_controller/U0/i_cp0/icap_o_preswap[24]_i_1_n_0                                                                                                                                                                                                            |                6 |             26 |         4.33 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                       |               14 |             26 |         1.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                4 |             28 |         7.00 |
|  U0_clocks/clk_out                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                          |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                            |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                             |                9 |             32 |         3.56 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/opt_has_pipe.first_q_reg[0]_1                                                                                                                                 |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                                     |                                                                                                                                                                                                                                                                 |               14 |             32 |         2.29 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                           | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                       | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_axi_lite_if/s_axi_reg_rvalid                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                        | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  U0_clocks/clk_out                      | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/s_axi4_awvalid_0                                                                                                                                  | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                |               11 |             32 |         2.91 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_id_fifo/not_full_1_reg_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/E[0]                                                                                                                              | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/SR[0]                                                                                                                                                                    |               10 |             32 |         3.20 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                 |                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/reg_addr[2][0]                                                                                                                    | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/SR[0]                                                                                                                                                                    |                9 |             32 |         3.56 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_axi_lite_if/E[0]                                                                                                                                                                                                                   | i_gpio_sw_c_dbnc/icap_reset                                                                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                             |               10 |             34 |         3.40 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                         |                                                                                                                                                                                                                                                                 |               13 |             37 |         2.85 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                 |               12 |             39 |         3.25 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                          |               16 |             44 |         2.75 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                        |                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                               |                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                               |                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                      |                                                                                                                                                                                                                                                                 |               11 |             44 |         4.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |               18 |             45 |         2.50 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                         |               25 |             47 |         1.88 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                 |                6 |             48 |         8.00 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | reset_vector[0]                                                                                                                                                                                                                                                 |               21 |             54 |         2.57 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_jtag_to_axi/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                                                |               17 |             54 |         3.18 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_cmd_fifo/cmd_fifo_write                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | i_dfx_controller/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |               11 |             57 |         5.18 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                 |               10 |             64 |         6.40 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                           | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                            |                                                                                                                                                                                                                                                                 |               21 |             64 |         3.05 |
|  U0_clocks/clk_out                      | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                        | i_jtag_to_axi/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                                                        |               22 |             64 |         2.91 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_vsm_counter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/opt_has_pipe.first_q                                                                                                                                          |                                                                                                                                                                                                                                                                 |               15 |             64 |         4.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |               27 |             65 |         2.41 |
|  U0_clocks/clk_out                      | i_dfx_controller/U0/i_fetch0/i_req_fifo/fifo_write                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |                9 |             66 |         7.33 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_jtag_to_axi/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                                                   |               19 |             68 |         3.58 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_axi_quad_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                              |               23 |             70 |         3.04 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          | i_gpio_sw_c_dbnc/icap_reset                                                                                                                                                                                                                                     |               41 |             87 |         2.12 |
|  U0_clocks/clk_out                      | b_ila_vs_count.i_ila_vs_count/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                       |                                                                                                                                                                                                                                                                 |               28 |            103 |         3.68 |
|  U0_clocks/clk_out                      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                 |              445 |           1630 |         3.66 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


