Source Block: hdl/projects/fmcomms5/zc706/system_top.v@245:255@HdlIdDef
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin
    if (sys_100m_resetn == 1'b0) begin

Diff Content:
+ 250   wire    [15:0]  ps_intrs;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms5/zc706/system_top.v@241:251
  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;


Clone Blocks 2:
hdl/projects/fmcomms5/zc702/system_top.v@241:251
  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;

  // multi-chip synchronization

Clone Blocks 3:
hdl/projects/fmcomms5/zc702/system_top.v@243:253
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin

Clone Blocks 4:
hdl/projects/fmcomms5/zc706/system_top.v@239:249
  // internal signals

  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;

Clone Blocks 5:
hdl/projects/fmcomms5/zc706/system_top.v@240:250

  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;

Clone Blocks 6:
hdl/projects/fmcomms5/zc702/system_top.v@240:250

  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;


Clone Blocks 7:
hdl/projects/fmcomms5/zc706/system_top.v@243:253
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;

  // multi-chip synchronization


Clone Blocks 8:
hdl/projects/fmcomms5/zc702/system_top.v@239:249
  // internal signals

  wire            sys_100m_resetn;
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;

Clone Blocks 9:
hdl/projects/fmcomms5/zc706/system_top.v@244:254
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin

Clone Blocks 10:
hdl/projects/fmcomms5/zc706/system_top.v@242:252
  wire            sys_100m_clk;
  wire            ref_clk_s;
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;
  wire            gpio_open_15_15;

  // multi-chip synchronization

Clone Blocks 11:
hdl/projects/fmcomms5/zc702/system_top.v@244:254
  wire            ref_clk;
  wire    [ 63:0] gpio_i;
  wire    [ 63:0] gpio_o;
  wire    [ 63:0] gpio_t;
  wire            gpio_open_45_45;
  wire            gpio_open_44_44;

  // multi-chip synchronization

  always @(posedge ref_clk or negedge sys_100m_resetn) begin
    if (sys_100m_resetn == 1'b0) begin

