{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397491615727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397491615728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 18:06:55 2014 " "Processing started: Mon Apr 14 18:06:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397491615728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397491615728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397491615728 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1397491615788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397491615933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397491615970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397491615970 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397491616263 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397491616263 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1397491616263 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1397491616263 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1397491616271 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1397491616321 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1397491616335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.820 " "Worst-case setup slack is 0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.820         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.718         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    3.718         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.238         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    4.238         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.474         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    6.474         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.035         0.000 inst63  " "   22.035         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.043         0.000 inst85  " "   22.043         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.170         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst63  " "    0.744         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.476 " "Worst-case recovery slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.476         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.873         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    7.873         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.136         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    8.136         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.495         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    8.495         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.978         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    9.978         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.174         0.000 inst85  " "   11.174         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.807         0.000 inst63  " "   22.807         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616399 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.427         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.764         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.985         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.985         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.511         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    1.511         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 inst63  " "    1.513         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.669         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.474         0.000 inst85  " "   13.474         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.092         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst63  " "   11.680         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616411 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397491616484 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.820 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.820" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.820  " "Path #1: Setup slack is 0.820 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      2.511  F        clock network delay " "     5.636      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "     5.763      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.763      0.000 FF  CELL  inst68\|COUNTER\[3\]\|regout " "     5.763      0.000 FF  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.107      0.344 FF    IC  inst68\|_~0\|datab " "     6.107      0.344 FF    IC  inst68\|_~0\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.571      0.464 FR  CELL  inst68\|_~0\|combout " "     6.571      0.464 FR  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.320      0.749 RR    IC  inst68\|DELAY_SM~2\|datac " "     7.320      0.749 RR    IC  inst68\|DELAY_SM~2\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.626      0.306 RR  CELL  inst68\|DELAY_SM~2\|combout " "     7.626      0.306 RR  CELL  inst68\|DELAY_SM~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.626      0.000 RR    IC  inst68\|END_STATE\|datain " "     7.626      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.833      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE " "     7.833      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.774      2.524  R        clock network delay " "     8.774      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.653     -0.121     uTsu  L0_DELAY:inst68\|END_STATE " "     8.653     -0.121     uTsu  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.833 " "Data Arrival Time  :     7.833" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.653 " "Data Required Time :     8.653" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.820  " "Slack              :     0.820 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.718 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.718" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.718  " "Path #1: Setup slack is 3.718 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.274      2.524  R        clock network delay " "    46.274      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.401      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.401      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.229      0.828 RR    IC  inst74\|MODULE_SM~5\|datac " "    47.229      0.828 RR    IC  inst74\|MODULE_SM~5\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.535      0.306 RR  CELL  inst74\|MODULE_SM~5\|combout " "    47.535      0.306 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.000      0.465 RR    IC  inst74\|MODULE_SM~6\|datab " "    48.000      0.465 RR    IC  inst74\|MODULE_SM~6\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.464      0.464 RR  CELL  inst74\|MODULE_SM~6\|combout " "    48.464      0.464 RR  CELL  inst74\|MODULE_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.464      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    48.464      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.671      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    48.671      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.510      2.510  R        clock network delay " "    52.510      2.510  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.389     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    52.389     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.671 " "Data Arrival Time  :    48.671" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.389 " "Data Required Time :    52.389" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.718  " "Slack              :     3.718 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616488 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.238 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.238" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.238  " "Path #1: Setup slack is 4.238 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst16 " "To Node      : inst16" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750     18.750           launch edge time " "    18.750     18.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.274      2.524  R        clock network delay " "    21.274      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    21.401      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.401      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    21.401      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.593      1.192 RR    IC  inst16~0\|datad " "    22.593      1.192 RR    IC  inst16~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.957      0.364 RR  CELL  inst16~0\|combout " "    22.957      0.364 RR  CELL  inst16~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.957      0.000 RR    IC  inst16\|datain " "    22.957      0.000 RR    IC  inst16\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.164      0.207 RR  CELL  inst16 " "    23.164      0.207 RR  CELL  inst16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.523      2.523  R        clock network delay " "    27.523      2.523  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.402     -0.121     uTsu  inst16 " "    27.402     -0.121     uTsu  inst16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.164 " "Data Arrival Time  :    23.164" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.402 " "Data Required Time :    27.402" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.238  " "Slack              :     4.238 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616496 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.474 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.474" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616499 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.474  " "Path #1: Setup slack is 6.474 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.837      6.337  F        clock network delay " "    93.837      6.337  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.964      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    93.964      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.964      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    93.964      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.063      1.099 RR    IC  inst\|DATA_WR1~0\|dataf " "    95.063      1.099 RR    IC  inst\|DATA_WR1~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.134      0.071 RR  CELL  inst\|DATA_WR1~0\|combout " "    95.134      0.071 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.541      0.407 RR    IC  inst\|DATA_WR1\|adatasdata " "    95.541      0.407 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.955      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    95.955      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.550      2.550  R        clock network delay " "   102.550      2.550  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.429     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1 " "   102.429     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    95.955 " "Data Arrival Time  :    95.955" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.429 " "Data Required Time :   102.429" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.474  " "Slack              :     6.474 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616500 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.035 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616501 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616501 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.035  " "Path #1: Setup slack is 22.035 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.204      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.204      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.204      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     3.818      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     3.818      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     3.865      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.865      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     3.865      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.912      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     3.912      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.912      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     3.912      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     3.959      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     3.959      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.006      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     4.006      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.006      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     4.006      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.053      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     4.053      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.053      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     4.053      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     4.100      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.100      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     4.100      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     4.229      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.229      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     4.229      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.276      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     4.276      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.276      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     4.276      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.323      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     4.323      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.323      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     4.323      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.370      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     4.370      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.370      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     4.370      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.417      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     4.417      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.417      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     4.417      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.464      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     4.464      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.464      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     4.464      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     4.511      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     4.511      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     4.558      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     4.558      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.827      0.269 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     4.827      0.269 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.827      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     4.827      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.874      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     4.874      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.874      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     4.874      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.921      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     4.921      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.921      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     4.921      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     4.968      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.968      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     4.968      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     5.015      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     5.015      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.062      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     5.062      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.062      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     5.062      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     5.109      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.109      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     5.109      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.156      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     5.156      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.156      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     5.156      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     5.285      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.285      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     5.285      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.332      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     5.332      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.332      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     5.332      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.379      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     5.379      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.379      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     5.379      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.426      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     5.426      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.426      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     5.426      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.473      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     5.473      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.473      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     5.473      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.520      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     5.520      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.520      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     5.520      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.567      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     5.567      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.567      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     5.567      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.614      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     5.614      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.614      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     5.614      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.782      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     5.782      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.782      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     5.782      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.913      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     5.913      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.069      3.069  R        clock network delay " "    28.069      3.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.948     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    27.948     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.913 " "Data Arrival Time  :     5.913" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.948 " "Data Required Time :    27.948" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.035  " "Slack              :    22.035 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616503 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.043 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.043" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616508 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.043  " "Path #1: Setup slack is 22.043 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      3.720  F        clock network delay " "    16.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.347      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.347      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    16.347      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.961      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    16.961      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.961      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    16.961      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.008      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    17.008      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.008      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    17.008      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.055      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    17.055      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.055      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    17.055      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.102      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    17.102      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.102      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    17.102      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.149      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    17.149      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.149      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    17.149      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.196      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    17.196      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.196      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    17.196      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.243      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    17.243      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.243      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    17.243      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    17.372      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    17.372      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.419      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    17.419      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.419      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    17.419      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.466      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    17.466      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.466      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    17.466      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.513      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    17.513      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.513      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    17.513      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.560      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    17.560      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.560      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    17.560      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.607      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    17.607      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.607      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    17.607      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.654      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    17.654      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.654      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    17.654      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.701      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    17.701      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.701      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    17.701      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.970      0.269 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    17.970      0.269 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.970      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    17.970      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.017      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    18.017      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.017      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    18.017      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    18.064      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.064      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    18.064      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.111      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    18.111      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.111      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    18.111      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.158      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    18.158      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.158      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    18.158      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.205      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    18.205      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.205      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    18.205      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.252      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    18.252      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.252      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    18.252      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.299      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    18.299      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.299      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    18.299      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.428      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    18.428      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.428      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    18.428      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.475      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    18.475      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.475      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    18.475      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.522      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    18.522      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.522      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    18.522      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.569      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    18.569      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.569      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    18.569      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.616      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    18.616      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.616      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    18.616      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.663      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    18.663      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.663      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    18.663      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.710      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    18.710      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.710      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    18.710      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.757      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    18.757      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.757      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    18.757      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.925      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    18.925      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.925      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    18.925      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.056      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    19.056      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.220      3.720  F        clock network delay " "    41.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.099     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    41.099     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.056 " "Data Arrival Time  :    19.056" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.099 " "Data Required Time :    41.099" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.043  " "Slack              :    22.043 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.170  " "Path #1: Hold slack is 0.170 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.016      2.516  F        clock network delay " "    15.016      2.516  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "    15.143      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "    15.143      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.217      2.074 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad " "    17.217      2.074 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.519      0.302 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout " "    17.519      0.302 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.397      0.878 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|datac " "    18.397      0.878 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 44 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.055      0.658 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|sumout " "    19.055      0.658 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 44 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.055      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[1\]\|datain " "    19.055      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[1\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 98 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.186      0.131 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "    19.186      0.131 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|safe_q[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.816      6.316  F        clock network delay " "    18.816      6.316  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.016      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "    19.016      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|safe_q[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.186 " "Data Arrival Time  :    19.186" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.016 " "Data Required Time :    19.016" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.170  " "Slack              :     0.170 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616520 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616522 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616522 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616522 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      2.515  R        clock network delay " "     2.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.642      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 RR  CELL  inst7\|IDLE\|regout " "     2.642      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 RR    IC  inst7\|QB\[0\]~1\|datae " "     2.642      0.000 RR    IC  inst7\|QB\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.323 RR  CELL  inst7\|QB\[0\]~1\|combout " "     2.965      0.323 RR  CELL  inst7\|QB\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.000 RR    IC  inst7\|IDLE\|datain " "     2.965      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.172      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     3.172      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      2.515  R        clock network delay " "     2.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.715      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.715      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.172 " "Data Arrival Time  :     3.172" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.715 " "Data Required Time :     2.715" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616525 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616525 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616525 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "From Node    : ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "To Node      : ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.528      2.528  F        clock network delay " "    52.528      2.528  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.655      0.127     uTco  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    52.655      0.127     uTco  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.655      0.000 FF  CELL  inst\|WORD_NMBER_COMP\[0\]\|regout " "    52.655      0.000 FF  CELL  inst\|WORD_NMBER_COMP\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.655      0.000 FF    IC  inst\|WORD_NMBER_COMP\[0\]~1\|datae " "    52.655      0.000 FF    IC  inst\|WORD_NMBER_COMP\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.978      0.323 FR  CELL  inst\|WORD_NMBER_COMP\[0\]~1\|combout " "    52.978      0.323 FR  CELL  inst\|WORD_NMBER_COMP\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.978      0.000 RR    IC  inst\|WORD_NMBER_COMP\[0\]\|datain " "    52.978      0.000 RR    IC  inst\|WORD_NMBER_COMP\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.185      0.207 RR  CELL  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    53.185      0.207 RR  CELL  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.528      2.528  F        clock network delay " "    52.528      2.528  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.728      0.200      uTh  ddlctrlr:inst\|WORD_NMBER_COMP\[0\] " "    52.728      0.200      uTh  ddlctrlr:inst\|WORD_NMBER_COMP\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 81 16 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    53.185 " "Data Arrival Time  :    53.185" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.728 " "Data Required Time :    52.728" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616526 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616527 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     2.651      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     2.651      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      0.000 RR    IC  inst68\|QB\[1\]~0\|datae " "     2.651      0.000 RR    IC  inst68\|QB\[1\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.323 RR  CELL  inst68\|QB\[1\]~0\|combout " "     2.974      0.323 RR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.000 RR    IC  inst68\|L0_OUT\|datain " "     2.974      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.181      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     3.181      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "     2.724      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.181 " "Data Arrival Time  :     3.181" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.724 " "Data Required Time :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.204      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.204      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.204      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.204      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.890      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     3.890      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.890      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     3.890      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.021      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.021      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.277      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.277      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.021 " "Data Arrival Time  :     4.021" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.277 " "Data Required Time :     3.277" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      3.720  F        clock network delay " "    16.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.347      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.347      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.347      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    16.347      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.033      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    17.033      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.033      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    17.033      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.164      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    17.164      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      3.720  F        clock network delay " "    16.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.420      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.420      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.164 " "Data Arrival Time  :    17.164" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.420 " "Data Required Time :    16.420" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.476 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.476  " "Path #1: Recovery slack is 0.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.514      2.514  R        clock network delay " "     2.514      2.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.641      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.641      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.792 RR    IC  inst20\|dataf " "     3.433      0.792 RR    IC  inst20\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.071 RR  CELL  inst20\|combout " "     3.504      0.071 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.917      0.413 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     3.917      0.413 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.988      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     3.988      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.284      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.039      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.039      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.636      2.511  F        clock network delay " "     5.636      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.515     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.039 " "Data Arrival Time  :     5.039" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.515 " "Data Required Time :     5.515" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.476  " "Slack              :     0.476 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.873 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.873" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616537 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.873  " "Path #1: Recovery slack is 7.873 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_5 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.514      2.514  R        clock network delay " "     2.514      2.514  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.641      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.641      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.641      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.874 RR    IC  inst64\|datac " "     3.515      0.874 RR    IC  inst64\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.821      0.306 RR  CELL  inst64\|combout " "     3.821      0.306 RR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.346      1.525 RR    IC  inst64~clkctrl\|inclk\[0\] " "     5.346      1.525 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.346      0.000 RR  CELL  inst64~clkctrl\|outclk " "     5.346      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.276      0.930 RR    IC  inst\|ZERO_SUPP_ON_5\|aclr " "     6.276      0.930 RR    IC  inst\|ZERO_SUPP_ON_5\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.031      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_5 " "     7.031      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.025      2.525  F        clock network delay " "    15.025      2.525  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.904     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_5 " "    14.904     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.031 " "Data Arrival Time  :     7.031" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.904 " "Data Required Time :    14.904" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.873  " "Slack              :     7.873 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.136 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.136  " "Path #1: Recovery slack is 8.136 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.008      2.508  F        clock network delay " "    90.008      2.508  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.135      0.127     uTco  ddlctrlr:inst\|END_ALL " "    90.135      0.127     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.135      0.000 RR  CELL  inst\|END_ALL\|regout " "    90.135      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.545      1.410 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    91.545      1.410 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.909      0.364 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    91.909      0.364 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.496      1.587 RR    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr " "    93.496      1.587 RR    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.251      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "    94.251      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.508      2.508  R        clock network delay " "   102.508      2.508  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.387     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "   102.387     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.251 " "Data Arrival Time  :    94.251" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.387 " "Data Required Time :   102.387" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.136  " "Slack              :     8.136 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616540 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.495 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.495" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.495  " "Path #1: Recovery slack is 8.495 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      2.524  F        clock network delay " "    15.024      2.524  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.151      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    15.151      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.151      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    15.151      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.930      0.779 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    15.930      0.779 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.236      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    16.236      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.379      1.143 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    17.379      1.143 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.134      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    18.134      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.750      1.750  R        clock network delay " "    26.750      1.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.629     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    26.629     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.134 " "Data Arrival Time  :    18.134" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.629 " "Data Required Time :    26.629" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.495  " "Slack              :     8.495 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.978 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.978" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.978  " "Path #1: Recovery slack is 9.978 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.015      1.515 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "    14.015      1.515 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.317      0.302 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    14.317      0.302 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.660      2.343 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    16.660      2.343 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.415      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    17.415      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.514      2.514  F        clock network delay " "    27.514      2.514  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.393     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.393     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.415 " "Data Arrival Time  :    17.415" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.393 " "Data Required Time :    27.393" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.978  " "Slack              :     9.978 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616544 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.174 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.174" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616545 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616545 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616545 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.174  " "Path #1: Recovery slack is 11.174 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      2.515  R        clock network delay " "     2.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.127     uTco  inst67 " "     2.642      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 RR  CELL  inst67\|regout " "     2.642      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.170      1.528 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.170      1.528 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.925      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.925      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      3.720  F        clock network delay " "    16.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.099     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.099     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.925 " "Data Arrival Time  :     4.925" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.099 " "Data Required Time :    16.099" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.174  " "Slack              :    11.174 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.807 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.807" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 22.807  " "Path #1: Recovery slack is 22.807 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      2.515  R        clock network delay " "     2.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.127     uTco  inst67 " "     2.642      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 RR  CELL  inst67\|regout " "     2.642      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.394      1.752 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.394      1.752 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.149      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     5.149      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.077      3.077  R        clock network delay " "    28.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.956     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    27.956     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.149 " "Data Arrival Time  :     5.149" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.956 " "Data Required Time :    27.956" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.807  " "Slack              :    22.807 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.427 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.427" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616551 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.427  " "Path #1: Removal slack is 0.427 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.016      2.516  F        clock network delay " "    15.016      2.516  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    15.143      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    15.143      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.680      3.537 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    18.680      3.537 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.435      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    19.435      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.808      6.308  F        clock network delay " "    18.808      6.308  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.008      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    19.008      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.435 " "Data Arrival Time  :    19.435" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.008 " "Data Required Time :    19.008" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.427  " "Slack              :     0.427 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.764 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.764" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616553 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.764  " "Path #1: Removal slack is 0.764 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.504      1.504 RR    IC  inst21~2\|datae " "    26.504      1.504 RR    IC  inst21~2\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.710      0.206 RF  CELL  inst21~2\|combout " "    26.710      0.206 RF  CELL  inst21~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.717      1.007 FF    IC  inst7\|RESET_LENGHT_REG\[6\]\|aclr " "    27.717      1.007 FF    IC  inst7\|RESET_LENGHT_REG\[6\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.472      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "    28.472      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.508      2.508  F        clock network delay " "    27.508      2.508  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.708      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "    27.708      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.472 " "Data Arrival Time  :    28.472" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.708 " "Data Required Time :    27.708" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.764  " "Slack              :     0.764 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616554 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.985 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.985" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.985  " "Path #1: Removal slack is 0.985 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst34 " "From Node    : inst34" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst82 " "To Node      : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.518      2.518  R        clock network delay " "     2.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.127     uTco  inst34 " "     2.645      0.127     uTco  inst34" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.645      0.000 RR  CELL  inst34\|regout " "     2.645      0.000 RR  CELL  inst34\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst34 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -272 -208 2064 "inst34" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.948      0.303 RR    IC  inst82\|aclr " "     2.948      0.303 RR    IC  inst82\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      0.755 RR  CELL  inst82 " "     3.703      0.755 RR  CELL  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.518      2.518  R        clock network delay " "     2.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.718      0.200      uTh  inst82 " "     2.718      0.200      uTh  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.703 " "Data Arrival Time  :     3.703" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.718 " "Data Required Time :     2.718" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.985  " "Slack              :     0.985 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.511 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.511" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616557 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.511  " "Path #1: Removal slack is 1.511 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.492      1.492 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "     1.492      1.492 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.071 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     1.563      0.071 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      1.143 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     2.706      1.143 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.461      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     3.461      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.750      1.750  R        clock network delay " "     1.750      1.750  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.950      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.950      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.461 " "Data Arrival Time  :     3.461" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.950 " "Data Required Time :     1.950" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.511  " "Slack              :     1.511 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.513 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.513" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.513  " "Path #1: Removal slack is 1.513 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.515      2.515  R        clock network delay " "     2.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.127     uTco  inst67 " "     2.642      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.642      0.000 RR  CELL  inst67\|regout " "     2.642      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      1.385 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     4.027      1.385 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.782      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     4.782      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.069      3.069  R        clock network delay " "     3.069      3.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.269      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     3.269      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.782 " "Data Arrival Time  :     4.782" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.269 " "Data Required Time :     3.269" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.513  " "Slack              :     1.513 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.669 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.669" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616560 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.669  " "Path #1: Removal slack is 1.669 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.724      0.724 RR    IC  inst20\|datad " "     0.724      0.724 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.026      0.302 RF  CELL  inst20\|combout " "     1.026      0.302 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.709      1.683 FF    IC  inst20~clkctrl\|inclk\[0\] " "     2.709      1.683 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.709      0.000 FF  CELL  inst20~clkctrl\|outclk " "     2.709      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.929 FF    IC  inst68\|IDLE\|aclr " "     3.638      0.929 FF    IC  inst68\|IDLE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393      0.755 FR  CELL  L0_DELAY:inst68\|IDLE " "     4.393      0.755 FR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE " "     2.724      0.200      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.393 " "Data Arrival Time  :     4.393" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.724 " "Data Required Time :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.669  " "Slack              :     1.669 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.474 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.474" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616562 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.474  " "Path #1: Removal slack is 13.474 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.515      2.515  R        clock network delay " "    27.515      2.515  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.642      0.127     uTco  inst67 " "    27.642      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.642      0.000 RR  CELL  inst67\|regout " "    27.642      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.139      1.497 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    29.139      1.497 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.894      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    29.894      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.220      3.720  F        clock network delay " "    16.220      3.720  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.420      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    16.420      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.894 " "Data Arrival Time  :    29.894" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.420 " "Data Required Time :    16.420" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.474  " "Slack              :    13.474 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616563 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.808      0.880 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.808      0.880 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.636      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.636      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.933      0.880 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.933      0.880 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.761      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.761      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616564 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.703      0.900 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.703      0.900 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.347      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.347      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.203      0.900 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.203      0.900 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.847      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.847      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Required Width   :     1.408" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Slack            :    11.092" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616583 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.324      0.324 RR    IC  inst\|WRITE_fbTEN\|datad " "     0.324      0.324 RR    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.626      0.302 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.626      0.302 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.922      0.296 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.922      0.296 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.750      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.750      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.824      0.324 FF    IC  inst\|WRITE_fbTEN\|datad " "    12.824      0.324 FF    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.126      0.302 FF  CELL  inst\|WRITE_fbTEN\|combout " "    13.126      0.302 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.422      0.296 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    13.422      0.296 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.250      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.250      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616584 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616585 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616585 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616585 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616585 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.335      1.335 RR    IC  inst63~clkctrl\|inclk\[0\] " "     1.335      1.335 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.335      0.000 RR  CELL  inst63~clkctrl\|outclk " "     1.335      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.249      0.914 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     2.249      0.914 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.077      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.077      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.835      1.335 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.835      1.335 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.835      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.835      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.749      0.914 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.749      0.914 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.577      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.577      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616586 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616587 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616587 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616587 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.476      1.976 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.476      1.976 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.476      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.476      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.392      0.916 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    15.392      0.916 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.220      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.220      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.976      1.976 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.976      1.976 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.976      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.976      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.892      0.916 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    27.892      0.916 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.720      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    28.720      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616588 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616589 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.687      0.884 RR    IC  inst7\|FE_REG\[12\]\|clk " "     1.687      0.884 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.515      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     2.515      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.687      0.884 FF    IC  inst7\|FE_REG\[12\]\|clk " "    26.687      0.884 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.515      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    27.515      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616590 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.082      1.279 FF    IC  inst\|FIFO_CLK\|datab " "    52.082      1.279 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.546      0.464 FR  CELL  inst\|FIFO_CLK\|combout " "    52.546      0.464 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.587      2.041 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    54.587      2.041 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.587      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    54.587      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.449      0.862 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    55.449      0.862 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.082      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    56.082      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.082      1.279 RR    IC  inst\|FIFO_CLK\|datab " "   102.082      1.279 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.546      0.464 RF  CELL  inst\|FIFO_CLK\|combout " "   102.546      0.464 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.587      2.041 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   104.587      2.041 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.587      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   104.587      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.449      0.862 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   105.449      0.862 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.082      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   106.082      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616597 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616598 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1397491616599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.214 " "Worst-case setup slack is 2.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.214         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.214         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.239         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    5.239         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.439         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    5.439         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    9.886         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.544         0.000 inst63  " "   23.544         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.550         0.000 inst85  " "   23.550         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616755 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1397491616763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.101 " "Worst-case hold slack is -0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.697 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   -0.101        -0.697 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.216         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.220         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst63  " "    0.378         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.978 " "Worst-case recovery slack is 1.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.978         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.978         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   10.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.698         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   10.698         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.715         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.715         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.626         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   11.626         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.931         0.000 inst85  " "   11.931         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.144         0.000 inst63  " "   24.144         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.007 " "Worst-case removal slack is 0.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.007         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.227         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.432         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.610         0.000 inst63  " "    0.610         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.652         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.725         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.925         0.000 inst85  " "   12.925         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst63  " "   11.870         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397491616793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397491616793 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397491616849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.214 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.214" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.214  " "Path #1: Setup slack is 2.214 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      1.139  F        clock network delay " "     4.264      1.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.326      0.062     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "     4.326      0.062     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.326      0.000 FF  CELL  inst68\|COUNTER\[3\]\|regout " "     4.326      0.000 FF  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.466      0.140 FF    IC  inst68\|_~0\|datab " "     4.466      0.140 FF    IC  inst68\|_~0\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.624      0.158 FR  CELL  inst68\|_~0\|combout " "     4.624      0.158 FR  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.949      0.325 RR    IC  inst68\|DELAY_SM~2\|datac " "     4.949      0.325 RR    IC  inst68\|DELAY_SM~2\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.043      0.094 RR  CELL  inst68\|DELAY_SM~2\|combout " "     5.043      0.094 RR  CELL  inst68\|DELAY_SM~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.043      0.000 RR    IC  inst68\|END_STATE\|datain " "     5.043      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.140      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE " "     5.140      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.401      1.151  R        clock network delay " "     7.401      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.354     -0.047     uTsu  L0_DELAY:inst68\|END_STATE " "     7.354     -0.047     uTsu  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.140 " "Data Arrival Time  :     5.140" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.354 " "Data Required Time :     7.354" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.214  " "Slack              :     2.214 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.239 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.239" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.239  " "Path #1: Setup slack is 5.239 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.901      1.151  R        clock network delay " "    44.901      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.963      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.963      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.963      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.963      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.308      0.345 RR    IC  inst74\|MODULE_SM~5\|datac " "    45.308      0.345 RR    IC  inst74\|MODULE_SM~5\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.402      0.094 RR  CELL  inst74\|MODULE_SM~5\|combout " "    45.402      0.094 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.601      0.199 RR    IC  inst74\|MODULE_SM~6\|datab " "    45.601      0.199 RR    IC  inst74\|MODULE_SM~6\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.759      0.158 RR  CELL  inst74\|MODULE_SM~6\|combout " "    45.759      0.158 RR  CELL  inst74\|MODULE_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.759      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    45.759      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.856      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    45.856      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.142      1.142  R        clock network delay " "    51.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.095     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.095     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.856 " "Data Arrival Time  :    45.856" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.095 " "Data Required Time :    51.095" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.239  " "Slack              :     5.239 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616853 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.439 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.439" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.439  " "Path #1: Setup slack is 5.439 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst16 " "To Node      : inst16" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.750     18.750           launch edge time " "    18.750     18.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.901      1.151  R        clock network delay " "    19.901      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.963      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    19.963      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.963      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    19.963      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.440      0.477 RR    IC  inst16~0\|datad " "    20.440      0.477 RR    IC  inst16~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.566      0.126 RR  CELL  inst16~0\|combout " "    20.566      0.126 RR  CELL  inst16~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.566      0.000 RR    IC  inst16\|datain " "    20.566      0.000 RR    IC  inst16\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.663      0.097 RR  CELL  inst16 " "    20.663      0.097 RR  CELL  inst16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.149      1.149  R        clock network delay " "    26.149      1.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.102     -0.047     uTsu  inst16 " "    26.102     -0.047     uTsu  inst16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2160 1536 1600 2240 "inst16" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.663 " "Data Arrival Time  :    20.663" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.102 " "Data Required Time :    26.102" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.439  " "Slack              :     5.439 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.886 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.886" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.886  " "Path #1: Setup slack is 9.886 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.341      2.841  F        clock network delay " "    90.341      2.841  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.403      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    90.403      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.403      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.403      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.842      0.439 RR    IC  inst\|DATA_WR1~0\|dataf " "    90.842      0.439 RR    IC  inst\|DATA_WR1~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.860      0.018 RR  CELL  inst\|DATA_WR1~0\|combout " "    90.860      0.018 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.040      0.180 RR    IC  inst\|DATA_WR1\|adatasdata " "    91.040      0.180 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.234      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    91.234      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.167      1.167  R        clock network delay " "   101.167      1.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.120     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1 " "   101.120     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 226 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    91.234 " "Data Arrival Time  :    91.234" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.120 " "Data Required Time :   101.120" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.886  " "Slack              :     9.886 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616865 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.544 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.544" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616867 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.544  " "Path #1: Setup slack is 23.544 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      1.449  R        clock network delay " "     1.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.511      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.511      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.511      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.800      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     1.800      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.800      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     1.800      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     1.824      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     1.824      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     1.848      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     1.848      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     1.872      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     1.872      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     1.896      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.896      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     1.896      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     1.920      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     1.920      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.944      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     1.944      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.944      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     1.944      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.010      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     2.010      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.010      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     2.010      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.034      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     2.034      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.034      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     2.034      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.058      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     2.058      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.058      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     2.058      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.082      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     2.082      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.082      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     2.082      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.106      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     2.106      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.106      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     2.106      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     2.130      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.130      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     2.130      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     2.154      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.154      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     2.154      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     2.178      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     2.178      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.131 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     2.309      0.131 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.309      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     2.309      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.333      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     2.333      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     2.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     2.357      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.357      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     2.357      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     2.381      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.381      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     2.381      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     2.405      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.405      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     2.405      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     2.429      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.429      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     2.429      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     2.453      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     2.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     2.477      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     2.477      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     2.543      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.543      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     2.543      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.567      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     2.567      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.567      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     2.567      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.591      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     2.591      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.591      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     2.591      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     2.615      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.615      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     2.615      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     2.639      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.639      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     2.639      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     2.663      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.663      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     2.663      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.687      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     2.687      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.687      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     2.687      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     2.711      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     2.711      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     2.793      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     2.793      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     2.852      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.443      1.443  R        clock network delay " "    26.443      1.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.396     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    26.396     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.852 " "Data Arrival Time  :     2.852" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.396 " "Data Required Time :    26.396" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.544  " "Slack              :    23.544 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616869 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.550 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.550" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616874 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.550  " "Path #1: Setup slack is 23.550 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.180      1.680  F        clock network delay " "    14.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.242      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.242      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.242      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    14.531      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    14.531      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.555      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    14.555      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.555      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    14.555      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.579      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    14.579      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.579      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    14.579      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.603      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    14.603      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.603      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    14.603      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.627      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    14.627      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.627      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    14.627      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.651      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    14.651      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.651      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    14.651      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.675      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    14.675      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.675      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    14.675      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.741      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    14.741      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.741      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    14.741      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.765      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    14.765      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.765      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    14.765      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.789      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    14.789      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.789      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    14.789      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.813      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    14.813      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.813      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    14.813      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.837      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    14.837      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.837      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    14.837      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.861      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    14.861      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.861      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    14.861      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.885      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    14.885      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.885      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    14.885      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.909      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    14.909      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.909      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    14.909      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.040      0.131 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    15.040      0.131 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.040      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    15.040      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.064      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    15.064      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.064      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    15.064      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.088      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    15.088      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.088      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    15.088      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.112      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    15.112      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.112      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    15.112      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    15.136      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    15.136      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    15.160      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    15.160      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.184      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    15.184      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.184      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    15.184      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.208      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    15.208      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.208      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    15.208      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.274      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    15.274      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.274      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    15.274      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.298      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    15.298      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.298      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    15.298      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.322      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    15.322      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.322      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    15.322      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.346      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    15.346      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.346      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    15.346      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.370      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    15.370      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.370      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    15.370      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.394      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    15.394      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.394      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    15.394      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.418      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    15.418      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.418      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    15.418      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.442      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    15.442      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.442      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    15.442      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.524      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.524      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.524      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.524      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.583      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.583      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.180      1.680  F        clock network delay " "    39.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.133     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    39.133     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.583 " "Data Arrival Time  :    15.583" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.133 " "Data Required Time :    39.133" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.550  " "Slack              :    23.550 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616875 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.101 " "Report Timing: Found 1 hold paths (1 violated).  Worst case slack is -0.101" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616888 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is -0.101 (VIOLATED) " "Path #1: Hold slack is -0.101 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      1.144  F        clock network delay " "    13.644      1.144  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.706      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO " "    13.706      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.706      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout " "    13.706      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.456      0.750 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad " "    14.456      0.750 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.566      0.110 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout " "    14.566      0.110 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.942      0.376 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|datac " "    14.942      0.376 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 44 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.249      0.307 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|sumout " "    15.249      0.307 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 44 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.249      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[1\]\|datain " "    15.249      0.000 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit3a\[1\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|counter_reg_bit3a[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 98 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.308      0.059 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "    15.308      0.059 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|safe_q[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.334      2.834  F        clock network delay " "    15.334      2.834  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.409      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\] " "    15.409      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_8m7:usedw_counter|safe_q[1] } "NODE_NAME" } } { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_8m7.tdf" 105 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.308 " "Data Arrival Time  :    15.308" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.409 " "Data Required Time :    15.409" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.101 (VIOLATED) " "Slack              :    -0.101 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616893 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.216  " "Path #1: Hold slack is 0.216 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst87 " "From Node    : inst87" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst88 " "To Node      : inst88" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.062     uTco  inst87 " "     1.214      0.062     uTco  inst87" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 48 112 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.214      0.000 RR  CELL  inst87\|regout " "     1.214      0.000 RR  CELL  inst87\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst87 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 48 112 2224 "inst87" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.328      0.114 RR    IC  inst88~feeder\|dataf " "     1.328      0.114 RR    IC  inst88~feeder\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 184 248 2224 "inst88" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      0.018 RR  CELL  inst88~feeder\|combout " "     1.346      0.018 RR  CELL  inst88~feeder\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 184 248 2224 "inst88" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.346      0.000 RR    IC  inst88\|datain " "     1.346      0.000 RR    IC  inst88\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 184 248 2224 "inst88" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.443      0.097 RR  CELL  inst88 " "     1.443      0.097 RR  CELL  inst88" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 184 248 2224 "inst88" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.152      1.152  R        clock network delay " "     1.152      1.152  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.075      uTh  inst88 " "     1.227      0.075      uTh  inst88" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst88 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 2144 184 248 2224 "inst88" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.443 " "Data Arrival Time  :     1.443" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.227 " "Data Required Time :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.216  " "Slack              :     0.216 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616894 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616895 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.220  " "Path #1: Hold slack is 0.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "From Node    : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "     1.204      0.062     uTco  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst74\|WAIT_STATE\|regout " "     1.204      0.000 RR  CELL  inst74\|WAIT_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.322      0.118 RR    IC  inst74\|MODULE_SM~6\|dataf " "     1.322      0.118 RR    IC  inst74\|MODULE_SM~6\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.018 RR  CELL  inst74\|MODULE_SM~6\|combout " "     1.340      0.018 RR  CELL  inst74\|MODULE_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000 RR    IC  inst74\|L0_UP_1\|datain " "     1.340      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.437      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     1.437      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "     1.217      0.075      uTh  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.437 " "Data Arrival Time  :     1.437" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.217 " "Data Required Time :     1.217" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.220  " "Slack              :     0.220 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616897 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616897 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616897 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "     1.151      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.062     uTco  L0_DELAY:inst68\|END_STATE " "     1.213      0.062     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.213      0.000 FF  CELL  inst68\|END_STATE\|regout " "     1.213      0.000 FF  CELL  inst68\|END_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.122 FF    IC  inst68\|QB\[0\]~1\|dataf " "     1.335      0.122 FF    IC  inst68\|QB\[0\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.018 FR  CELL  inst68\|QB\[0\]~1\|combout " "     1.353      0.018 FR  CELL  inst68\|QB\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[0]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.000 RR    IC  inst68\|IDLE\|datain " "     1.353      0.000 RR    IC  inst68\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.450      0.097 RR  CELL  L0_DELAY:inst68\|IDLE " "     1.450      0.097 RR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "     1.151      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.226      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.450 " "Data Arrival Time  :     1.450" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Data Required Time :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616898 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      1.449  R        clock network delay " "     1.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.511      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.511      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.511      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     1.843      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     1.843      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.902      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.902      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      1.449  R        clock network delay " "     1.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.524      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.524      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.902 " "Data Arrival Time  :     1.902" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.524 " "Data Required Time :     1.524" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.180      1.680  F        clock network delay " "    14.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.242      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.242      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.242      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.242      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.574      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.574      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.574      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.633      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.633      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.180      1.680  F        clock network delay " "    14.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.255      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.255      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.633 " "Data Arrival Time  :    14.633" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.255 " "Data Required Time :    14.255" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.978 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.978" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.978  " "Path #1: Recovery slack is 1.978 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.206      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.206      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.333 RR    IC  inst20\|dataf " "     1.539      0.333 RR    IC  inst20\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.557      0.018 RR  CELL  inst20\|combout " "     1.557      0.018 RR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.180 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     1.737      0.180 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.755      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.876      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.239      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.239      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      1.139  F        clock network delay " "     4.264      1.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.217     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.217     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.239 " "Data Arrival Time  :     2.239" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.217 " "Data Required Time :     4.217" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.978  " "Slack              :     1.978 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.448 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.448" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616908 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.448  " "Path #1: Recovery slack is 10.448 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_5 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.206      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.206      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.357 RR    IC  inst64\|datac " "     1.563      0.357 RR    IC  inst64\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      0.094 RR  CELL  inst64\|combout " "     1.657      0.094 RR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.361      0.704 RR    IC  inst64~clkctrl\|inclk\[0\] " "     2.361      0.704 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.361      0.000 RR  CELL  inst64~clkctrl\|outclk " "     2.361      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794      0.433 RR    IC  inst\|ZERO_SUPP_ON_5\|aclr " "     2.794      0.433 RR    IC  inst\|ZERO_SUPP_ON_5\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.157      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_5 " "     3.157      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.652      1.152  F        clock network delay " "    13.652      1.152  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.605     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_5 " "    13.605     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_5" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_5 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.157 " "Data Arrival Time  :     3.157" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.605 " "Data Required Time :    13.605" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.448  " "Slack              :    10.448 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.698 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.698" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.698  " "Path #1: Recovery slack is 10.698 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.651      1.151  F        clock network delay " "    13.651      1.151  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.713      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    13.713      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.713      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    13.713      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.041      0.328 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    14.041      0.328 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.135      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    14.135      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.633      0.498 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    14.633      0.498 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.996      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.996      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.741      0.741  R        clock network delay " "    25.741      0.741  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.694     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    25.694     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.996 " "Data Arrival Time  :    14.996" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.694 " "Data Required Time :    25.694" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.698  " "Slack              :    10.698 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.715 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.715" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616913 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616913 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616913 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.715  " "Path #1: Recovery slack is 10.715 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.638      1.138  F        clock network delay " "    88.638      1.138  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.700      0.062     uTco  ddlctrlr:inst\|END_ALL " "    88.700      0.062     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.700      0.000 RR  CELL  inst\|END_ALL\|regout " "    88.700      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.249      0.549 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    89.249      0.549 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.375      0.126 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    89.375      0.126 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.012      0.637 RR    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr " "    90.012      0.637 RR    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.375      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "    90.375      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.137      1.137  R        clock network delay " "   101.137      1.137  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.090     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "   101.090     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.375 " "Data Arrival Time  :    90.375" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.090 " "Data Required Time :   101.090" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.715  " "Slack              :    10.715 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616914 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.626 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.626" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616915 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616915 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616915 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.626  " "Path #1: Recovery slack is 11.626 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.100      0.600 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad " "    13.100      0.600 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.210      0.110 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    13.210      0.110 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.108      0.898 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    14.108      0.898 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.471      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    14.471      0.363 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.144      1.144  F        clock network delay " "    26.144      1.144  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.097     -0.047     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    26.097     -0.047     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.471 " "Data Arrival Time  :    14.471" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.097 " "Data Required Time :    26.097" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.626  " "Slack              :    11.626 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616916 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.931 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.931" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.931  " "Path #1: Recovery slack is 11.931 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  inst67 " "     1.204      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst67\|regout " "     1.204      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.839      0.635 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.839      0.635 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.202      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.202      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.180      1.680  F        clock network delay " "    14.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.133     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.133     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.202 " "Data Arrival Time  :     2.202" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.133 " "Data Required Time :    14.133" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.931  " "Slack              :    11.931 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.144 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.144" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616918 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 24.144  " "Path #1: Recovery slack is 24.144 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  inst67 " "     1.204      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst67\|regout " "     1.204      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.691 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.895      0.691 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.258      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.258      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.449      1.449  R        clock network delay " "    26.449      1.449  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.402     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.402     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.258 " "Data Arrival Time  :     2.258" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.402 " "Data Required Time :    26.402" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    24.144  " "Slack              :    24.144 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616919 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.007 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.007" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.007  " "Path #1: Removal slack is 0.007 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.644      1.144  F        clock network delay " "    13.644      1.144  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.706      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    13.706      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.706      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    13.706      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 158 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.045      1.339 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    15.045      1.339 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.408      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    15.408      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.326      2.826  F        clock network delay " "    15.326      2.826  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.401      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    15.401      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.408 " "Data Arrival Time  :    15.408" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.401 " "Data Required Time :    15.401" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.007  " "Slack              :     0.007 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.227 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.227" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.227  " "Path #1: Removal slack is 0.227 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.592      0.592 RR    IC  inst21~2\|datae " "    25.592      0.592 RR    IC  inst21~2\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.669      0.077 RF  CELL  inst21~2\|combout " "    25.669      0.077 RF  CELL  inst21~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.078      0.409 FF    IC  inst7\|RESET_LENGHT_REG\[6\]\|aclr " "    26.078      0.409 FF    IC  inst7\|RESET_LENGHT_REG\[6\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.441      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "    26.441      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.139      1.139  F        clock network delay " "    26.139      1.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.214      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\] " "    26.214      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[6\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[6] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 20 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.441 " "Data Arrival Time  :    26.441" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.214 " "Data Required Time :    26.214" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.227  " "Slack              :     0.227 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.432 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.432  " "Path #1: Removal slack is 0.432 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[13\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[13\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.599      0.599 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datae " "     0.599      0.599 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.676      0.077 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "     0.676      0.077 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.285      0.609 FF    IC  inst\|LOCAL_BUS_REG\[13\]\|aclr " "     1.285      0.609 FF    IC  inst\|LOCAL_BUS_REG\[13\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[13] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.648      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[13\] " "     1.648      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[13\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[13] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.141      1.141  R        clock network delay " "     1.141      1.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[13\] " "     1.216      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[13\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[13] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.648 " "Data Arrival Time  :     1.648" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.216 " "Data Required Time :     1.216" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.432  " "Slack              :     0.432 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.610 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.610" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616929 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.610  " "Path #1: Removal slack is 0.610 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.062     uTco  inst67 " "     1.204      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR  CELL  inst67\|regout " "     1.204      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.765      0.561 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.765      0.561 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.128      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.128      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.443      1.443  R        clock network delay " "     1.443      1.443  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.518      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     1.518      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.128 " "Data Arrival Time  :     2.128" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.518 " "Data Required Time :     1.518" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.610  " "Slack              :     0.610 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616930 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.652 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.652  " "Path #1: Removal slack is 0.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.589      0.589 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "     0.589      0.589 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.607      0.018 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     0.607      0.018 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.105      0.498 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     1.105      0.498 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.468      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.741      0.741  R        clock network delay " "     0.741      0.741  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.816      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.816      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.468 " "Data Arrival Time  :     1.468" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.816 " "Data Required Time :     0.816" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.652  " "Slack              :     0.652 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.725 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.725" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616932 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616932 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616932 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.725  " "Path #1: Removal slack is 0.725 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.295      0.295 RR    IC  inst20\|datad " "     0.295      0.295 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.405      0.110 RF  CELL  inst20\|combout " "     0.405      0.110 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      0.751 FF    IC  inst20~clkctrl\|inclk\[0\] " "     1.156      0.751 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.156      0.000 FF  CELL  inst20~clkctrl\|outclk " "     1.156      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      0.432 FF    IC  inst68\|IDLE\|aclr " "     1.588      0.432 FF    IC  inst68\|IDLE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.363 FR  CELL  L0_DELAY:inst68\|IDLE " "     1.951      0.363 FR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "     1.151      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.226      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.951 " "Data Arrival Time  :     1.951" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Data Required Time :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.725  " "Slack              :     0.725 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.925 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.925" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616934 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616934 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616934 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.925  " "Path #1: Removal slack is 12.925 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.142      1.142  R        clock network delay " "    26.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.204      0.062     uTco  inst67 " "    26.204      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.204      0.000 RR  CELL  inst67\|regout " "    26.204      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.817      0.613 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    26.817      0.613 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.180      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.180      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.180      1.680  F        clock network delay " "    14.180      1.680  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.255      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.255      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.180 " "Data Arrival Time  :    27.180" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.255 " "Data Required Time :    14.255" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.925  " "Slack              :    12.925 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397491616935 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.886      0.409 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.886      0.409 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.264      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.264      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.011      0.409 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.011      0.409 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.389      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.389      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616936 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.778      0.426 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.778      0.426 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.095      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.095      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.278      0.426 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.278      0.426 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.595      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.595      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_jo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Required Width   :     1.052" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Slack            :    11.448" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616955 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616956 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616956 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616956 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616956 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.132      0.132 RR    IC  inst\|WRITE_fbTEN\|datad " "     0.132      0.132 RR    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.242      0.110 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.242      0.110 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.363      0.121 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.363      0.121 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.741      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.741      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.632      0.132 FF    IC  inst\|WRITE_fbTEN\|datad " "    12.632      0.132 FF    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.742      0.110 FF  CELL  inst\|WRITE_fbTEN\|combout " "    12.742      0.110 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.863      0.121 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    12.863      0.121 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.241      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    13.241      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616957 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.651      0.651 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.651      0.651 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.651      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.651      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.071      0.420 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     1.071      0.420 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.449      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.449      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.151      0.651 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.151      0.651 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.151      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.151      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.571      0.420 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.571      0.420 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.949      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.949      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616958 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.381      0.881 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.381      0.881 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.381      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.381      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.802      0.421 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.802      0.421 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.180      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.180      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.881      0.881 RR    IC  inst85~clkctrl\|inclk\[0\] " "    25.881      0.881 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.881      0.000 RR  CELL  inst85~clkctrl\|outclk " "    25.881      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.302      0.421 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.302      0.421 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.680      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.680      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616960 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616961 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616962 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616962 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616962 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616962 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.767      0.415 RR    IC  inst7\|FE_REG\[12\]\|clk " "     0.767      0.415 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.145      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     1.145      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.767      0.415 FF    IC  inst7\|FE_REG\[12\]\|clk " "    25.767      0.415 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.145      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    26.145      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616963 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616969 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616969 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616969 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616969 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.953      0.601 FF    IC  inst\|FIFO_CLK\|datab " "    50.953      0.601 FF    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.111      0.158 FR  CELL  inst\|FIFO_CLK\|combout " "    51.111      0.158 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.043      0.932 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    52.043      0.932 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.043      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    52.043      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.438      0.395 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.438      0.395 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.748      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.748      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.953      0.601 RR    IC  inst\|FIFO_CLK\|datab " "   100.953      0.601 RR    IC  inst\|FIFO_CLK\|datab" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.111      0.158 RF  CELL  inst\|FIFO_CLK\|combout " "   101.111      0.158 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.043      0.932 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   102.043      0.932 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.043      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   102.043      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.438      0.395 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.438      0.395 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.748      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.748      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616970 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397491616971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397491617130 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397491617133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "432 " "Peak virtual memory: 432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397491617396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 18:06:57 2014 " "Processing ended: Mon Apr 14 18:06:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397491617396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397491617396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397491617396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397491617396 ""}
