Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'SCRODQB_Top'

Design Information
------------------
Command Line   : map -filter
/home/mrich/Desktop/HMB-FW/EIC-Beamtest-FW/SCROD_A5_RJ45/SCROD_Rev1/iseconfig/fi
lter.filter -intstyle ise -p xc6slx150t-fgg676-3 -w -logic_opt off -ol high -t 1
-xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc
off -power off -o SCRODQB_Top_map.ncd SCRODQB_Top.ngd SCRODQB_Top.pcf 
Target Device  : xc6slx150t
Target Package : fgg676
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Mar 15 21:12:18 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:   17
Slice Logic Utilization:
  Number of Slice Registers:                 5,368 out of 184,304    2%
    Number used as Flip Flops:               5,365
    Number used as Latches:                      3
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,186 out of  92,152    7%
    Number used as logic:                    6,450 out of  92,152    6%
      Number using O6 output only:           4,115
      Number using O5 output only:           1,325
      Number using O5 and O6:                1,010
      Number used as ROM:                        0
    Number used as Memory:                     375 out of  21,680    1%
      Number used as Dual Port RAM:            274
        Number using O6 output only:           274
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Single Port RAM:            8
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:            93
        Number using O6 output only:            72
        Number using O5 output only:             1
        Number using O5 and O6:                 20
    Number used exclusively as route-thrus:    361
      Number with same-slice register load:    259
      Number with same-slice carry load:       102
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,959 out of  23,038   12%
  Number of MUXCYs used:                     2,600 out of  46,076    5%
  Number of LUT Flip Flop pairs used:        8,539
    Number with an unused Flip Flop:         3,940 out of   8,539   46%
    Number with an unused LUT:               1,353 out of   8,539   15%
    Number of fully used LUT-FF pairs:       3,246 out of   8,539   38%
    Number of unique control sets:             390
    Number of slice register sites lost
      to control set restrictions:           1,429 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        16 out of     396    4%
    Number of LOCed IOBs:                       16 out of      16  100%
    IOB Flip Flops:                              3
    IOB Master Pads:                             3
    IOB Slave Pads:                              3
    Number of bonded IPADs:                      4 out of      32   12%
      Number of LOCed IPADs:                     4 out of       4  100%
    Number of bonded OPADs:                      2 out of      16   12%
      Number of LOCed OPADs:                     2 out of       2  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                        41 out of     268   15%
  Number of RAMB8BWERs:                          6 out of     536    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        6
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   1 out of     586    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     586    0%
  Number of OLOGIC2/OSERDES2s:                   2 out of     586    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of GTPA1_DUALs:                         1 out of       4   25%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCIE_A1s:                            0 out of       1    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       6    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:          179
Average Fanout of Non-Clock Nets:                3.49

Peak Memory Usage:  1181 MB
Total REAL time to MAP completion:  2 mins 45 secs 
Total CPU time to MAP completion:   2 mins 45 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:328 - Block
   ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_l
   ite_top/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_FOR_MULTI_CS.MEM_S
   ELECT_I is not a recognized logical block. The mapper will continue to
   process the design but there may be design problems if this block does not
   get trimmed.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ETH_MODULE/udp_1/eth_inst/mdc is sourced by a combinatorial pin. This is not
   good design practice. Use the CE pin to control the loading of data into the
   flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   ETH_MODULE/udp_1/ip_udp_tx_block_inst/axi_tresetn_inv is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_data<24>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_data<4>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_data<0>> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/ip2bus_error> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_
   lite_top/I_SLAVE_ATTACHMENT/I_DECODER/CS_CE_ld_enable> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/
   GLOBAL_LOGIC0> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/GLOBAL_LOGIC1>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/axi_lite_controller/update_speed_sync_inst/GLOBAL_
   LOGIC0> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/axi_lite_reset_gen/GLOBAL_LOGIC1> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/chk_reset_gen/GLOBAL_LOGIC1> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <ETH_MODULE/udp_1/eth_inst/gtx_reset_gen/GLOBAL_LOGIC1> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network icon_control0<35> has no load.
INFO:LIT:395 - The above info message is repeated 241 more times for the
   following (max. 5 shown):
   icon_control0<34>,
   icon_control0<33>,
   icon_control0<32>,
   icon_control0<31>,
   icon_control0<30>
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   CLK_FANOUT_1TO2/dcm_sp_inst, consult the device Data Sheet.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   comm_process/U_ClockGenByteLink/dcm_sp_inst, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 853 block(s) removed
 370 block(s) optimized away
1213 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "icon_control0<35>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<33>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<32>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
The signal "icon_control0<31>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
The signal "icon_control0<30>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
The signal "icon_control0<29>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
The signal "icon_control0<28>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
The signal "icon_control0<27>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
The signal "icon_control0<26>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
The signal "icon_control0<25>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
The signal "icon_control0<24>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
The signal "icon_control0<23>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is loadless and has been
removed.
   Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
The signal "icon_control0<22>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
The signal "icon_control0<21>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM)
removed.
The signal "icon_control0<18>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon_control0<17>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon_control0<16>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon_control0<15>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon_control0<11>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon_control0<10>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon_control0<7>" is loadless and has been removed.
 Loadless block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is loadless and has been removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B"
(ROM) removed.
Loadless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/shift_ram_count_gen[0].shi
ft_ram_count_i" (SRL16E) removed.
 The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<26>" is
loadless and has been removed.
The signal "ETH_MODULE/udp_1/tx_eth_last_1" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/status_vector0<15>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<14>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<13>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<12>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<11>" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
STATUS_VECTOR_0" (FF) removed.
  The signal "ETH_MODULE/udp_1/status_vector0<0>" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
STATUS_VECTOR_1" (FF) removed.
  The signal "ETH_MODULE/udp_1/status_vector0<1>" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
STATUS_VECTOR_12" (FF) removed.
The signal "ETH_MODULE/udp_1/status_vector0<10>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<9>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<8>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<6>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<5>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<4>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<3>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/status_vector0<2>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/speedis100" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/speedis10100" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/tx_statistics_s" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/rx_statistics_s" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/serial_response" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/an_interrupt0" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/txp1" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/txn1" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo
.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo
.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and has
been removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_bresp<1>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_bresp<0>" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_6" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_6" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_rresp<1>" is sourceless and has been
removed.
The signal "ETH_MODULE/udp_1/eth_inst/tx_axis_fifo_tready" is sourceless and has
been removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_araddr<0>" is sourceless and has
been removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_awaddr<11>" is sourceless and has
been removed.
The signal "ETH_MODULE/udp_1/eth_inst/s_axi_araddr<11>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<27>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<25>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<24>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<23>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<22>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<21>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<20>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<19>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<18>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<17>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<16>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<15>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<14>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<13>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<12>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<11>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<10>" is
sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<9>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<8>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<7>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<6>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<5>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<4>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<3>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<2>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<1>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_vector<0>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<31>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<30>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<19>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<18>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<17>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<16>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<15>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<14>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<13>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<12>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<11>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<10>" is
sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<9>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<8>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<7>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<6>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<5>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<4>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<3>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<2>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<1>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_vector<0>"
is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_statistics_valid" is
sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_statistics_valid" is
sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/mdio_o" is sourceless
and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/mdio_t" is sourceless
and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_status<3>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_status<2>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_status<1>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_status<0>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_overflow" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_status<3>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_status<2>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_status<1>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_status<0>"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_axis_mac_tready"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_overflow" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/D
OA<8>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/D
OA<8>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/D
OA<8>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/D
OA<8>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/ip2bus_error" is
sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_cs"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_rdce" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/bus2ip_wrce" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/Bus2IP_BE<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/Bus2IP_BE<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/Bus2IP_BE<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/Bus2IP_BE<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/Bus2IP_RNW" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<10>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<9>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<8>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lit
e_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx_
statistics_vector_reg<26>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/rx_axis_fi
lter_tuser<4>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4_rstpot" is sourceless
and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_4" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/rx_axis_fi
lter_tuser<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/rx_axis_fi
lter_tuser<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/rx_axis_fi
lter_tuser<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/rx_axis_fi
lter_tuser<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<31>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT251" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT25" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT253" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<31>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_31" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<30>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT241" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT24" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT243" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<30>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_30" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<29>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT221" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT22" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT223" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<29>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_29" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<28>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT211" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT21" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT213" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<28>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_28" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<27>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT201" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT20" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT203" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<27>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_27" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<26>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT191" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT19" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT193" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<26>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_26" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<25>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT181" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT18" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT183" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<25>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_25" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<24>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT171" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT17" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT173" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<24>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_24" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<23>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT161" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT16" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT163" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<23>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_23" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<22>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT151" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT15" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT153" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<22>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_22" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<21>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT141" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT14" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT143" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<21>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_21" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<20>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT131" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT13" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT133" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<20>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_20" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<19>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT113" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT111" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT115" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<19>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_19" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<18>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT101" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT10" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT103" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<18>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_18" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/ip2bus_dat
a<17>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT91" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT9" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT93" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/GND_111_o_ip2bus_data_mux_sel[3]_mux_21_
OUT<17>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/ip2bus_data_17" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/mac_irq"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/Mram_SPEED_IS_100_INT" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/SPEED_IS_100" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG9_OUT2" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG8_OUT2_GND_34_o_MUX_300_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2_GND_34_o_MUX_300_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG9_OUT2" (SFF) removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG7_OUT2_GND_34_o_MUX_299_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2_GND_34_o_MUX_299_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG8_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG6_OUT2_GND_34_o_MUX_298_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2_GND_34_o_MUX_298_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG7_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG5_OUT2_GND_34_o_MUX_297_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2_GND_34_o_MUX_297_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG6_OUT2" is sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_REG" (FF) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_REG" is sourceless and has been
removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_CLK_DIV20_REG_AND_119_o1" (ROM)
removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CLK_DIV20_CLK_DIV20_REG_AND_119_o" is sourceless
and has been removed.
           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC50_EN" (FF) removed.
            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC50_EN" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG3_OUT2_GND_34_o_MUX_295_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2_GND_34_o_MUX_295_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2" is sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG4_OUT2_GND_34_o_MUX_296_o11" (ROM)
removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG4_OUT2_GND_34_o_MUX_296_o" is sourceless and
has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2" (SFF) removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG5_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG2_OUT2_GND_34_o_MUX_294_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2_GND_34_o_MUX_294_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG3_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG1_OUT2_GND_34_o_MUX_293_o11" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2_GND_34_o_MUX_293_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG2_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_REG0_OUT2_GND_34_o_MUX_292_o11_INV_0" (BUF)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG0_OUT2_GND_34_o_MUX_292_o" is sourceless and
has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/REG1_OUT2" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS_GND_34_o_MUX_359_o" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS" (FF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_CRS" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/Mmux_INT_CRS_GND_34_o_MUX_359_o11" (ROM)
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync2" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/INT_TX_VLAN_ENABLE_OUT" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0698<2>_SW0" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N206" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0698<2>" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<30>" is sourceless
and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_30" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<30>" is sourceless and
has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT242" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT241" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH[14]_GND_52_o_mux_7_O
UT<13>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync1" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_in" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/Mram_SPEED_IS_100_INT11" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync1" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync2" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG9_OUT2" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable121" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12" is sourceless
and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG9_OUT2" (SFF) removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG8_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG8_OUT2" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG7_OUT2" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG7_OUT2" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift1" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift1" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift2" (SFF)
removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift2" is
sourceless and has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift3" (SFF)
removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift3" is
sourceless and has been removed.
           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift4" (SFF)
removed.
            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift4" is
sourceless and has been removed.
             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift5" (SFF)
removed.
              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Reset_OR_DriverANDClockEnable12_shift5" is
sourceless and has been removed.
               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT211" (ROM) removed.
                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT211" is sourceless and has been removed.
                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT2" (SFF) removed.
                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT2" is sourceless and has been removed.
                   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_REG" (FF) removed.
                    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_REG" is sourceless and has been
removed.
                     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_CLK_DIV20_REG_AND_332_o1" (ROM)
removed.
                      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CLK_DIV20_CLK_DIV20_REG_AND_332_o" is sourceless
and has been removed.
                       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC50_EN" (FF) removed.
                        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC50_EN" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2_INV_406_o1_INV_0" (BUF) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG0_OUT2_INV_406_o" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/GND_57_o_MAX_FRAME_LENGTH[14]_mux_2_OUT<13>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0699<3>_SW0" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N204" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0699<3>" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<29>" is sourceless
and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_29" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<29>" is sourceless and
has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT222" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT221" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0701<5>1" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0701<5>" is sourceless and has
been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0701<5>3" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<27>" is sourceless
and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_27" (SFF) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<27>" is sourceless and
has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT202" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT201" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN" is sourceless
and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_52_o_AND_431_o" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<17>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_24" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<24>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT91" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<17>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_17" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<17>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT92" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT91" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT171" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<24>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_24" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<24>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT172" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT171" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<18>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_25" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<25>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT101" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<18>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_18" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<18>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT102" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT101" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT181" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<25>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_25" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<25>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT182" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT181" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<19>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_26" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<26>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT111" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<19>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_19" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<19>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT114" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT112" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT191" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<26>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_26" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<26>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT192" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT191" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<20>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_27" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<27>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT131" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<20>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_20" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<20>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT132" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT131" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT201" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<27>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_27" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<27>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<21>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_28" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<28>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT141" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<21>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_21" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<21>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT142" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT141" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT211" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<28>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_28" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<28>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT212" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT211" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<22>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_29" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<29>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT151" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<22>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_22" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<22>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT152" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT151" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT221" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<29>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_29" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<29>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<23>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_30" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<30>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT161" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<23>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_23" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<23>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT162" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT161" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT241" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<30>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_30" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<30>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<24>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_31" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<31>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_rd_data_ref[70]_rd_da
ta_ref[38]_mux_45_OUT251" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref[70]_rd_data_re
f[38]_mux_45_OUT<31>" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data_31" (SFF)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/ip2bus_data<31>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT252" (ROM) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/Mmux_GND_111_o_ip2bus_data_mux_sel[3]_mu
x_21_OUT251" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<17>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<49>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_49" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<49>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<17>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<17>_rt" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<17>" (XOR) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<17>" is sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_17" (SFF)
removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<17>" (MUX) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<17>" is sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<18>" (XOR) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<18>" is sourceless and has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_18" (SFF)
removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<18>" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<18>" (MUX) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<18>" is sourceless and has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<19>" (XOR) removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<19>" is sourceless and has been removed.
           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_19" (SFF)
removed.
            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<19>" is
sourceless and has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<19>" (MUX) removed.
          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<19>" is sourceless and has been removed.
           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<20>" (XOR) removed.
            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<20>" is sourceless and has been removed.
             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_20" (SFF)
removed.
              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<20>" is
sourceless and has been removed.
           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<20>" (MUX) removed.
            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<20>" is sourceless and has been removed.
             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<21>" (XOR) removed.
              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<21>" is sourceless and has been removed.
               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_21" (SFF)
removed.
                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<21>" is
sourceless and has been removed.
             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<21>" (MUX) removed.
              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<21>" is sourceless and has been removed.
               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<22>" (XOR) removed.
                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<22>" is sourceless and has been removed.
                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_22" (SFF)
removed.
                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<22>" is
sourceless and has been removed.
               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<22>" (MUX) removed.
                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<22>" is sourceless and has been removed.
                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<23>" (XOR) removed.
                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<23>" is sourceless and has been removed.
                   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_23" (SFF)
removed.
                    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<23>" is
sourceless and has been removed.
                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<23>" (MUX) removed.
                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<23>" is sourceless and has been removed.
                   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<24>" (XOR) removed.
                    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<24>" is sourceless and has been removed.
                     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_24" (SFF)
removed.
                      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<24>" is
sourceless and has been removed.
                   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<24>" (MUX) removed.
                    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<24>" is sourceless and has been removed.
                     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<25>" (XOR) removed.
                      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<25>" is sourceless and has been removed.
                       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_25" (SFF)
removed.
                        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<25>" is
sourceless and has been removed.
                     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<25>" (MUX) removed.
                      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<25>" is sourceless and has been removed.
                       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<26>" (XOR) removed.
                        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<26>" is sourceless and has been removed.
                         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_26" (SFF)
removed.
                          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<26>" is
sourceless and has been removed.
                       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<26>" (MUX) removed.
                        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<26>" is sourceless and has been removed.
                         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<27>" (XOR) removed.
                          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<27>" is sourceless and has been removed.
                           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_27" (SFF)
removed.
                            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<27>" is
sourceless and has been removed.
                         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<27>" (MUX) removed.
                          The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<27>" is sourceless and has been removed.
                           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<28>" (XOR) removed.
                            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<28>" is sourceless and has been removed.
                             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_28" (SFF)
removed.
                              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<28>" is
sourceless and has been removed.
                           Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<28>" (MUX) removed.
                            The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<28>" is sourceless and has been removed.
                             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<29>" (XOR) removed.
                              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<29>" is sourceless and has been removed.
                               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_29" (SFF)
removed.
                                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<29>" is
sourceless and has been removed.
                             Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<29>" (MUX) removed.
                              The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<29>" is sourceless and has been removed.
                               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<30>" (XOR) removed.
                                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<30>" is sourceless and has been removed.
                                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_30" (SFF)
removed.
                                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<30>" is
sourceless and has been removed.
                               Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<30>" (MUX) removed.
                                The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<30>" is sourceless and has been removed.
                                 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_xor<31>" (XOR) removed.
                                  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample[63]_GND_69_o_ad
d_26_OUT<31>" is sourceless and has been removed.
                                   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper_31" (SFF)
removed.
                                    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/accum_upper<31>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<49>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_56" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<56>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<50>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_50" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<50>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<18>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<18>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<50>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_57" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<57>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<51>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_51" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<51>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<19>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<19>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<51>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_58" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<58>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<52>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_52" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<52>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<20>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<20>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<52>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_59" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<59>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<53>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_53" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<53>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<21>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<21>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<53>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_60" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<60>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<54>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_54" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<54>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<22>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<22>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<54>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_61" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<61>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<55>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_55" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<55>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<23>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<23>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<55>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_62" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<62>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<56>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_56" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<56>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<24>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<24>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<56>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_63" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<63>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<57>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_57" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<57>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<25>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<25>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<57>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_64" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<64>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<58>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_58" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<58>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<26>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<26>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<58>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_65" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<65>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<59>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_59" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<59>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<27>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<27>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<59>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_66" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<66>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<60>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_60" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<60>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<28>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<28>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<60>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_67" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<67>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<61>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_61" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<61>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<29>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<29>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<61>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_68" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<68>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<62>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_62" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<62>" is
sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<30>_rt" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<30>_rt" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<62>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_69" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<69>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa<63>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample_63" (FF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/doa_sample<63>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/dob<63>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref_70" (SFF)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rd_data_ref<70>" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<16>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_10" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_11" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_111" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_12" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_121" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_122" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_13" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync1" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_in" is sourceless and has
been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync" (FF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync1" is sourceless and has
been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync_reg" (FF) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_enable/data_sync2" is sourceless and has
been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1" (ROM) removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG_rstpot1" is sourceless and has been
removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG" (FF) removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX_ENABLE_REG" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync1" is sourceless and has
been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync_reg" (FF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync2" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<7>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<6>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<5>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<4>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<3>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<2>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<1>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD<0>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<31>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_31" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<31>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<30>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_30" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<30>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<29>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_29" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<29>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<28>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_28" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<28>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<27>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_27" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<27>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<26>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_26" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<26>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<25>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_25" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<25>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<24>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_24" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<24>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<23>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_23" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<23>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<22>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_22" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<22>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<21>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_21" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<21>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<20>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_20" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<20>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<19>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_19" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<19>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<18>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_18" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<18>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_int[31]_bus2ip_addr[2]_mux
_21_OUT<17>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data_17" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/ip2bus_data<17>" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int<30>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int<29>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int<22>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int<21>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<30>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift<30>
" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<29>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift<29>
" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<27>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<22>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<21>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift[31]
_bus2ip_data[31]_mux_76_OUT<13>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<3><0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<2><0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<1><0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/ram_rd_compare_dat
a<0><0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<31>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_31" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<31>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<28>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_28" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<28>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<26>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_26" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<26>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<25>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_25" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<25>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<24>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_24" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<24>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<23>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_23" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<23>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<22>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_22" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<22>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<21>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_21" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<21>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<20>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_20" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<20>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<19>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_19" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<19>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<18>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_18" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<18>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_INT<17>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA_17" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/IP2BUS_DATA<17>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX_
MAX_FRAME_LENGTH[14]_mux_57_OUT<13>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<4>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG_4" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG<4>" is sourceless and
has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1010" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING109" is
sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1012" (ROM)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1011" is
sourceless and has been removed.
       Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1013" (ROM)
removed.
        The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT_RISING" is sourceless
and has been removed.
         Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_OUT" (SFF) removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0713<12>1" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<3>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG_3" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG<3>" is sourceless and
has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING106" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING105" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0713<13>1" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<2>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG_2" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG<2>" is sourceless and
has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING108" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107" is
sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING109" (ROM)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING108" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0713<14>1" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD<1>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG_1" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG<1>" is sourceless and
has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING102" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101" is
sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING103" (ROM)
removed.
      The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING102" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0713<15>1" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<4>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG_4" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG<4>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0700<4>1" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0700<4>" is sourceless and has
been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0700<4>3" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<3>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG_3" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG<3>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<2>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG_2" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG<2>" is sourceless and
has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING104" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING103" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0702<6>1" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<1>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG_1" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG<1>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0703<7>3_G" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N365" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0703<7>3" (MUX) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD<0>" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG_0" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/PHY_AD_REG<0>" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0705<8>_G" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N371" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0705<8>" (MUX) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0701<5>2_SW0" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N316" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_501_o"
is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB" is sourceless
and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<15>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING101" (ROM)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING10" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<14>" is sourceless
and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<13>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING105" (ROM)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING104" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<12>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING107" (ROM)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING106" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<11>" is sourceless
and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<10>" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1011" (ROM)
removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/Mmux_MDIO_OUT_RISING1010" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<9>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<8>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<7>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<6>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<5>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<4>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<3>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<2>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<1>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG<0>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG<0>" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN_GND_52_o_MUX_602_o" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o11" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_match[3]_rx_good_frame_OR_22_o"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE" is sourceless and
has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08392_SW0" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N18" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N202" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0697<1>" (ROM) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N212" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N216" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB" (ROM)
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_10_o_inv1_0
" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0_rstpot" is sourceless
and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_0" (FF) removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1_rstpot" is sourceless
and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_1" (FF) removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2_rstpot" is sourceless
and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_2" (FF) removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3_rstpot" is sourceless
and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_tuser_3" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE_GND_52_o_MUX_414_o"
is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_ENABLE" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN_GND_52_o_MUX_406_o" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN_GND_52_o_MUX_404_o" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N310" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N318" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N364" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/N370" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_REG6_OUT2" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT21" (FF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/REG6_OUT21" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/core_wrapper/mdio0_o" is sourceless and
has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/core_wrapper/mdio0_t" is sourceless and
has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/core_wrapper/rxrundisp0" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxrundisp_int0" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/rxrundisp0" (SFF)
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXCLKCO
RCNT1_OUT<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXCLKCO
RCNT1_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXCLKCO
RCNT1_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<7>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<6>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<5>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<4>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<3>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDATA1
_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXBUFST
ATUS0_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXBUFST
ATUS0_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXBUFST
ATUS1_OUT<2>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXBUFST
ATUS1_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXBUFST
ATUS1_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_GTPCLKO
UT0_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_GTPCLKO
UT1_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_GTPCLKO
UT1_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_TXBUFST
ATUS0_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_TXBUFST
ATUS1_OUT<1>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_TXBUFST
ATUS1_OUT<0>" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RESETDO
NE0_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RESETDO
NE1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXCHARI
SCOMMA1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXCHARI
SK1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXDISPE
RR1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXNOTIN
TABLE1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXRUNDI
SP1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXRECCL
K0_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_RXRECCL
K1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_TXOUTCL
K0_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/TILE0_TXOUTCL
K1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pma
_s6_gtpwizard_i/PLLLKDET1_OUT" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RXNOTINTABLE_SRL" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RXNOTINTABLE_REG" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RXDISPERR_SRL" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RXDISPERR_REG" (FF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_DELAY<1>" is sourceless and has
been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/RUDI_INVALID" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_DELAY<0>" is sourceless and has
been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_DELAY_1" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_67_o1"
is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/RX_RUDI_INVALID_DELAY_0" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_REG" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/RESTART_AN_EN_REG" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/CONFIGURATION_VALID_EN_REG" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE[3]_PWR_20_o_Mux_37_o" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDIO_TRI" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/STATE[3]_PWR_20_o_Mux_36_o" is sourceless
and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/MDIO_OUT" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG<1>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG_2" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG<2>" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG[1]_IDLE_REG[2]_OR_209_o1" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG[1]_IDLE_REG[2]_OR_209_o" is sourceless and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RUDI_I" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG<0>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG_1" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG<2>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG_3" (SFF) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG<3>" is sourceless and has been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG[0]_RX_CONFIG_VALID_REG[3]_OR_208_o<0>1" (ROM)
removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG[0]_RX_CONFIG_VALID_REG[3]_OR_208_o" is sourceless
and has been removed.
     Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RUDI_C" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG<1>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG_2" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG<0>" is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG_1" (SFF) removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1_1" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB21" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB2" is sourceless and has
been removed.
   Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB5" (ROM) removed.
    The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB6" is sourceless and has
been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/Mmux_STATE[3]_PWR_20_o_Mux_36_o11" is
sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/Mmux_STATE[3]_PWR_20_o_Mux_36_o12" (ROM)
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/Mmux_STATE[3]_PWR_20_o_Mux_37_o11" (ROM)
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_2" is sourceless and has been
removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB4" (ROM) removed.
  The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB5" is sourceless and has
been removed.
The signal "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/N32"
is sourceless and has been removed.
 Sourceless block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/Mmux_STATE[3]_PWR_20_o_Mux_36_o11" (ROM)
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_EN_rstpot" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/CONFIGURATION_VALID_EN_rstpot" is sourceless and has been
removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/RESTART_AN_EN_rstpot" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/N110"
is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_0" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_1" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_12" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXNOTINTABLE/CE" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXDISPERR/CE" is sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_inst/axi_lite_controller/update_speed_sync_inst/data_sync1
" is sourceless and has been removed.
The signal "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/N0" is sourceless and has
been removed.
 Sourceless block "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/reset_sync1" (FF)
removed.
  The signal "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/reset_sync_reg" is
sourceless and has been removed.
   Sourceless block "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/reset_sync2" (FF)
removed.
    The signal "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/reset_sync_reg2" is
sourceless and has been removed.
The signal
"ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfi
fo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" is sourceless and
has been removed.
The signal
"ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfi
fo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" is sourceless and
has been removed.
The signal "cmd_interpreter/w1r8_fifo_dout<7>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<6>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<5>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<4>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<3>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<2>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<1>" is sourceless and has been
removed.
The signal "cmd_interpreter/w1r8_fifo_dout<0>" is sourceless and has been
removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<31>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<30>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<29>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<28>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<27>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<26>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<25>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<24>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<23>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<22>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<21>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<20>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<19>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<18>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<17>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<16>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<15>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<14>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<13>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<12>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<11>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<10>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<9>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<8>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<7>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<6>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<5>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<4>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<3>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<2>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<1>" is sourceless and has
been removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/dout<0>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been
removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/N1" is sourceless and has been
removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg_2" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i" is sourceless and has been
removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1" (ROM) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
ram_rd_en" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<4>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4" (FF) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>" is sourceless and
has been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>" is sourceless and
has been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<4>" is sourceless
and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<4>" is sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o11" (ROM)
removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o1" is sourceless
and has been removed.
                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o16" (ROM)
removed.
                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_198_o_MUX_16_o" is sourceless and
has been removed.
                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been
removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
ram_wr_en" is sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF) removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>" is sourceless and
has been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<6>" is sourceless
and has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2" (ROM) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2" is sourceless and has
been removed.
                                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o5" (ROM) removed.
                                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o" is sourceless and has
been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4" (ROM) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o" is
sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is sourceless and has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o" is
sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is sourceless and has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_81_xo<0>1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_8_o" is
sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is sourceless and has been removed.
                                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1" (ROM) removed.
                                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1" is sourceless and has
been removed.
                                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3" (ROM) removed.
                                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_91_xo<0>1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_9_o" is
sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<2>" is sourceless and has been removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_1_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_1_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<5>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>" is sourceless
and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o14" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o13" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_2_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_2_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<4>" is sourceless
and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_3_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_3_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>" is sourceless
and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_4_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_4_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>" is sourceless
and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o15" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o14" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless
and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>" is sourceless and has been
removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<6>
11" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<6>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<5>
11" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<5>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<3>
111_SW0" (ROM) removed.
                            The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/N01" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o13_SW0" (ROM)
removed.
                            The signal "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/N2" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<4>
11" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<4>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o12" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_198_o_MUX_16_o11" is
sourceless and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<3>
12" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<3>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<2>
11" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<2>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_196_o_add_0_OUT_xor<1>
11" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_196_o_add_0_OUT<1>" is
sourceless and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and has
been removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and
has been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and
has been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless
and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0" (BUF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is sourceless and has been
removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0" (BUF) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot" is sourceless and has
been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0" (BUF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is sourceless and has been
removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_14_o1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_14_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is sourceless and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_15_o1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_15_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is sourceless and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_171_xo<0>1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_17_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>" is sourceless and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_161_xo<0>1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[4]_reduce_xor_16_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[3]_RD_PNTR[4]_XOR_28_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/RD_PNTR[3]_RD_PNTR[4]_XOR_28_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>" is sourceless and
has been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>" is sourceless and
has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_29_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR_29_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>" is sourceless and
has been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>" is sourceless and
has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<2>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_30_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_30_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and
has been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and
has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_31_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_31_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and
has been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and
has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<4>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<4>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<4>" is
sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<3>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<3>" is
sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_190_o_add_0_OUT_xor<2>11"
(ROM) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<2>" is
sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_190_o_add_0_OUT_xor<1>11"
(ROM) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[4]_GND_190_o_add_0_OUT<1>" is
sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[4]_GND_190_o_add_0_OUT_xor<0>11_IN
V_0" (BUF) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv" is sourceless and has been
removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d1" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d2" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/grstd1.grst_full.rst_d3" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/RST_FULL_GEN" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/RST_FULL_GEN" is sourceless and has been removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg_d1" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg_d1" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg_d2" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_asreg_d2" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_comb1" (ROM) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/rd_rst_comb" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11" (ROM) removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg_d1" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_asreg_d2" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_comb1" (ROM) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/wr_rst_comb" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
rstblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM) removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/DBITERR" is sourceless and has been removed.
The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and
has been removed.
 Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
  The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and
has been removed.
   Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless
and has been removed.
The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and
has been removed.
 Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
  The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and
has been removed.
   Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
    The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless
and has been removed.
The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and
has been removed.
 Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
The signal
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and
has been removed.
 Sourceless block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<6>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<5>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<4>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<3>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<2>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<1>" is
sourceless and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
  The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
  The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
    The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
  The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>" is sourceless and has
been removed.
   Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
    The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and
has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<5>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>" is sourceless and has
been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o" is sourceless
and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o" is sourceless
and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_8_o" is sourceless
and has been removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_1_o" is sourceless and has been
removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_2_o" is sourceless and has been
removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_3_o" is sourceless and has been
removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_4_o" is sourceless and has been
removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF) removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and has been
removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
The signal
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and has been
removed.
 Sourceless block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been
removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been
removed.
The signal "cmd_interpreter/DC_MAS_RX_FIFO_W1R8/N1" is sourceless and has been
removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg_2" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg<2>" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i" is sourceless and has been
removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/ram_rd_en_i1" (ROM) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
am_rd_en" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3" (FF) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>" is sourceless and has
been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>" is sourceless and
has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<3>" is sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o11" (ROM)
removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o1" is sourceless
and has been removed.
                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o15" (ROM)
removed.
                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/comp1_GND_168_o_MUX_15_o" is sourceless and
has been removed.
                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" (FF) removed.
                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i" is sourceless and has been
removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" (ROM) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
am_wr_en" is sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<6>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6" (FF) removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<6>" is sourceless and
has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<6>" is sourceless and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1" (ROM) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1" is sourceless and has
been removed.
                                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o4" (ROM) removed.
                                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o" is sourceless and has been
removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3" (ROM) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o3" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o" is sourceless
and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<5>" is sourceless and has been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o" is sourceless
and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<4>" is sourceless and has been removed.
                                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2" (ROM) removed.
                                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o2" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_81_xo<0>1" (ROM)
removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_8_o" is sourceless
and has been removed.
                                     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3" (FF) removed.
                                      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>" is sourceless and has been removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_1_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_1_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<5>" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>" is sourceless and
has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o14" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o13" is sourceless
and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<5>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<5>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_2_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_2_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<4>" is sourceless and
has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<4>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<4>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_3_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_3_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<3>" is sourceless and
has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o13" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o12" is sourceless
and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_4_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_4_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<2>" is sourceless and
has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2" (FF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<2>" is sourceless and has been
removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM)
removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has
been removed.
                                   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
                                    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and
has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>" is sourceless and has been
removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<6>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<6>1
1" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<6>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<5>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<5>1
1" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<5>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<4>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o12" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o11" is sourceless
and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<4>1
1" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<4>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<3>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<3>1
2" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<3>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<2>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<3>1
11_SW0" (ROM) removed.
                            The signal "cmd_interpreter/DC_MAS_RX_FIFO_W1R8/N01" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<2>1
1" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<2>" is
sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count<1>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<1>1
1" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_GND_166_o_add_0_OUT<1>" is
sourceless and has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM)
removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and has
been removed.
                             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
                              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has
been removed.
                               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
                                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has
been removed.
                                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
                                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and
has been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0" (BUF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv" is sourceless and has been
removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1" (ROM) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/ram_wr_en_i1" is sourceless and has been removed.
                       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot_INV_0" (BUF) removed.
                        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/ram_wr_en_i1_cepot" is sourceless and has been removed.
                         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0" (FF) removed.
                          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>" is sourceless and has been
removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot" (ROM) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0_dpot" is sourceless and has
been removed.
                           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv1_INV_0" (BUF) removed.
                            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.wr/wr_pntr_plus1<0>_inv" is sourceless and has been
removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_14_o1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_14_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<2>" is sourceless and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_15_o1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_15_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<1>" is sourceless and has been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_161_xo<0>1" (ROM)
removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last[3]_reduce_xor_16_o" is
sourceless and has been removed.
                 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0" (FF) removed.
                  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_bin<0>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[2]_RD_PNTR[3]_XOR_28_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[2]_RD_PNTR[3]_XOR_28_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<2>" is sourceless and has
been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>" is sourceless and has
been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<2>" is sourceless and
has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<2>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_29_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_29_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has
been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has
been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and
has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<1>" is sourceless and has been
removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_30_o_xo<0>1" (ROM)
removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_30_o" is sourceless and has
been removed.
           Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
            The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
             Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
              The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
               Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
                The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_160_o_add_0_OUT_xor<3>11"
(ROM) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_160_o_add_0_OUT<3>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_160_o_add_0_OUT_xor<2>11"
(ROM) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_160_o_add_0_OUT<2>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_160_o_add_0_OUT_xor<1>11"
(ROM) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_GND_160_o_add_0_OUT<1>" is sourceless
and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<0>" is sourceless and has been removed.
         Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[3]_GND_160_o_add_0_OUT_xor<0>11_INV
_0" (BUF) removed.
          The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.gl0.rd/rd_pntr_plus1<0>_inv" is sourceless and has been
removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/tmp_ram_rd_en" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg_1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.wr_rst_reg_1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.wr_rst_reg<1>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.wr_rst_reg_0" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/ngwrdrst.grst.wr_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d1" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d1" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d2" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d2" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d3" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/grstd1.grst_full.rst_d3" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/RST_FULL_GEN" (FF) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/RST_FULL_GEN" is sourceless and has been removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg_GND_12_o_MUX_2_o" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg_d1" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg_d1" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg_d2" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_asreg_d2" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_comb1" (ROM) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/rd_rst_comb" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/Mmux_rd_rst_asreg_GND_12_o_MUX_2_o11" (ROM) removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg_GND_12_o_MUX_1_o" is sourceless and has been removed.
 Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg" (FF) removed.
  The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg" is sourceless and has been removed.
   Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg_d1" (FF) removed.
    The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg_d1" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg_d2" (FF) removed.
      The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_asreg_d2" is sourceless and has been removed.
       Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_comb1" (ROM) removed.
        The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/wr_rst_comb" is sourceless and has been removed.
     Sourceless block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/r
stblk/Mmux_wr_rst_asreg_GND_12_o_MUX_1_o11" (ROM) removed.
The signal
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/DBITERR" is sourceless and has been removed.
The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
  The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
  The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_13_o" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
The signal
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_14_o" is sourceless and has
been removed.
 Sourceless block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
The signal "comm_process/serialClkLocked" is sourceless and has been removed.
The signal
"comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless
and has been removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and
has been removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" is sourceless
and has been removed.
The signal
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i" is sourceless and
has been removed.
 Sourceless block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1" (FF) removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF) removed.
  The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF) removed.
    The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF) removed.
  The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF) removed.
    The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_5_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
The signal
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_6_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_o" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/overflow_i" (FF) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<3>" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms" (MUX) removed.
  The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/comp2" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<2>" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[3].gms.ms" (MUX) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<1>" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[2].gms.ms" (MUX) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet<0>" is sourceless and has been
removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[1].gms.ms" (MUX) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>" is sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>" is sourceless and has been removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1" (MUX) removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<9>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<8>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<7>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<6>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<5>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<4>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<3>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<2>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[9]_GND_206_o_add_0_OUT<1>" is
sourceless and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_6_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_7_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_9_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_10_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_11_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_12_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_13_o" is sourceless
and has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/RD_PNTR[1]_RD_PNTR[2]_XOR_64_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/rd_pntr_gc_1" (FF) removed.
  The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1" (FF) removed.
    The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>" is sourceless and has
been removed.
     Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1" (FF) removed.
      The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/RD_PNTR[0]_RD_PNTR[1]_XOR_65_o" is sourceless and has
been removed.
 Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/rd_pntr_gc_0" (FF) removed.
  The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>" is sourceless and has
been removed.
   Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0" (FF) removed.
    The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<0>" is sourceless and has
been removed.
     Sourceless block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0" (FF) removed.
      The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<0>" is sourceless and
has been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[8]_WR_PNTR[9]_XOR_1_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[7]_WR_PNTR[8]_XOR_2_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[6]_WR_PNTR[7]_XOR_3_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[5]_WR_PNTR[6]_XOR_4_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[4]_WR_PNTR[5]_XOR_5_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<4>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[3]_WR_PNTR[4]_XOR_6_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[2]_WR_PNTR[3]_XOR_7_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_8_o" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<8>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<6>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<5>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<4>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>" is sourceless and has
been removed.
The signal
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is sourceless and has
been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "internal_fpga_clk" is unused and has been removed.
The signal "OUTPUT_REGISTER<1><0>" is unused and has been removed.
Unused block
"ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfi
fo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvfi
fo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block "ETH_MODULE/udp_1/eth_inst/chk_reset_gen/XST_GND" (ZERO) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXDISPERR/SRL16E" (SRL16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXDISPERR/VCC" (ONE) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXNOTINTABLE/SRL16E" (SRL16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
DELAY_RXNOTINTABLE/VCC" (ONE) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_AUTO_NEG.AUTO_NEGOTIATION/MR_AN_ENABLE_CHANGE_RX_RUDI_INVALID_INT_OR_67_o11"
(ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/Mmux_STATE[3]_PWR_20_o_Mux_36_o11_SW0"
(ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_1_1" (FF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/SHIFT_REG_2_2" (FF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
HAS_MANAGEMENT.MDIO/POWERDOWN_REG_glue_set_SW0" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_0" (SRLC16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_1" (SRLC16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
Mshreg_STATUS_VECTOR_12" (SRLC16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/IDLE_REG_0" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/
RECEIVER/RX_CONFIG_VALID_REG_0" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_Mux_26_o111" (ROM)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0183_inv1" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/FLOW/sync_tx_duplex/data_sync" (FF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/irq_rstpot" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_1" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_0" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_1" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_2" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_3" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_PHYAD_4" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_1" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_2" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_3" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_MDIO_REGAD_4" (SFF)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_57_o_ADDR[10]_equal_95_o<10>
1_SW0" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0523<21>1" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0523<22>1" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0523<23>1" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0697<1>_SW0" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0700<4>2_SW0" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0703<7>3_F" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0705<8>_F" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_CLK_MDIO_CLK_REG_AND_501_o1"
(ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_TRISTATE_COMB_SW0" (ROM)
removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/REG_AD_REG_0" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_0" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_1" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_10" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_11" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_12" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_13" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_14" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_15" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_2" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_3" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_4" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_5" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_6" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_7" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_8" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/WR_DATA_REG_9" (SFF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/RXGEN/Mshreg_REG6_OUT2" (SRLC16E) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/SPEED_IS_10_100" (FF) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Madd_doa_sample[63]_GND_69
_o_add_26_OUT_cy<16>" (MUX) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_10" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_11" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_111" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_12" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_121" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_122" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/Mmux_bus2ip_addr[8]_X_52_o
_Mux_38_o_13" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[49].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[50].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[51].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[52].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[53].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[54].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[55].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[56].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[57].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[58].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[59].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[60].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[61].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[62].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/gen_distributed_mem[63].RA
M64X1D_inst" (RAM64X1D) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_ENABLE_GND_52_o_MUX_41
4_o11" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT101" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT111" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT121" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT141" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT151" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT161" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT171" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT181" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT191" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT201" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT211" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT221" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT231" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT251" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/addr_filter_top/Mmux_ip2bus_data_int[31]_bus2ip_addr[2
]_mux_21_OUT261" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_10_o1_SW0"
(ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/next_rx_state[1]_rx_enable_AND_10_o_inv1_0
1" (ROM) removed.
Unused block
"ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_
top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_filter_match[3]_rx_good_frame_OR_22_o1"
(ROM) removed.
Unused block
"ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo
.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i" (FF) removed.
Unused block
"ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfifo
.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i" (FF) removed.
Unused block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/XST_GND" (ZERO) removed.
Unused block
"cmd_interpreter/DC_MAS_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram" (RAMB8BWER) removed.
Unused block "cmd_interpreter/DC_MAS_RX_FIFO_W1R8/XST_GND" (ZERO) removed.
Unused block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/XST_GND" (ZERO) removed.
Unused block
"cmd_interpreter/DC_MAS_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/
gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/val
id.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram" (RAMB16BWER)
removed.
Unused block "cmd_interpreter/DC_MAS_RX_FIFO_W8R32/XST_GND" (ZERO) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_4_o_xo<0>1" (ROM) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<1>11"
(ROM) removed.
Unused block
"cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<2>11"
(ROM) removed.
Unused block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM)
removed.
Unused block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM)
removed.
Unused block
"cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.r
f/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_14_o_xo<0>1" (ROM)
removed.
Unused block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_13_o_xo<0>1" (ROM)
removed.
Unused block
"cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_6_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_5_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i" (FF) removed.
Unused block
"comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[0]_RD_PNTR[1]_XOR_65_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_RD_PNTR[1]_RD_PNTR[2]_XOR_64_o_xo<0>1" (ROM)
removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<0>1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<1>1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<2>1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<3>1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1<4>1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwhf.whf/FULL_WR_EN_AND_34_o1" (ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<1>11"
(ROM) removed.
Unused block
"comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<2>11"
(ROM) removed.
Unused block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_i1" (ROM) removed.
Unused block
"comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gcon
vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		U_icon_pro/XST_GND
VCC 		U_icon_pro/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[10].I_STAT.U_STAT
   optimized to 0
LUT4 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
   optimized to 0
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		CLK_FANOUT_1TO2/XST_GND
GND 		ETH_MODULE/XST_GND
VCC 		ETH_MODULE/XST_VCC
GND
		ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/U0/xst_fifo_generator/gconvf
ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_b
lk_mem_gen/valid.cstr/XST_GND
GND 		ETH_MODULE/udp_1/eth_head_inst/eth_head_tx_fifo_1/XST_GND
GND 		ETH_MODULE/udp_1/eth_inst/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/XST_VCC
GND 		ETH_MODULE/udp_1/eth_inst/axi_lite_controller/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/axi_lite_controller/XST_VCC
FDR 		ETH_MODULE/udp_1/eth_inst/axi_lite_controller/update_speed_reg
	Property STUCK_AT NOT found
FD
		ETH_MODULE/udp_1/eth_inst/axi_lite_controller/update_speed_sync_inst/data_sync
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/axi_lite_controller/update_speed_sync_inst/data_sync
_reg
   optimized to 0
GND 		ETH_MODULE/udp_1/eth_inst/axi_lite_reset_gen/XST_GND
GND 		ETH_MODULE/udp_1/eth_inst/core_wrapper/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/core_wrapper/XST_VCC
FD
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_EN
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_EN_rstpot
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/AN_ADV_CONFIG_VAL_REG
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/CONFIGURATION_VALID_EN
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/CONFIGURATION_VALID_EN_REG
   optimized to 0
LUT3
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/CONFIGURATION_VALID_EN_rstpot
   optimized to 0
LUT3
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/MDIO_INTERFACE_1/ADDRESS_MATCH_COMB2
	Property STUCK_AT NOT found
FD
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/RESTART_AN_EN
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/RESTART_AN_EN_REG
   optimized to 0
LUT3
		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst
/HAS_MANAGEMENT.MDIO/RESTART_AN_EN_rstpot
   optimized to 0
GND 		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/XST_VCC
GND 		ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/XST_GND
GND
		ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pm
a_s6_gtpwizard_i/XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/core_wrapper/transceiver_inst/GTP_1000X/tile0_pcs_pm
a_s6_gtpwizard_i/XST_VCC
GND 		ETH_MODULE/udp_1/eth_inst/gtpreset_gen0/XST_GND
GND 		ETH_MODULE/udp_1/eth_inst/gtx_reset_gen/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/XST_VCC
GND 		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/XST_GND
GND 		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/XST_GND
VCC 		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/XST_VCC
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT10
1
	Property STUCK_AT NOT found
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT12
4_G
   optimized to 0
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT14
4_G
   optimized to 0
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT16
1
	Property STUCK_AT NOT found
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT19
1
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT33
	Property STUCK_AT NOT found
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT51
	Property STUCK_AT NOT found
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT74
_G
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_0
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_1
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_10
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_11
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_12
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_14
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_15
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_2
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_3
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_4
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_5
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_6
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_7
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_8
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_HELD_9
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_0
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_1
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_2
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_3
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_4
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_5
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_6
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/PAUSE_VALUE_SAMPLE_7
	Property STUCK_AT NOT found
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX/_n0176_inv1
   optimized to 0
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/TX_VLAN_ENABLE_OUT1
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/FLOW/sync_rx_duplex/data_sync_reg
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
   optimized to 1
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_MA_TX_DATA_8
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_CRC_MODE
   optimized to 0
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH[14]_INIT_RX
_MAX_FRAME_LENGTH[14]_mux_57_OUT<13>1
   optimized to 0
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_FRAME_LENGTH_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_JUMBO_EN
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_RX_VLAN
   optimized to 0
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_SPEED_0
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_CRC_MODE_WR
	Property STUCK_AT NOT found
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_FRAME_LENGTH_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_JUMBO_EN
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_LATENCY_ADJUST_8
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_TX_VLAN
   optimized to 0
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/PWR_57_o_ADDR[10]_equal_95_o<10
>1
	Property STUCK_AT NOT found
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0713<16>1
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG1
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/PHY/MDIO_IN_REG2
	Property STUCK_AT NOT found
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/CRC_MODE_HELD
	Property STUCK_AT NOT found
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_52_o_AND_431_o<0>
   optimized to 0
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_ENABLE_PWR_52_o_AND_431_o<0>
_SW0
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/VLAN_MATCH_0
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/JUMBO_FRAMES_HELD
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/MAX_FRAME_LENGTH_HELD_13
	Property STUCK_AT NOT found
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/Mmux_GND_57_o_MAX_FRAME_LENGTH[14]_mux_2_OUT51
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/SPEED_0_RESYNC_REG
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/RXGEN/VLAN_ENABLE_HELD
	Property STUCK_AT NOT found
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync
   optimized to 0
FD
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_0_SYNC/data_sync_reg
   optimized to 0
LUT2
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/CRC_MODE_INV_95_o1
   optimized to 1
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_HALF_DUPLEX
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_JUMBO_ENABLE
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/INT_VLAN_ENABLE
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/SPEED_0_RESYNC_REG
	Property STUCK_AT NOT found
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_JUMBO_EN
	Property STUCK_AT NOT found
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_MAX_FRAME_LENGTH_13
	Property STUCK_AT NOT found
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/INT_VLAN_EN
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_JUMBO_EN_GND_52_o_MUX_404_o11
   optimized to 0
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_MAX_FRAME_LENGTH[14]_GND_52_o_m
ux_7_OUT51
   optimized to 0
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_INT_VLAN_EN_GND_52_o_MUX_406_o11
   optimized to 0
LUT6
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/Mmux_REG_TX_VLAN_GND_52_o_MUX_602_o11
   optimized to 0
FDE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/REG_TX_VLAN
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/STATUS_VECTOR_19
   optimized to 0
LUT5
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/TXGEN/TX_SM1/_n08391_SW0
	Property STUCK_AT NOT found
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/XST_VCC
LUT5
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT141
   optimized to 0
LUT5
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT151
   optimized to 0
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT201
   optimized to 0
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT221
   optimized to 0
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT241
   optimized to 0
LUT5
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/Mmux_cpu_data_shi
ft[31]_bus2ip_data[31]_mux_76_OUT51
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_13
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_21
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_22
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_27
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_29
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/cpu_data_shift_30
   optimized to 0
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_add
ress[2].LUT3_special_pause_inst
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_add
ress[3].LUT3_special_pause_inst
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_add
ress[4].LUT3_special_pause_inst
	Property STUCK_AT NOT found
LUT3
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst/special_pause_add
ress[5].LUT3_special_pause_inst
	Property STUCK_AT NOT found
LUT4
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/af_pat_msk_slt_comb1
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_addr_int_6
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_13
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_20
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_21
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_22
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_23
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_27
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_29
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_30
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/addr_filter_top/bus2ip_data_int_8
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_13
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_20
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_21
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_22
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_23
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_27
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_29
   optimized to 0
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_30
	Property STUCK_AT NOT found
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac
_top/TRI_SPEED.TRIMAC_INST/ipic_mux_inst/bus2ip_data_int_8
	Property STUCK_AT NOT found
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_li
te_top/I_SLAVE_ATTACHMENT/XST_GND
FDR
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx
_alignment_error_reg
	Property STUCK_AT NOT found
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/rx
_statistics_vector_reg_26
   optimized to 0
FDRE
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/vector_decode_inst/tx
_statistics_vector_reg_19
	Property STUCK_AT NOT found
GND 		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/XST_GND
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/XST_VCC
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/
XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_l/
XST_VCC
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/
XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/ramgen_u/
XST_VCC
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/XST_VCC
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/
XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_l/
XST_VCC
GND
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/
XST_GND
VCC
		ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/ramgen_u/
XST_VCC
GND 		ETH_MODULE/udp_1/ip_udp_rx_block_inst/XST_GND
VCC 		ETH_MODULE/udp_1/ip_udp_rx_block_inst/XST_VCC
GND 		ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/XST_GND
VCC 		ETH_MODULE/udp_1/ip_udp_rx_block_inst/u_ip_rx_bram/XST_VCC
GND 		ETH_MODULE/udp_1/ip_udp_tx_block_inst/XST_GND
VCC 		ETH_MODULE/udp_1/ip_udp_tx_block_inst/XST_VCC
GND
		ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk
_mem_gen/valid.cstr/XST_GND
GND 		ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/XST_GND
VCC 		ETH_MODULE/udp_1/ip_udp_tx_block_inst/u_tx_fifo/XST_VCC
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_6_o1
   optimized to 0
LUT3
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_7_o1
   optimized to 0
LUT4
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[6]_reduce_xor_81_xo<0>1
   optimized to 0
LUT6
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o11
	Property STUCK_AT NOT found
LUT6
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/gwas.wsts/Mmux_comp1_GND_168_o_MUX_15_o12
	Property STUCK_AT NOT found
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
LUT2
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<3>111
_SW0
	Property STUCK_AT NOT found
LUT4
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<3>12
   optimized to 0
LUT5
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<5>11
   optimized to 0
LUT6
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[6]_GND_166_o_add_0_OUT_xor<6>11
   optimized to 0
FDPE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
INV
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
GND
		cmd_interpreter/DC_REG_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gnt
v_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.
cstr/XST_GND
GND 		cmd_interpreter/DC_REG_FIFO_W1R8/XST_GND
GND
		cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.
rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/
valid.cstr/XST_GND
GND 		cmd_interpreter/PC_SCROD_RX_FIFO_W8R32/XST_GND
GND
		cmd_interpreter/REG_READ_BACK_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/g
ntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/vali
d.cstr/XST_GND
GND 		cmd_interpreter/REG_READ_BACK_FIFO/XST_GND
GND 		cmd_interpreter/XST_GND
VCC 		cmd_interpreter/XST_VCC
GND
		comm_process/QBlink_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
GND 		comm_process/QBlink_RX_FIFO_W8R32/XST_GND
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_8_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[2]_WR_PNTR[3]_XOR_7_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[3]_WR_PNTR[4]_XOR_6_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[4]_WR_PNTR[5]_XOR_5_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[5]_WR_PNTR[6]_XOR_4_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[6]_WR_PNTR[7]_XOR_3_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[7]_WR_PNTR[8]_XOR_2_o_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[8]_WR_PNTR[9]_XOR_1_o_xo<0>1
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9
	Property STUCK_AT NOT found
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8
   optimized to 0
FDC
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
   optimized to 0
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_101_xo<0>1
   optimized to 0
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_111_xo<0>
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_111_xo<0>_SW0
	Property STUCK_AT NOT found
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_121_xo<0>
   optimized to 0
LUT3
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_121_xo<0>_SW0
	Property STUCK_AT NOT found
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_131_xo<0>
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_6_o1
   optimized to 0
LUT3
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_7_o1
   optimized to 0
LUT4
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_81_xo<0>1
	Property STUCK_AT NOT found
LUT5
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last[9]_reduce_xor_91_xo<0>1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/ram_wr_en_i1
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/ram_wr_en_i1_1
   optimized to 0
LUT4
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<3>11
   optimized to 0
LUT5
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<4>11
   optimized to 0
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<5>11
   optimized to 0
LUT2
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<6>11
   optimized to 0
LUT6
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<6>11
1
	Property STUCK_AT NOT found
LUT3
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<7>11
   optimized to 0
LUT4
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<8>11
   optimized to 0
LUT5
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[9]_GND_206_o_add_0_OUT_xor<9>11
   optimized to 0
FDPE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9
	Property STUCK_AT NOT found
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
   optimized to 0
FDCE
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9
   optimized to 0
INV
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.gl0.wr/wr_pntr_plus2<1>_inv1_INV_0
GND
		comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gn
tv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid
.cstr/XST_GND
GND 		comm_process/QBlink_TX_FIFO_W32R8/XST_GND
VCC 		comm_process/QBlink_TX_FIFO_W32R8/XST_VCC
GND 		comm_process/XST_GND
GND 		comm_process/U_ByteLink/XST_GND
VCC 		comm_process/U_ByteLink/XST_VCC
GND 		comm_process/U_ClockGenByteLink/XST_GND
GND
		comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gco
nvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nativ
e_blk_mem_gen/valid.cstr/XST_GND
GND 		comm_process/U_SerialInterfaceIn/U_SerializationFifo/XST_GND
GND 		comm_process/U_SerialInterfaceIn/XST_GND
VCC 		comm_process/U_SerialInterfaceIn/XST_VCC
GND
		comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gc
onvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.nati
ve_blk_mem_gen/valid.cstr/XST_GND
GND 		comm_process/U_SerialInterfaceOut/U_SerializationFifo/XST_GND
GND 		comm_process/U_SerialInterfaceOut/XST_GND
VCC 		comm_process/U_SerialInterfaceOut/XST_VCC
LUT2 		comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0
LUT2 		comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg1_glue_rst
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK_DC_N                           | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| CLK_DC_P                           | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| MASTER_CLK_N                       | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| MASTER_CLK_P                       | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| MGTCLK1N                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| MGTCLK1P                           | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| MGTLOS                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MGTMOD0                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MGTMOD1                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MGTMOD2                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MGTRXN                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| MGTRXP                             | IPAD             | INPUT     |                      |       |          |      |              |          |          |
| MGTTXDIS                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MGTTXFAULT                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MGTTXN                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| MGTTXP                             | OPAD             | OUTPUT    |                      |       |          |      |              |          |          |
| RX_DC_N                            | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_DC_P                            | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          |          |
| SYNC_N                             | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SYNC_P                             | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_N                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DC_P                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
ETH_MODULE/udp_1/eth_inst/axi_lite_reset_gen/hset
ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/H
AS_MANAGEMENT.MDIO_SYNC_MDC_SYNC_MDC
ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst/H
AS_MANAGEMENT.MDIO_SYNC_MDIO_IN_SYNC_MDIO_IN
ETH_MODULE/udp_1/eth_inst/core_wrapper/gig_eth_pcs_pma_core_0/U0/gpcs_pma_inst_S
YNC_SIGNAL_DETECT_SYNC_SIGNAL_DETECT
ETH_MODULE/udp_1/eth_inst/gtx_reset_gen/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/rx_mac_reset_gen/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE_sync_good_rx
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/FLOW/TX_PAUSE_sync_good_rx_sync_good_rx
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/FLOW_sync_rx_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/FLOW_sync_rx_enable_sync_rx_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request_U0/trimac_top/TRI
_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sync[0].sync_request
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/RXGEN_CONFIG_SELECT.SPEED_1_SYNC
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/RXGEN_CONFIG_SELECT.SPEED_1_SYNC_CONFIG_SELECT.SPEED_1_
SYNC
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].f
ast_statistics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[0].f
ast_statistics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].f
ast_statistics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[1].f
ast_statistics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].f
ast_statistics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[2].f
ast_statistics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].f
ast_statistics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/fast_statistic_control[3].f
ast_statistics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10]
.frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[10]
.frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[4].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[5].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[6].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[7].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[8].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].
frame_size_stats1_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control1[9].
frame_size_stats1_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[11]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[12]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[13]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[14]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[15]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[16]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17]
.frame_size_stats2_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/frame_size_bin_control2[17]
.frame_size_stats2_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[18
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[19
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[20
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[21
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[22
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[23
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[24
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[25
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[26
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[27
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[28
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[29
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[30
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[31
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[32
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33
].general_statisics_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/general_statisic_control[33
].general_statisics_sync_inc_vector_sync_inc_vector
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[0].sync_accum_gray_i_accum_gray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[1].sync_accum_gray_i_accum_gray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[2].sync_accum_gray_i_accum_gray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[3].sync_accum_gray_i_accum_gray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[4].sync_accum_gray_i_accum_gray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[5].sync_accum_gray_i_accum_gray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[6].sync_accum_gray_i_accum_gray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_byte_counter_accum_gray_
resync[7].sync_accum_gray_i_accum_gray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[0].sync_accum_gray_i_accum_gray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[1].sync_accum_gray_i_accum_gray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[2].sync_accum_gray_i_accum_gray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[3].sync_accum_gray_i_accum_gray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[4].sync_accum_gray_i_accum_gray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[5].sync_accum_gray_i_accum_gray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[6].sync_accum_gray_i_accum_gray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_fragment_counter_accum_g
ray_resync[7].sync_accum_gray_i_accum_gray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[0].sync_accum_gray_i_accum_gray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[1].sync_accum_gray_i_accum_gray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[2].sync_accum_gray_i_accum_gray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[3].sync_accum_gray_i_accum_gray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[4].sync_accum_gray_i_accum_gray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[5].sync_accum_gray_i_accum_gray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[6].sync_accum_gray_i_accum_gray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/rx_undersized_counter_accum
_gray_resync[7].sync_accum_gray_i_accum_gray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[0].sync_accum_gray_i_accum_gray_resync[0].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[1].sync_accum_gray_i_accum_gray_resync[1].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[2].sync_accum_gray_i_accum_gray_resync[2].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[3].sync_accum_gray_i_accum_gray_resync[3].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[4].sync_accum_gray_i_accum_gray_resync[4].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[5].sync_accum_gray_i_accum_gray_resync[5].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[6].sync_accum_gray_i_accum_gray_resync[6].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters/tx_byte_counter_accum_gray_
resync[7].sync_accum_gray_i_accum_gray_resync[7].sync_accum_gray_i
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters_sync_request
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters_sync_request_sync_request
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters_sync_response
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/STATGEN.statistics_counters_sync_response_sync_response
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC_U0/trimac_top/TRI_SPEE
D.TRIMAC_INST/TXGEN/CONFIG_SELECT.SPEED_1_SYNC
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/U0/trimac_top/TRI_SPEED.TRIMAC_INST/INTCGEN.intc/gen_sy
nc[0].sync_request
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/U0/trimac_top/TRI_SPEED.TRIMAC_INST/TXGEN/CONFIG_SELECT
.SPEED_1_SYNC
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[0].
sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[0].
sync_enable_address_filters[0].sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[1].
sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[1].
sync_enable_address_filters[1].sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[2].
sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[2].
sync_enable_address_filters[2].sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[3].
sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_address_filters[3].
sync_enable_address_filters[3].sync_enable
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_resync_promiscuous_
mode
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_resync_promiscuous_
mode_resync_promiscuous_mode
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_sync_update
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/trimac_block/trimac_core/U0/trimac_t
op/TRI_SPEED.TRIMAC_INST/addr_filter_top/address_filter_inst_sync_update_sync_up
date
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/tx_mac_reset_gen/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/resync_wr_s
tore_frame_tog/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/rx_fifo_i/sync_rd_add
r_tog/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_t
ran_frame_tog/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_rd_t
xfer_tog/hset
ETH_MODULE/udp_1/eth_inst/trimac_fifo_block/user_side_FIFO/tx_fifo_i/resync_wr_f
rame_in_fifo/hset
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
