Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.13-s036_1, built Tue Dec 20 2016
Options: -files ../synthesize.tcl 
Date:    Tue Jul 09 14:06:32 2019
Host:    scc-pool-b-32 (x86_64 w/Linux 4.9.0-8-amd64) (4cores*4cpus*Intel(R) Core(TM) i5-4590 CPU @ 3.30GHz 6144KB) (8060188KB)
OS:      Unsupported OS as /etc does not have release info

Checking out license: Genus_Synthesis

Loading tool scripts...
Sourcing GUI preferences file /home/ws/ufwhq/.cadence/genus/gui.tcl...
Finished loading tool scripts (7 seconds elapsed).

Sourcing ../synthesize.tcl...

  Message Summary for Library uk65lscllmvbbr_108c125_wc.lib:
  **********************************************************
  Could not find an attribute in the library. [LBR-436]: 1282
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************************
 

  Message Summary for Library SJKA65_512X32X1CM4_ss1p08v125c.lib:
  ***************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 64
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************************************
 

  Message Summary for Library u065gioll18gpir_wc.lib:
  ***************************************************
  Could not find an attribute in the library. [LBR-436]: 142
  Missing a function attribute in the output pin definition. [LBR-518]: 8
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'uk65lscllmvbbr_108c125_wc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM2R'
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM3R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM4R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM6R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM8R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM12R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM16R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM20R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM2R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM3R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM4R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM6R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM8R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM12R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM16R'
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM20R'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'SJKA65_512X32X1CM4_ss1p08v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.080000, 125.000000) in library 'u065gioll18gpir_wc.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'u065gioll18gpir_wc/IAABREAK'.
        : Specify a valid area value for the libcell.
  Setting attribute of root '/': 'library' = /var/autofs/cadence2/umc-65//65nm-stdcells/synopsys/uk65lscllmvbbr_108c125_wc.lib /var/autofs/cadence2/umc-65//rams/512x32/SJKA65_512X32X1CM4/SJKA65_512X32X1CM4_ss1p08v125c.lib /var/autofs/cadence2/umc-65//65nm-pads/synopsys/u065gioll18gpir_wc.lib
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VDD' of library cell 'IDCLAMPC' has no incoming arcs.
        : Ensure that the relevant timing arcs are defined in the Liberty model of the libcell.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VDDANA' of library cell 'IACLAMP' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VDDANAC' of library cell 'IACLAMPC' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VDD' of library cell 'IDDBREAK' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VDDIO' of library cell 'IDDIOBREAK' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSS' of library cell 'IDABREAKL' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSS' of library cell 'IDABREAKR' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSSANA' of library cell 'IAGBREAK' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSS' of library cell 'IFILLER20' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSS' of library cell 'ICORNER' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'VSSANA' of library cell 'ICORNERA' has no incoming arcs.
Warning : Libcell will be treated as a timing model. [LBR-158]
        : The pin 'G0' of library cell 'DI_BTB_G' has no incoming arcs.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'minisystem_top' from file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v'.
Warning : Ignored redundant case item. [CDFG-480]
        : Case item '01-100' in module 'egress_fsm' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../egress_fsm.v' on line 62.
        : When multiple case item expressions match the case condition, only the statements associated with the first matching item are considered.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'egress_buffer_space' in module 'link' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../link.v' on line 122.
        : A flip-flop or latch that was inferred for an unused signal or variable was removed. Use '::legacy::set_attribute hdl_preserve_unused_registers true /' to preserve the flip-flop or latch.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB0' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
        : Use the 'hdl_unconnected_input_port_value' attribute to control treatment of unconnected input port during elaboration.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB1' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB2' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB3' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB4' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB5' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB6' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB7' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB8' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB9' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB10' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB11' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB12' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB13' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB14' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB15' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB16' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB17' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB18' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB19' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB20' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB21' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB22' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB23' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB24' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB25' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB26' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB27' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB28' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB29' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB30' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DIB31' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DVS0' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DVS1' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DVS2' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DVS3' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DVSE' of instance 'RAM512x32' of module 'SJKA65_512X32X1CM4' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/ram/ram_1w1r_2c.v' on line 39, column 31.
Warning : Input port is wider than connected signal. [CDFG-467]
        : Signal width (24) does not match width of port 'wdata_a' (32) of instance 'ram_I' of module 'ram_512x32' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/src/async_standard_fifo.v' on line 113.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Output port is wider than connected signal. [CDFG-468]
        : Signal width (24) does not match width of port 'rdata_b' (32) of instance 'ram_I' of module 'ram_512x32' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/src/async_standard_fifo.v' on line 113.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'wdata_a' of instance 'ram_I' of module 'ram_512x32' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../../async_fifo/src/async_standard_fifo.v' on line 113, column 19.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cmem[2]' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 269.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'cmem[3]' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 269.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_RESN' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 7, column 16.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_CLK' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 5, column 15.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_CABLECONNECTED' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 9, column 27.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'PAD_DATAIN' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 10, column 19.
Warning : SystemVerilog variable has multiple concurrent or sequential drivers. [CDFG2G-621]
        : 'cmem[0]' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 320, column 18.
        : SystemVerilog variables can be written by one or more sequential statements or one concurrent assignment or one port.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DO' of instance 'clk_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 19, column 14.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'IDDQ' of instance 'clk_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 19, column 14.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN1' of instance 'clk_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 19, column 14.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN2' of instance 'clk_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 19, column 14.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'SR' of instance 'clk_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 19, column 14.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DO' of instance 'resn_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 27, column 15.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'IDDQ' of instance 'resn_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 27, column 15.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN1' of instance 'resn_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 27, column 15.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN2' of instance 'resn_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 27, column 15.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'SR' of instance 'resn_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 27, column 15.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DO' of instance 'cableconnect_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 35, column 23.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'IDDQ' of instance 'cableconnect_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 35, column 23.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN1' of instance 'cableconnect_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 35, column 23.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN2' of instance 'cableconnect_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 35, column 23.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'SR' of instance 'cableconnect_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 35, column 23.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'DO' of instance 'datain_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 43, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'IDDQ' of instance 'datain_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 43, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN1' of instance 'datain_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 43, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN2' of instance 'datain_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 43, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'SR' of instance 'datain_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 43, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'IDDQ' of instance 'dataout_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 51, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN1' of instance 'dataout_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 51, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'PIN2' of instance 'dataout_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 51, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'SR' of instance 'dataout_io' of module 'IUMA' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 51, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'wptr_value' of instance 'fifo_input' of module 'async_fifo_DSIZE24_ASIZE9_PIPELINED0' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 191, column 17.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'rptr_value' of instance 'fifo_input' of module 'async_fifo_DSIZE24_ASIZE9_PIPELINED0' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 191, column 17.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'shift_out' of instance 'fifo_output' of module 'async_fifo_DSIZE24_ASIZE9_PIPELINED0' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 230, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'wptr_value' of instance 'fifo_output' of module 'async_fifo_DSIZE24_ASIZE9_PIPELINED0' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 230, column 18.
Warning : Unconnected instance input port detected. [ELABUTL-124]
        : Unconnected input port 'rptr_value' of instance 'fifo_output' of module 'async_fifo_DSIZE24_ASIZE9_PIPELINED0' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 230, column 18.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'transmit_almost_full' in module 'minisystem_top' in file '/home/ws/ufwhq/dds19/assignment5/ipe-adl-dds-ss17-demos/demos/minisystem/synthesis/../minisystem_top.v' on line 298, column 8.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'minisystem_top'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            12             26                                      elaborate
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      1 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "create_generated_clock"   - successful      1 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      1 , failed      0 (runtime  0.00)
 "get_port"                 - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      4 , failed      0 (runtime  0.00)
 "set_false_path"           - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[1]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[21]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[22]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'transmit_data_reg[23]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'fifo_input/dec_rptr_dly_reg'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'fifo_output/dec_rptr_dly_reg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 51 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 133 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'minisystem_top' to generic gates using 'medium' effort.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'minisystem_top' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'counter_match_SIZE16' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'counter_match_SIZE16'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'counter_match_SIZE16'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1_1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'empty_logic_ASIZE9_HANDSHAKE1_ALMOST_EMPTY_THRES1_1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5_1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 3 carry-save groups in module 'fifo_reg_ALMOST_FULL_VAL1_ALMOST_EMTPY_VAL1_DSIZE24_ENTRIES5_1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1_1' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1_1'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'full_logic_ASIZE9_HANDSHAKE1_ALMOST_FULL_THRES1_1'.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'link' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'link'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 4 carry-save groups in module 'link'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'minisystem_top'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 66 sequential instances.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             1              1                                      syn_generic
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 27
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 13
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'minisystem_top' to generic gates.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              1                                      syn_generic_2
Info    : Mapping. [SYNTH-4]
        : Mapping 'minisystem_top' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'res_n_clk_slow_sr_reg[0]'. The constant is '1'.
        : The instance attribute 'optimize_constant_feedback_seq' controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing a flip-flop with a logic constant 1. [GLO-13]
        : The instance is 'res_n_clk_slow_sr_reg[0]'.
        : To prevent this optimization, set the 'optimize_constant_1_flops' root attribute to 'false' or 'optimize_constant_1_seq' instance attribute to 'false'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'link_I/egress_fsm/current_state_reg[1]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 sequential instances.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'C2O' target slack: -1597 ps
Target path end-point (Port: minisystem_top/PAD_DATAOUT)

Cost Group 'C2C' target slack:  -193 ps
Target path end-point (Pin: fifo_output/reg_fifo_gen.reg_fifo_I_entry_reg[4][0]/d)

Cost Group 'I2C' target slack:    54 ps
Target path end-point (Pin: link_I_egress_data_reg[31]/d)

Cost Group 'C2C_slow' target slack:   235 ps
Target path end-point (Pin: fifo_input_reg_fifo_gen.reg_fifo_I_entry_reg[4][23]/d)

Cost Group 'clk' target slack:    55 ps
Target path end-point (Pin: fifo_input_async_fifo_I/r2w_sync_hs.sync_r2w_I_r_ptr_reg[9]/d)

Cost Group 'clk_slow' target slack:    54 ps
Target path end-point (Pin: fifo_input_reg_fifo_gen.reg_fifo_I_entry_reg[1][23]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               101247    -1791 
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2O             -1597    -1593     2000 
           C2C              -193     -198     2000 
           I2C                54      209     2000 
      clk_slow                54      709     2000 
           clk                55     1456     8000 
      C2C_slow               235     5468     8000 

 
Global incremental target info
==============================
Cost Group 'C2O' target slack: -1593 ps
Target path end-point (Port: minisystem_top/PAD_DATAOUT)

Cost Group 'C2C' target slack:  -187 ps
Target path end-point (Pin: fifo_output/reg_fifo_gen.reg_fifo_I_entry_reg[4][0]/D (DFQM8RA/D))

Cost Group 'I2C' target slack:    36 ps
Target path end-point (Pin: link_I_egress_data_reg[7]/D (DFQRM2RA/D))

Cost Group 'C2C_slow' target slack:   156 ps
Target path end-point (Pin: fifo_input_async_fifo_I/empty_logic.empty_logic_I_rempty_reg/D (DFQM2RA/D))

Cost Group 'clk_slow' target slack:    36 ps
Target path end-point (Pin: fifo_input_reg_fifo_gen.reg_fifo_I_entry_reg[3][23]/D (DFQM2RA/D))

Cost Group 'clk' target slack:    34 ps
Target path end-point (Pin: fifo_output/async_fifo_I_w2r_sync_hs.sync_w2r_I_r_ptr_reg[9]/D (DFEQZRM1RA/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              101004    -1780 
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2O             -1593    -1593     2000 
           C2C              -187     -187     2000 
           I2C                36      201     2000 
      clk_slow                36      489     2000 
           clk                34     1456     8000 
      C2C_slow               156     5477     8000 

     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            20             13         -15705 ps        -1593.3 ps  syn_map
  Setting attribute of root '/': 'pbs_stage_start_elapsed_time' = 41
  Setting attribute of root '/': 'pbs_stage_start_st_time' = 26
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'minisystem_top'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             0              0         -15705 ps        -1593.3 ps  syn_map_2
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'minisystem_top' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                100732    -1780    -15705      1466        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 const_prop               100730    -1780    -15705      1466        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 simp_cc_inputs           100730    -1780    -15705      1466        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 hi_fo_buf                100766    -1780    -15705      1466        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        1 /        1 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100766    -1780    -15705      1466        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_delay               100776    -1763    -15696       614        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz        21  (       12 /       13 )  0.05
       crit_upsz         8  (        0 /        0 )  0.01
       crit_slew         8  (        0 /        0 )  0.01
        setup_dn         8  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         8  (        0 /        0 )  0.00
          plc_st         8  (        0 /        0 )  0.00
        plc_star         8  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         8  (        0 /        0 )  0.00
            fopt         8  (        0 /        0 )  0.00
       crit_swap         8  (        0 /        0 )  0.00
       mux2_swap         8  (        0 /        0 )  0.00
       crit_dnsz        20  (        0 /        0 )  0.01
       load_swap         8  (        0 /        0 )  0.00
            fopt         8  (        0 /        0 )  0.00
        setup_dn         8  (        0 /        0 )  0.00
       load_isol         8  (        0 /        0 )  0.04
       load_isol         8  (        0 /        0 )  0.02
        move_for         8  (        0 /        0 )  0.00
        move_for         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
          rem_bi         8  (        0 /        0 )  0.00
         offload         8  (        0 /        0 )  0.00
           phase         8  (        0 /        0 )  0.00
        in_phase         8  (        0 /        0 )  0.00
       merge_bit         8  (        0 /        0 )  0.00
     merge_idrvr         8  (        0 /        0 )  0.00
     merge_iload         8  (        0 /        0 )  0.00
    merge_idload         8  (        0 /        0 )  0.00
      merge_drvr         8  (        0 /        0 )  0.00
      merge_load         8  (        0 /        0 )  0.00
          decomp         8  (        0 /        0 )  0.01
        p_decomp         8  (        0 /        0 )  0.01
        levelize         8  (        0 /        0 )  0.00
        mb_split         8  (        0 /        0 )  0.00
             dup         8  (        0 /        0 )  0.00
      mux_retime         8  (        0 /        0 )  0.00
         buf2inv         8  (        0 /        0 )  0.00
             exp         5  (        0 /        2 )  0.00
       gate_deco         8  (        0 /        0 )  0.12
       gcomp_tim         6  (        0 /        0 )  0.02
  inv_pair_2_buf         8  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         4  (        0 /        1 )  0.12
        crr_glob         5  (        0 /        0 )  0.00
         crr_200         4  (        0 /        1 )  0.04
        crr_glob         5  (        0 /        0 )  0.00
         crr_300         4  (        0 /        1 )  0.04
        crr_glob         5  (        0 /        0 )  0.00
         crr_400         4  (        0 /        1 )  0.03
        crr_glob         5  (        0 /        0 )  0.00
         crr_111         5  (        0 /        2 )  0.11
        crr_glob         5  (        0 /        0 )  0.00
         crr_210         4  (        0 /        1 )  0.08
        crr_glob         5  (        0 /        0 )  0.00
         crr_110         5  (        0 /        2 )  0.09
        crr_glob         5  (        0 /        0 )  0.00
         crr_101         5  (        0 /        2 )  0.06
        crr_glob         5  (        0 /        0 )  0.00
         crr_201         4  (        0 /        1 )  0.04
        crr_glob         5  (        0 /        0 )  0.00
         crr_211         4  (        0 /        1 )  0.09
        crr_glob         5  (        0 /        0 )  0.00
        crit_msz         5  (        0 /        1 )  0.01
       crit_upsz         5  (        0 /        0 )  0.00
       crit_slew         5  (        0 /        0 )  0.00
        setup_dn        10  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
        plc_star         5  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         5  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_swap         5  (        0 /        0 )  0.00
       mux2_swap         5  (        0 /        0 )  0.00
       crit_dnsz        10  (        0 /        0 )  0.01
       load_swap         5  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
        setup_dn        10  (        0 /        0 )  0.00
       load_isol        10  (        0 /        0 )  0.04
       load_isol        10  (        0 /        0 )  0.04
        move_for        10  (        0 /        0 )  0.00
        move_for        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
          rem_bi        10  (        0 /        0 )  0.00
         offload        10  (        0 /        0 )  0.00
       merge_bit         5  (        0 /        0 )  0.00
     merge_idrvr         5  (        0 /        0 )  0.00
     merge_iload         5  (        0 /        0 )  0.00
    merge_idload         5  (        0 /        0 )  0.00
      merge_drvr         5  (        0 /        0 )  0.00
      merge_load         5  (        0 /        0 )  0.00
           phase         5  (        0 /        0 )  0.00
          decomp         5  (        0 /        0 )  0.00
        p_decomp         5  (        0 /        0 )  0.00
        levelize         5  (        0 /        0 )  0.00
        mb_split         5  (        0 /        0 )  0.00
        in_phase         5  (        0 /        0 )  0.00
             dup         5  (        0 /        0 )  0.00
      mux_retime         5  (        0 /        0 )  0.00
         buf2inv         5  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         4  (        0 /        0 )  0.06
       gcomp_tim         4  (        0 /        0 )  0.01
  inv_pair_2_buf         5  (        0 /        0 )  0.00
 init_drc                 100776    -1763    -15696       614        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_max_trans           100780    -1763    -15696         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         1  (        0 /        0 )  0.00
        plc_star         1  (        0 /        0 )  0.00
        drc_bufs         2  (        1 /        1 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 100780    -1763    -15696         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_tns                 100839    -1717    -15142         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_tns                 100839    -1717    -15142         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       322  (        0 /        0 )  0.02
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       322  (      135 /      138 )  0.60
       crit_upsz       187  (        1 /        1 )  0.19
       plc_lo_st       186  (        0 /        0 )  0.00
       crit_swap       186  (        0 /        0 )  0.01
       mux2_swap       186  (        0 /        0 )  0.00
       crit_dnsz       279  (        3 /        3 )  0.19
       load_swap       183  (        0 /        0 )  0.00
            fopt       183  (        0 /        0 )  0.18
        setup_dn       183  (        0 /        0 )  0.00
       load_isol       183  (        0 /        0 )  0.52
       load_isol       183  (        0 /        0 )  0.00
        move_for       183  (        0 /        0 )  0.00
        move_for       183  (        0 /        0 )  0.00
          rem_bi       183  (        0 /        0 )  0.00
         offload       183  (        0 /        0 )  0.00
          rem_bi       183  (        0 /        0 )  0.00
         offload       183  (        0 /        0 )  0.00
       merge_bit       183  (        0 /        0 )  0.00
     merge_idrvr       183  (        0 /        0 )  0.00
     merge_iload       183  (        0 /        0 )  0.00
    merge_idload       183  (        0 /        0 )  0.00
      merge_drvr       183  (        0 /        0 )  0.00
      merge_load       183  (        0 /        0 )  0.00
           phase       183  (        0 /        0 )  0.00
          decomp       183  (        3 /        3 )  0.32
        p_decomp       180  (        0 /        0 )  0.39
        levelize       180  (        0 /        0 )  0.00
        mb_split       180  (        0 /        0 )  0.00
             dup       180  (        0 /        0 )  0.00
      mux_retime       180  (        0 /        0 )  0.00
       crr_local       180  (        9 /       32 )  5.34
         buf2inv       171  (        0 /        0 )  0.00

 init_area                100839    -1717    -15142         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 rem_inv                  100800    -1717    -15142         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 merge_bi                 100794    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 rem_inv_qb               100792    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 seq_res_area             100788    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 io_phase                 100787    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 gate_comp                100734    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 gcomp_mog                100733    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 glob_area                100716    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 area_down                100699    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv        14  (       13 /       13 )  0.04
        merge_bi         3  (        3 /        3 )  0.01
      rem_inv_qb         6  (        1 /        1 )  0.01
    seq_res_area        23  (        1 /        1 )  5.32
        io_phase        40  (        2 /       10 )  0.08
       gate_comp       175  (       29 /       32 )  0.38
       gcomp_mog         4  (        3 /        3 )  0.06
       glob_area        30  (        6 /       30 )  0.06
       area_down        67  (        7 /        8 )  0.20
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100699    -1717    -15141         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_delay               100696    -1716    -15133         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_delay               100696    -1716    -15133         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220        10  (        4 /        6 )  0.27
        crr_glob        10  (        2 /        4 )  0.03
         crr_200         8  (        0 /        2 )  0.02
        crr_glob         8  (        0 /        0 )  0.00
         crr_300         8  (        0 /        2 )  0.03
        crr_glob         8  (        0 /        0 )  0.00
         crr_400         8  (        0 /        2 )  0.02
        crr_glob         8  (        0 /        0 )  0.00
         crr_111         8  (        0 /        4 )  0.08
        crr_glob         8  (        0 /        0 )  0.00
         crr_210         8  (        0 /        4 )  0.08
        crr_glob         8  (        0 /        0 )  0.00
         crr_110         8  (        0 /        4 )  0.08
        crr_glob         8  (        0 /        0 )  0.00
         crr_101         8  (        0 /        2 )  0.02
        crr_glob         8  (        0 /        0 )  0.00
         crr_201         8  (        0 /        4 )  0.05
        crr_glob         8  (        0 /        0 )  0.00
         crr_211         8  (        0 /        4 )  0.08
        crr_glob         8  (        0 /        0 )  0.01
        crit_msz        12  (        0 /        0 )  0.02
       crit_upsz        12  (        0 /        0 )  0.02
       crit_slew        12  (        0 /        0 )  0.01
        setup_dn        24  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        24  (        0 /        0 )  0.00
          plc_st        24  (        0 /        0 )  0.00
        plc_star        12  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        12  (        0 /        0 )  0.00
            fopt        24  (        0 /        0 )  0.00
       crit_swap        12  (        0 /        0 )  0.00
       mux2_swap        12  (        0 /        0 )  0.00
       crit_dnsz        10  (        0 /        0 )  0.01
       load_swap        12  (        0 /        0 )  0.00
            fopt        24  (        0 /        0 )  0.00
        setup_dn        24  (        0 /        0 )  0.00
       load_isol        24  (        0 /        0 )  0.04
       load_isol        24  (        0 /        0 )  0.04
        move_for        24  (        0 /        0 )  0.00
        move_for        24  (        0 /        0 )  0.00
          rem_bi        24  (        0 /        0 )  0.00
         offload        24  (        0 /        0 )  0.00
          rem_bi        24  (        0 /        0 )  0.00
         offload        24  (        0 /        0 )  0.00
       merge_bit        12  (        0 /        0 )  0.00
     merge_idrvr        12  (        0 /        0 )  0.00
     merge_iload        12  (        0 /        0 )  0.00
    merge_idload        12  (        0 /        0 )  0.00
      merge_drvr        12  (        0 /        0 )  0.00
      merge_load        12  (        0 /        0 )  0.00
           phase        12  (        0 /        0 )  0.00
          decomp        12  (        0 /        0 )  0.00
        p_decomp        12  (        0 /        0 )  0.00
        levelize        12  (        0 /        0 )  0.00
        mb_split        12  (        0 /        0 )  0.00
        in_phase        12  (        0 /        0 )  0.00
             dup        12  (        0 /        0 )  0.00
      mux_retime        12  (        0 /        0 )  0.00
         buf2inv        12  (        0 /        0 )  0.00
             exp         3  (        0 /        3 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim        14  (        0 /        0 )  0.04
  inv_pair_2_buf        12  (        0 /        0 )  0.00
 init_drc                 100696    -1716    -15133         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 100696    -1716    -15133         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_tns                 100697    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         8  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         8  (        1 /        1 )  0.02
       crit_upsz         7  (        0 /        0 )  0.00
       plc_lo_st         7  (        0 /        0 )  0.00
       crit_swap         7  (        0 /        0 )  0.00
       mux2_swap         7  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.02
       load_swap         7  (        0 /        0 )  0.00
            fopt         7  (        0 /        0 )  0.00
        setup_dn         7  (        0 /        0 )  0.00
       load_isol         7  (        0 /        0 )  0.02
       load_isol         7  (        0 /        0 )  0.00
        move_for         7  (        0 /        0 )  0.00
        move_for         7  (        0 /        0 )  0.00
          rem_bi         7  (        0 /        0 )  0.00
         offload         7  (        0 /        0 )  0.00
          rem_bi         7  (        0 /        0 )  0.00
         offload         7  (        0 /        0 )  0.00
       merge_bit         7  (        0 /        0 )  0.00
     merge_idrvr         7  (        0 /        0 )  0.00
     merge_iload         7  (        0 /        0 )  0.00
    merge_idload         7  (        0 /        0 )  0.00
      merge_drvr         7  (        0 /        0 )  0.00
      merge_load         7  (        0 /        0 )  0.00
           phase         7  (        0 /        0 )  0.00
          decomp         7  (        0 /        0 )  0.00
        p_decomp         7  (        0 /        0 )  0.00
        levelize         7  (        0 /        0 )  0.00
        mb_split         7  (        0 /        0 )  0.00
             dup         7  (        0 /        0 )  0.00
      mux_retime         7  (        0 /        0 )  0.00
       crr_local         7  (        0 /        0 )  0.12
         buf2inv         7  (        0 /        0 )  0.00

 init_area                100697    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 gate_comp                100695    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 glob_area                100692    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 area_down                100687    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.00
        io_phase        36  (        0 /        4 )  0.06
       gate_comp       140  (        1 /        2 )  0.28
       gcomp_mog         1  (        0 /        0 )  0.05
       glob_area        30  (        1 /       30 )  0.05
       area_down        68  (        3 /        4 )  0.19
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100687    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         9  (        0 /        0 )  0.01
       crit_upsz         9  (        0 /        0 )  0.02
       crit_slew         9  (        0 /        0 )  0.01
        setup_dn         9  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       load_swap         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.02
       load_isol         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
        in_phase         9  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.00
        p_decomp         9  (        0 /        0 )  0.00
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
         buf2inv         9  (        0 /        0 )  0.00
             exp         2  (        0 /        2 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         3  (        0 /        0 )  0.01
  inv_pair_2_buf         9  (        0 /        0 )  0.00

 init_drc                 100687    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'minisystem_top'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            18             18         -15137 ps        -1593.3 ps  syn_opt
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'minisystem_top' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_iopt                100687    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 const_prop               100687    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 hi_fo_buf                100723    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        1 /        1 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100723    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         9  (        0 /        0 )  0.01
       crit_upsz         9  (        0 /        0 )  0.01
       crit_slew         9  (        0 /        0 )  0.01
        setup_dn         9  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.00
       load_swap         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.02
       load_isol         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
        in_phase         9  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.00
        p_decomp         9  (        0 /        0 )  0.00
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
         buf2inv         9  (        0 /        0 )  0.00
             exp         5  (        0 /        2 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         3  (        0 /        0 )  0.01
  inv_pair_2_buf         9  (        0 /        0 )  0.00

 incr_delay               100700    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_delay               100700    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         6  (        1 /        3 )  0.17
        crr_glob         6  (        1 /        1 )  0.01
         crr_200         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_300         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_400         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_111         5  (        0 /        2 )  0.05
        crr_glob         5  (        0 /        0 )  0.00
         crr_210         5  (        0 /        2 )  0.06
        crr_glob         5  (        0 /        0 )  0.00
         crr_110         5  (        0 /        2 )  0.04
        crr_glob         5  (        0 /        0 )  0.01
         crr_101         5  (        0 /        1 )  0.02
        crr_glob         5  (        0 /        0 )  0.00
         crr_201         5  (        0 /        2 )  0.02
        crr_glob         5  (        0 /        0 )  0.00
         crr_211         5  (        0 /        2 )  0.05
        crr_glob         5  (        0 /        0 )  0.01
        crit_msz         9  (        0 /        0 )  0.02
       crit_upsz         9  (        0 /        0 )  0.01
       crit_slew         9  (        0 /        0 )  0.01
        setup_dn        18  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
            fopt        18  (        0 /        0 )  0.00
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         4  (        0 /        0 )  0.00
       load_swap         9  (        0 /        0 )  0.00
            fopt        18  (        0 /        0 )  0.00
        setup_dn        18  (        0 /        0 )  0.00
       load_isol        18  (        0 /        0 )  0.02
       load_isol        18  (        0 /        0 )  0.02
        move_for        18  (        0 /        0 )  0.00
        move_for        18  (        0 /        0 )  0.00
          rem_bi        18  (        0 /        0 )  0.00
         offload        18  (        0 /        0 )  0.00
          rem_bi        18  (        0 /        0 )  0.00
         offload        18  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.00
        p_decomp         9  (        0 /        0 )  0.00
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
        in_phase         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
         buf2inv         9  (        0 /        0 )  0.00
             exp         2  (        0 /        2 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         3  (        0 /        0 )  0.01
  inv_pair_2_buf         9  (        0 /        0 )  0.00
 init_drc                 100700    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 100700    -1715    -15137         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 incr_tns                 100703    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt       177  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz       177  (        2 /        2 )  0.31
       crit_upsz       175  (        0 /        0 )  0.16
       plc_lo_st       175  (        0 /        0 )  0.00
       crit_swap       175  (        0 /        0 )  0.00
       mux2_swap       175  (        0 /        0 )  0.00
       crit_dnsz       266  (        0 /        0 )  0.18
       load_swap       175  (        0 /        0 )  0.00
            fopt       175  (        0 /        0 )  0.17
        setup_dn       175  (        0 /        0 )  0.00
       load_isol       175  (        0 /        0 )  0.55
       load_isol       175  (        0 /        0 )  0.00
        move_for       175  (        0 /        0 )  0.00
        move_for       175  (        0 /        0 )  0.00
          rem_bi       175  (        0 /        0 )  0.00
         offload       175  (        0 /        0 )  0.00
          rem_bi       175  (        0 /        0 )  0.00
         offload       175  (        0 /        0 )  0.00
       merge_bit       175  (        0 /        0 )  0.00
     merge_idrvr       175  (        0 /        0 )  0.00
     merge_iload       175  (        0 /        0 )  0.00
    merge_idload       175  (        0 /        0 )  0.00
      merge_drvr       175  (        0 /        0 )  0.00
      merge_load       175  (        0 /        0 )  0.00
           phase       175  (        0 /        0 )  0.00
          decomp       175  (        0 /        0 )  0.28
        p_decomp       175  (        0 /        0 )  0.39
        levelize       175  (        0 /        0 )  0.00
        mb_split       175  (        0 /        0 )  0.00
             dup       175  (        0 /        0 )  0.00
      mux_retime       175  (        0 /        0 )  0.00
       crr_local       175  (        1 /       24 )  5.08
         buf2inv       174  (        0 /        0 )  0.00

 init_area                100703    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 rem_inv                  100685    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 area_down                100682    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         3  (        2 /        2 )  0.01
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.00
    seq_res_area        23  (        0 /        0 )  5.32
        io_phase        36  (        0 /        4 )  0.06
       gate_comp       140  (        0 /        1 )  0.29
       gcomp_mog         1  (        0 /        0 )  0.04
       glob_area        30  (        0 /       30 )  0.05
       area_down        67  (        2 /        3 )  0.18
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100682    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         5  (        0 /        2 )  0.12
        crr_glob         5  (        0 /        0 )  0.00
         crr_200         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_300         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_400         5  (        0 /        1 )  0.02
        crr_glob         5  (        0 /        0 )  0.00
         crr_111         5  (        0 /        2 )  0.05
        crr_glob         5  (        0 /        0 )  0.00
         crr_210         5  (        0 /        2 )  0.06
        crr_glob         5  (        0 /        0 )  0.00
         crr_110         5  (        0 /        2 )  0.04
        crr_glob         5  (        0 /        0 )  0.00
         crr_101         5  (        0 /        1 )  0.01
        crr_glob         5  (        0 /        0 )  0.00
         crr_201         5  (        0 /        2 )  0.02
        crr_glob         5  (        0 /        0 )  0.00
         crr_211         5  (        0 /        2 )  0.05
        crr_glob         5  (        0 /        0 )  0.01
        crit_msz         9  (        0 /        0 )  0.01
       crit_upsz         9  (        0 /        0 )  0.01
       crit_slew         9  (        0 /        0 )  0.01
        setup_dn        18  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
          plc_st        18  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
            fopt        18  (        0 /        0 )  0.01
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         4  (        0 /        0 )  0.00
       load_swap         9  (        0 /        0 )  0.00
            fopt        18  (        0 /        0 )  0.01
        setup_dn        18  (        0 /        0 )  0.00
       load_isol        18  (        0 /        0 )  0.02
       load_isol        18  (        0 /        0 )  0.02
        move_for        18  (        0 /        0 )  0.00
        move_for        18  (        0 /        0 )  0.00
          rem_bi        18  (        0 /        0 )  0.00
         offload        18  (        0 /        0 )  0.00
          rem_bi        18  (        0 /        0 )  0.00
         offload        18  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.00
        p_decomp         9  (        0 /        0 )  0.00
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
        in_phase         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
         buf2inv         9  (        0 /        0 )  0.00
             exp         1  (        0 /        1 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         3  (        0 /        0 )  0.01
  inv_pair_2_buf         9  (        0 /        0 )  0.00
 init_drc                 100682    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 100682    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                100682    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT
 area_down                100681    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         3  (        0 /        0 )  0.00
        io_phase        36  (        0 /        4 )  0.06
       gate_comp       140  (        0 /        1 )  0.28
       gcomp_mog         1  (        0 /        0 )  0.05
       glob_area        30  (        0 /       30 )  0.04
       area_down        67  (        1 /        2 )  0.18
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
-------------------------------------------------------------------------------
 init_delay               100681    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         9  (        0 /        0 )  0.01
       crit_upsz         9  (        0 /        0 )  0.02
       crit_slew         9  (        0 /        0 )  0.01
        setup_dn         9  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
          plc_st         9  (        0 /        0 )  0.00
        plc_star         9  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
       crit_swap         9  (        0 /        0 )  0.00
       mux2_swap         9  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.00
       load_swap         9  (        0 /        0 )  0.00
            fopt         9  (        0 /        0 )  0.00
        setup_dn         9  (        0 /        0 )  0.00
       load_isol         9  (        0 /        0 )  0.02
       load_isol         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
        move_for         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
          rem_bi         9  (        0 /        0 )  0.00
         offload         9  (        0 /        0 )  0.00
           phase         9  (        0 /        0 )  0.00
        in_phase         9  (        0 /        0 )  0.00
       merge_bit         9  (        0 /        0 )  0.00
     merge_idrvr         9  (        0 /        0 )  0.00
     merge_iload         9  (        0 /        0 )  0.00
    merge_idload         9  (        0 /        0 )  0.00
      merge_drvr         9  (        0 /        0 )  0.00
      merge_load         9  (        0 /        0 )  0.00
          decomp         9  (        0 /        0 )  0.00
        p_decomp         9  (        0 /        0 )  0.00
        levelize         9  (        0 /        0 )  0.00
        mb_split         9  (        0 /        0 )  0.00
             dup         9  (        0 /        0 )  0.00
      mux_retime         9  (        0 /        0 )  0.00
         buf2inv         9  (        0 /        0 )  0.00
             exp         1  (        0 /        1 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         3  (        0 /        0 )  0.01
  inv_pair_2_buf         9  (        0 /        0 )  0.00

 init_drc                 100681    -1715    -15138         0        0        0
            Worst cost_group: C2O, WNS: -1593.3
            Path: link_I_egress_data_reg[31]/CK --> PAD_DATAOUT

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'minisystem_top'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            16             16         -15138 ps        -1593.3 ps  syn_opt_2
WARNING: This version of the tool is 931 days old.
genus@root:> ls
fv
genus.cmd
genus.log
netlist
qor.txt
