
dip.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  08009f18  08009f18  00019f18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a430  0800a430  0001a430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a438  0800a438  0001a438  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800a43c  0800a43c  0001a43c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  0800a440  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020228  2**0
                  CONTENTS
  8 .bss          000147d0  20000228  20000228  00020228  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200149f8  200149f8  00020228  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 11 .debug_info   00026cb1  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00005a54  00000000  00000000  00046f09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001c30  00000000  00000000  0004c960  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000019b0  00000000  00000000  0004e590  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000e721  00000000  00000000  0004ff40  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008471  00000000  00000000  0005e661  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00066ad2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007e64  00000000  00000000  00066b50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009f00 	.word	0x08009f00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	08009f00 	.word	0x08009f00

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b97a 	b.w	80005ac <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	468c      	mov	ip, r1
 80002d6:	460d      	mov	r5, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	9e08      	ldr	r6, [sp, #32]
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d151      	bne.n	8000384 <__udivmoddi4+0xb4>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d96d      	bls.n	80003c2 <__udivmoddi4+0xf2>
 80002e6:	fab2 fe82 	clz	lr, r2
 80002ea:	f1be 0f00 	cmp.w	lr, #0
 80002ee:	d00b      	beq.n	8000308 <__udivmoddi4+0x38>
 80002f0:	f1ce 0c20 	rsb	ip, lr, #32
 80002f4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000300:	ea4c 0c05 	orr.w	ip, ip, r5
 8000304:	fa00 f40e 	lsl.w	r4, r0, lr
 8000308:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800030c:	0c25      	lsrs	r5, r4, #16
 800030e:	fbbc f8fa 	udiv	r8, ip, sl
 8000312:	fa1f f987 	uxth.w	r9, r7
 8000316:	fb0a cc18 	mls	ip, sl, r8, ip
 800031a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800031e:	fb08 f309 	mul.w	r3, r8, r9
 8000322:	42ab      	cmp	r3, r5
 8000324:	d90a      	bls.n	800033c <__udivmoddi4+0x6c>
 8000326:	19ed      	adds	r5, r5, r7
 8000328:	f108 32ff 	add.w	r2, r8, #4294967295
 800032c:	f080 8123 	bcs.w	8000576 <__udivmoddi4+0x2a6>
 8000330:	42ab      	cmp	r3, r5
 8000332:	f240 8120 	bls.w	8000576 <__udivmoddi4+0x2a6>
 8000336:	f1a8 0802 	sub.w	r8, r8, #2
 800033a:	443d      	add	r5, r7
 800033c:	1aed      	subs	r5, r5, r3
 800033e:	b2a4      	uxth	r4, r4
 8000340:	fbb5 f0fa 	udiv	r0, r5, sl
 8000344:	fb0a 5510 	mls	r5, sl, r0, r5
 8000348:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800034c:	fb00 f909 	mul.w	r9, r0, r9
 8000350:	45a1      	cmp	r9, r4
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x98>
 8000354:	19e4      	adds	r4, r4, r7
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	f080 810a 	bcs.w	8000572 <__udivmoddi4+0x2a2>
 800035e:	45a1      	cmp	r9, r4
 8000360:	f240 8107 	bls.w	8000572 <__udivmoddi4+0x2a2>
 8000364:	3802      	subs	r0, #2
 8000366:	443c      	add	r4, r7
 8000368:	eba4 0409 	sub.w	r4, r4, r9
 800036c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000370:	2100      	movs	r1, #0
 8000372:	2e00      	cmp	r6, #0
 8000374:	d061      	beq.n	800043a <__udivmoddi4+0x16a>
 8000376:	fa24 f40e 	lsr.w	r4, r4, lr
 800037a:	2300      	movs	r3, #0
 800037c:	6034      	str	r4, [r6, #0]
 800037e:	6073      	str	r3, [r6, #4]
 8000380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000384:	428b      	cmp	r3, r1
 8000386:	d907      	bls.n	8000398 <__udivmoddi4+0xc8>
 8000388:	2e00      	cmp	r6, #0
 800038a:	d054      	beq.n	8000436 <__udivmoddi4+0x166>
 800038c:	2100      	movs	r1, #0
 800038e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000392:	4608      	mov	r0, r1
 8000394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000398:	fab3 f183 	clz	r1, r3
 800039c:	2900      	cmp	r1, #0
 800039e:	f040 808e 	bne.w	80004be <__udivmoddi4+0x1ee>
 80003a2:	42ab      	cmp	r3, r5
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xdc>
 80003a6:	4282      	cmp	r2, r0
 80003a8:	f200 80fa 	bhi.w	80005a0 <__udivmoddi4+0x2d0>
 80003ac:	1a84      	subs	r4, r0, r2
 80003ae:	eb65 0503 	sbc.w	r5, r5, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	46ac      	mov	ip, r5
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d03f      	beq.n	800043a <__udivmoddi4+0x16a>
 80003ba:	e886 1010 	stmia.w	r6, {r4, ip}
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	b912      	cbnz	r2, 80003ca <__udivmoddi4+0xfa>
 80003c4:	2701      	movs	r7, #1
 80003c6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003ca:	fab7 fe87 	clz	lr, r7
 80003ce:	f1be 0f00 	cmp.w	lr, #0
 80003d2:	d134      	bne.n	800043e <__udivmoddi4+0x16e>
 80003d4:	1beb      	subs	r3, r5, r7
 80003d6:	0c3a      	lsrs	r2, r7, #16
 80003d8:	fa1f fc87 	uxth.w	ip, r7
 80003dc:	2101      	movs	r1, #1
 80003de:	fbb3 f8f2 	udiv	r8, r3, r2
 80003e2:	0c25      	lsrs	r5, r4, #16
 80003e4:	fb02 3318 	mls	r3, r2, r8, r3
 80003e8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ec:	fb0c f308 	mul.w	r3, ip, r8
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x134>
 80003f4:	19ed      	adds	r5, r5, r7
 80003f6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x132>
 80003fc:	42ab      	cmp	r3, r5
 80003fe:	f200 80d1 	bhi.w	80005a4 <__udivmoddi4+0x2d4>
 8000402:	4680      	mov	r8, r0
 8000404:	1aed      	subs	r5, r5, r3
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb5 f0f2 	udiv	r0, r5, r2
 800040c:	fb02 5510 	mls	r5, r2, r0, r5
 8000410:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000414:	fb0c fc00 	mul.w	ip, ip, r0
 8000418:	45a4      	cmp	ip, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x15c>
 800041c:	19e4      	adds	r4, r4, r7
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x15a>
 8000424:	45a4      	cmp	ip, r4
 8000426:	f200 80b8 	bhi.w	800059a <__udivmoddi4+0x2ca>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 040c 	sub.w	r4, r4, ip
 8000430:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000434:	e79d      	b.n	8000372 <__udivmoddi4+0xa2>
 8000436:	4631      	mov	r1, r6
 8000438:	4630      	mov	r0, r6
 800043a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043e:	f1ce 0420 	rsb	r4, lr, #32
 8000442:	fa05 f30e 	lsl.w	r3, r5, lr
 8000446:	fa07 f70e 	lsl.w	r7, r7, lr
 800044a:	fa20 f804 	lsr.w	r8, r0, r4
 800044e:	0c3a      	lsrs	r2, r7, #16
 8000450:	fa25 f404 	lsr.w	r4, r5, r4
 8000454:	ea48 0803 	orr.w	r8, r8, r3
 8000458:	fbb4 f1f2 	udiv	r1, r4, r2
 800045c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000460:	fb02 4411 	mls	r4, r2, r1, r4
 8000464:	fa1f fc87 	uxth.w	ip, r7
 8000468:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800046c:	fb01 f30c 	mul.w	r3, r1, ip
 8000470:	42ab      	cmp	r3, r5
 8000472:	fa00 f40e 	lsl.w	r4, r0, lr
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x1bc>
 8000478:	19ed      	adds	r5, r5, r7
 800047a:	f101 30ff 	add.w	r0, r1, #4294967295
 800047e:	f080 808a 	bcs.w	8000596 <__udivmoddi4+0x2c6>
 8000482:	42ab      	cmp	r3, r5
 8000484:	f240 8087 	bls.w	8000596 <__udivmoddi4+0x2c6>
 8000488:	3902      	subs	r1, #2
 800048a:	443d      	add	r5, r7
 800048c:	1aeb      	subs	r3, r5, r3
 800048e:	fa1f f588 	uxth.w	r5, r8
 8000492:	fbb3 f0f2 	udiv	r0, r3, r2
 8000496:	fb02 3310 	mls	r3, r2, r0, r3
 800049a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800049e:	fb00 f30c 	mul.w	r3, r0, ip
 80004a2:	42ab      	cmp	r3, r5
 80004a4:	d907      	bls.n	80004b6 <__udivmoddi4+0x1e6>
 80004a6:	19ed      	adds	r5, r5, r7
 80004a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ac:	d26f      	bcs.n	800058e <__udivmoddi4+0x2be>
 80004ae:	42ab      	cmp	r3, r5
 80004b0:	d96d      	bls.n	800058e <__udivmoddi4+0x2be>
 80004b2:	3802      	subs	r0, #2
 80004b4:	443d      	add	r5, r7
 80004b6:	1aeb      	subs	r3, r5, r3
 80004b8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004bc:	e78f      	b.n	80003de <__udivmoddi4+0x10e>
 80004be:	f1c1 0720 	rsb	r7, r1, #32
 80004c2:	fa22 f807 	lsr.w	r8, r2, r7
 80004c6:	408b      	lsls	r3, r1
 80004c8:	fa05 f401 	lsl.w	r4, r5, r1
 80004cc:	ea48 0303 	orr.w	r3, r8, r3
 80004d0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004d4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004d8:	40fd      	lsrs	r5, r7
 80004da:	ea4e 0e04 	orr.w	lr, lr, r4
 80004de:	fbb5 f9fc 	udiv	r9, r5, ip
 80004e2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004e6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ea:	fa1f f883 	uxth.w	r8, r3
 80004ee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004f2:	fb09 f408 	mul.w	r4, r9, r8
 80004f6:	42ac      	cmp	r4, r5
 80004f8:	fa02 f201 	lsl.w	r2, r2, r1
 80004fc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000500:	d908      	bls.n	8000514 <__udivmoddi4+0x244>
 8000502:	18ed      	adds	r5, r5, r3
 8000504:	f109 30ff 	add.w	r0, r9, #4294967295
 8000508:	d243      	bcs.n	8000592 <__udivmoddi4+0x2c2>
 800050a:	42ac      	cmp	r4, r5
 800050c:	d941      	bls.n	8000592 <__udivmoddi4+0x2c2>
 800050e:	f1a9 0902 	sub.w	r9, r9, #2
 8000512:	441d      	add	r5, r3
 8000514:	1b2d      	subs	r5, r5, r4
 8000516:	fa1f fe8e 	uxth.w	lr, lr
 800051a:	fbb5 f0fc 	udiv	r0, r5, ip
 800051e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000522:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000526:	fb00 f808 	mul.w	r8, r0, r8
 800052a:	45a0      	cmp	r8, r4
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x26e>
 800052e:	18e4      	adds	r4, r4, r3
 8000530:	f100 35ff 	add.w	r5, r0, #4294967295
 8000534:	d229      	bcs.n	800058a <__udivmoddi4+0x2ba>
 8000536:	45a0      	cmp	r8, r4
 8000538:	d927      	bls.n	800058a <__udivmoddi4+0x2ba>
 800053a:	3802      	subs	r0, #2
 800053c:	441c      	add	r4, r3
 800053e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000542:	eba4 0408 	sub.w	r4, r4, r8
 8000546:	fba0 8902 	umull	r8, r9, r0, r2
 800054a:	454c      	cmp	r4, r9
 800054c:	46c6      	mov	lr, r8
 800054e:	464d      	mov	r5, r9
 8000550:	d315      	bcc.n	800057e <__udivmoddi4+0x2ae>
 8000552:	d012      	beq.n	800057a <__udivmoddi4+0x2aa>
 8000554:	b156      	cbz	r6, 800056c <__udivmoddi4+0x29c>
 8000556:	ebba 030e 	subs.w	r3, sl, lr
 800055a:	eb64 0405 	sbc.w	r4, r4, r5
 800055e:	fa04 f707 	lsl.w	r7, r4, r7
 8000562:	40cb      	lsrs	r3, r1
 8000564:	431f      	orrs	r7, r3
 8000566:	40cc      	lsrs	r4, r1
 8000568:	6037      	str	r7, [r6, #0]
 800056a:	6074      	str	r4, [r6, #4]
 800056c:	2100      	movs	r1, #0
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	4618      	mov	r0, r3
 8000574:	e6f8      	b.n	8000368 <__udivmoddi4+0x98>
 8000576:	4690      	mov	r8, r2
 8000578:	e6e0      	b.n	800033c <__udivmoddi4+0x6c>
 800057a:	45c2      	cmp	sl, r8
 800057c:	d2ea      	bcs.n	8000554 <__udivmoddi4+0x284>
 800057e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000582:	eb69 0503 	sbc.w	r5, r9, r3
 8000586:	3801      	subs	r0, #1
 8000588:	e7e4      	b.n	8000554 <__udivmoddi4+0x284>
 800058a:	4628      	mov	r0, r5
 800058c:	e7d7      	b.n	800053e <__udivmoddi4+0x26e>
 800058e:	4640      	mov	r0, r8
 8000590:	e791      	b.n	80004b6 <__udivmoddi4+0x1e6>
 8000592:	4681      	mov	r9, r0
 8000594:	e7be      	b.n	8000514 <__udivmoddi4+0x244>
 8000596:	4601      	mov	r1, r0
 8000598:	e778      	b.n	800048c <__udivmoddi4+0x1bc>
 800059a:	3802      	subs	r0, #2
 800059c:	443c      	add	r4, r7
 800059e:	e745      	b.n	800042c <__udivmoddi4+0x15c>
 80005a0:	4608      	mov	r0, r1
 80005a2:	e708      	b.n	80003b6 <__udivmoddi4+0xe6>
 80005a4:	f1a8 0802 	sub.w	r8, r8, #2
 80005a8:	443d      	add	r5, r7
 80005aa:	e72b      	b.n	8000404 <__udivmoddi4+0x134>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <bit_proces>:
#include "ino.h"

#include <stdio.h>

uint8_t bit_proces(uint16_t sen_value, struct OP* op_arr, uint16_t op_n)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	6039      	str	r1, [r7, #0]
 80005ba:	80fb      	strh	r3, [r7, #6]
 80005bc:	4613      	mov	r3, r2
 80005be:	80bb      	strh	r3, [r7, #4]
	if ( op_arr[0].log == FIRST || op_arr[0].log == FIRST_NOT )
 80005c0:	683b      	ldr	r3, [r7, #0]
 80005c2:	7a1b      	ldrb	r3, [r3, #8]
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	d004      	beq.n	80005d2 <bit_proces+0x22>
 80005c8:	683b      	ldr	r3, [r7, #0]
 80005ca:	7a1b      	ldrb	r3, [r3, #8]
 80005cc:	2b02      	cmp	r3, #2
 80005ce:	f040 8129 	bne.w	8000824 <bit_proces+0x274>
	{
		uint16_t res =  BIT_CHECK_MASK;
 80005d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005d6:	81fb      	strh	r3, [r7, #14]
		uint16_t temp = BIT_CHECK_MASK;
 80005d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80005dc:	81bb      	strh	r3, [r7, #12]
		uint16_t state = 0;
 80005de:	2300      	movs	r3, #0
 80005e0:	817b      	strh	r3, [r7, #10]

		if(op_arr[0].log == FIRST)
 80005e2:	683b      	ldr	r3, [r7, #0]
 80005e4:	7a1b      	ldrb	r3, [r3, #8]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d10c      	bne.n	8000604 <bit_proces+0x54>
		{
			state = Sensor_CheckValue(op_arr[0].addr - 1, op_arr[0].trigger_value);//sen_value << (op_arr[0].shift - 1);
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	881b      	ldrh	r3, [r3, #0]
 80005ee:	3b01      	subs	r3, #1
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	685b      	ldr	r3, [r3, #4]
 80005f6:	4619      	mov	r1, r3
 80005f8:	4610      	mov	r0, r2
 80005fa:	f006 fcaf 	bl	8006f5c <Sensor_CheckValue>
 80005fe:	4603      	mov	r3, r0
 8000600:	817b      	strh	r3, [r7, #10]
 8000602:	e00d      	b.n	8000620 <bit_proces+0x70>
		} else {
			state = ~Sensor_CheckValue(op_arr[0].addr - 1, op_arr[0].trigger_value);
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	881b      	ldrh	r3, [r3, #0]
 8000608:	3b01      	subs	r3, #1
 800060a:	b29a      	uxth	r2, r3
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	685b      	ldr	r3, [r3, #4]
 8000610:	4619      	mov	r1, r3
 8000612:	4610      	mov	r0, r2
 8000614:	f006 fca2 	bl	8006f5c <Sensor_CheckValue>
 8000618:	4603      	mov	r3, r0
 800061a:	b29b      	uxth	r3, r3
 800061c:	43db      	mvns	r3, r3
 800061e:	817b      	strh	r3, [r7, #10]
		}

		for (uint16_t i = 1; i < op_n; ++i)
 8000620:	2301      	movs	r3, #1
 8000622:	813b      	strh	r3, [r7, #8]
 8000624:	e0f2      	b.n	800080c <bit_proces+0x25c>
		{
			if (op_arr[i].type == DATA)
 8000626:	893a      	ldrh	r2, [r7, #8]
 8000628:	4613      	mov	r3, r2
 800062a:	005b      	lsls	r3, r3, #1
 800062c:	4413      	add	r3, r2
 800062e:	009b      	lsls	r3, r3, #2
 8000630:	461a      	mov	r2, r3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4413      	add	r3, r2
 8000636:	7a5b      	ldrb	r3, [r3, #9]
 8000638:	2b02      	cmp	r3, #2
 800063a:	d14a      	bne.n	80006d2 <bit_proces+0x122>
			{
				if (op_arr[i].log == OR || op_arr[i].log == AND)
 800063c:	893a      	ldrh	r2, [r7, #8]
 800063e:	4613      	mov	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	4413      	add	r3, r2
 8000644:	009b      	lsls	r3, r3, #2
 8000646:	461a      	mov	r2, r3
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	4413      	add	r3, r2
 800064c:	7a1b      	ldrb	r3, [r3, #8]
 800064e:	2b03      	cmp	r3, #3
 8000650:	d00a      	beq.n	8000668 <bit_proces+0xb8>
 8000652:	893a      	ldrh	r2, [r7, #8]
 8000654:	4613      	mov	r3, r2
 8000656:	005b      	lsls	r3, r3, #1
 8000658:	4413      	add	r3, r2
 800065a:	009b      	lsls	r3, r3, #2
 800065c:	461a      	mov	r2, r3
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	4413      	add	r3, r2
 8000662:	7a1b      	ldrb	r3, [r3, #8]
 8000664:	2b04      	cmp	r3, #4
 8000666:	d119      	bne.n	800069c <bit_proces+0xec>
				{
					temp = Sensor_CheckValue(op_arr[i].addr - 1, op_arr[i].trigger_value); //sen_value << (op_arr[i].shift - 1);
 8000668:	893a      	ldrh	r2, [r7, #8]
 800066a:	4613      	mov	r3, r2
 800066c:	005b      	lsls	r3, r3, #1
 800066e:	4413      	add	r3, r2
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	461a      	mov	r2, r3
 8000674:	683b      	ldr	r3, [r7, #0]
 8000676:	4413      	add	r3, r2
 8000678:	881b      	ldrh	r3, [r3, #0]
 800067a:	3b01      	subs	r3, #1
 800067c:	b298      	uxth	r0, r3
 800067e:	893a      	ldrh	r2, [r7, #8]
 8000680:	4613      	mov	r3, r2
 8000682:	005b      	lsls	r3, r3, #1
 8000684:	4413      	add	r3, r2
 8000686:	009b      	lsls	r3, r3, #2
 8000688:	461a      	mov	r2, r3
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	4413      	add	r3, r2
 800068e:	685b      	ldr	r3, [r3, #4]
 8000690:	4619      	mov	r1, r3
 8000692:	f006 fc63 	bl	8006f5c <Sensor_CheckValue>
 8000696:	4603      	mov	r3, r0
 8000698:	81bb      	strh	r3, [r7, #12]
 800069a:	e01a      	b.n	80006d2 <bit_proces+0x122>
				}
				else //nor nand
				{
					temp = ~Sensor_CheckValue(op_arr[i].addr - 1, op_arr[i].trigger_value);//~(sen_value << (op_arr[i].shift - 1));
 800069c:	893a      	ldrh	r2, [r7, #8]
 800069e:	4613      	mov	r3, r2
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	4413      	add	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	461a      	mov	r2, r3
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	4413      	add	r3, r2
 80006ac:	881b      	ldrh	r3, [r3, #0]
 80006ae:	3b01      	subs	r3, #1
 80006b0:	b298      	uxth	r0, r3
 80006b2:	893a      	ldrh	r2, [r7, #8]
 80006b4:	4613      	mov	r3, r2
 80006b6:	005b      	lsls	r3, r3, #1
 80006b8:	4413      	add	r3, r2
 80006ba:	009b      	lsls	r3, r3, #2
 80006bc:	461a      	mov	r2, r3
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	4413      	add	r3, r2
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	4619      	mov	r1, r3
 80006c6:	f006 fc49 	bl	8006f5c <Sensor_CheckValue>
 80006ca:	4603      	mov	r3, r0
 80006cc:	b29b      	uxth	r3, r3
 80006ce:	43db      	mvns	r3, r3
 80006d0:	81bb      	strh	r3, [r7, #12]
				}
			}

			if (op_arr[i].type == STATE)
 80006d2:	893a      	ldrh	r2, [r7, #8]
 80006d4:	4613      	mov	r3, r2
 80006d6:	005b      	lsls	r3, r3, #1
 80006d8:	4413      	add	r3, r2
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	461a      	mov	r2, r3
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	4413      	add	r3, r2
 80006e2:	7a5b      	ldrb	r3, [r3, #9]
 80006e4:	2b03      	cmp	r3, #3
 80006e6:	d136      	bne.n	8000756 <bit_proces+0x1a6>
			{
				if (op_arr[i].log == OR || op_arr[i].log == AND)
 80006e8:	893a      	ldrh	r2, [r7, #8]
 80006ea:	4613      	mov	r3, r2
 80006ec:	005b      	lsls	r3, r3, #1
 80006ee:	4413      	add	r3, r2
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	461a      	mov	r2, r3
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	4413      	add	r3, r2
 80006f8:	7a1b      	ldrb	r3, [r3, #8]
 80006fa:	2b03      	cmp	r3, #3
 80006fc:	d00a      	beq.n	8000714 <bit_proces+0x164>
 80006fe:	893a      	ldrh	r2, [r7, #8]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	461a      	mov	r2, r3
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	4413      	add	r3, r2
 800070e:	7a1b      	ldrb	r3, [r3, #8]
 8000710:	2b04      	cmp	r3, #4
 8000712:	d110      	bne.n	8000736 <bit_proces+0x186>
				{
					temp = op_arr[i].addr ? BIT_CHECK_MASK : 0x00;
 8000714:	893a      	ldrh	r2, [r7, #8]
 8000716:	4613      	mov	r3, r2
 8000718:	005b      	lsls	r3, r3, #1
 800071a:	4413      	add	r3, r2
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	461a      	mov	r2, r3
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	4413      	add	r3, r2
 8000724:	881b      	ldrh	r3, [r3, #0]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d002      	beq.n	8000730 <bit_proces+0x180>
 800072a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800072e:	e000      	b.n	8000732 <bit_proces+0x182>
 8000730:	2300      	movs	r3, #0
 8000732:	81bb      	strh	r3, [r7, #12]
 8000734:	e00f      	b.n	8000756 <bit_proces+0x1a6>
				}
				else //nor nand
				{
					temp = op_arr[i].addr ? 0x00 : BIT_CHECK_MASK;;
 8000736:	893a      	ldrh	r2, [r7, #8]
 8000738:	4613      	mov	r3, r2
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	4413      	add	r3, r2
 800073e:	009b      	lsls	r3, r3, #2
 8000740:	461a      	mov	r2, r3
 8000742:	683b      	ldr	r3, [r7, #0]
 8000744:	4413      	add	r3, r2
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <bit_proces+0x1a0>
 800074c:	2300      	movs	r3, #0
 800074e:	e001      	b.n	8000754 <bit_proces+0x1a4>
 8000750:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000754:	81bb      	strh	r3, [r7, #12]
				}
			}

			switch (op_arr[i].log)
 8000756:	893a      	ldrh	r2, [r7, #8]
 8000758:	4613      	mov	r3, r2
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	4413      	add	r3, r2
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	461a      	mov	r2, r3
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	4413      	add	r3, r2
 8000766:	7a1b      	ldrb	r3, [r3, #8]
 8000768:	3b03      	subs	r3, #3
 800076a:	2b03      	cmp	r3, #3
 800076c:	d84a      	bhi.n	8000804 <bit_proces+0x254>
 800076e:	a201      	add	r2, pc, #4	; (adr r2, 8000774 <bit_proces+0x1c4>)
 8000770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000774:	08000785 	.word	0x08000785
 8000778:	080007a5 	.word	0x080007a5
 800077c:	080007c5 	.word	0x080007c5
 8000780:	080007e5 	.word	0x080007e5
			{
			case OR:
			{
				temp |= state;
 8000784:	89ba      	ldrh	r2, [r7, #12]
 8000786:	897b      	ldrh	r3, [r7, #10]
 8000788:	4313      	orrs	r3, r2
 800078a:	81bb      	strh	r3, [r7, #12]
				state = temp; //sen_irl << op[i].shift - 1;
 800078c:	89bb      	ldrh	r3, [r7, #12]
 800078e:	817b      	strh	r3, [r7, #10]
				res &= temp | BIT_CHECK_MASK;
 8000790:	89bb      	ldrh	r3, [r7, #12]
 8000792:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000796:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800079a:	b29a      	uxth	r2, r3
 800079c:	89fb      	ldrh	r3, [r7, #14]
 800079e:	4013      	ands	r3, r2
 80007a0:	81fb      	strh	r3, [r7, #14]
				break;
 80007a2:	e030      	b.n	8000806 <bit_proces+0x256>
			}

			case AND:
			{
				temp &= state;
 80007a4:	89ba      	ldrh	r2, [r7, #12]
 80007a6:	897b      	ldrh	r3, [r7, #10]
 80007a8:	4013      	ands	r3, r2
 80007aa:	81bb      	strh	r3, [r7, #12]
				state = temp;
 80007ac:	89bb      	ldrh	r3, [r7, #12]
 80007ae:	817b      	strh	r3, [r7, #10]
				res &= temp & BIT_CHECK_MASK;
 80007b0:	89ba      	ldrh	r2, [r7, #12]
 80007b2:	89fb      	ldrh	r3, [r7, #14]
 80007b4:	4013      	ands	r3, r2
 80007b6:	b29b      	uxth	r3, r3
 80007b8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80007bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80007c0:	81fb      	strh	r3, [r7, #14]
				break;
 80007c2:	e020      	b.n	8000806 <bit_proces+0x256>
			}

			case OR_NOT:
			{
				temp |= state;
 80007c4:	89ba      	ldrh	r2, [r7, #12]
 80007c6:	897b      	ldrh	r3, [r7, #10]
 80007c8:	4313      	orrs	r3, r2
 80007ca:	81bb      	strh	r3, [r7, #12]
				state = temp;
 80007cc:	89bb      	ldrh	r3, [r7, #12]
 80007ce:	817b      	strh	r3, [r7, #10]
				res &= temp | BIT_CHECK_MASK;
 80007d0:	89bb      	ldrh	r3, [r7, #12]
 80007d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80007d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80007da:	b29a      	uxth	r2, r3
 80007dc:	89fb      	ldrh	r3, [r7, #14]
 80007de:	4013      	ands	r3, r2
 80007e0:	81fb      	strh	r3, [r7, #14]
				break;
 80007e2:	e010      	b.n	8000806 <bit_proces+0x256>
			}

			case AND_NOT:
			{
				temp &= state;
 80007e4:	89ba      	ldrh	r2, [r7, #12]
 80007e6:	897b      	ldrh	r3, [r7, #10]
 80007e8:	4013      	ands	r3, r2
 80007ea:	81bb      	strh	r3, [r7, #12]
				state = temp;
 80007ec:	89bb      	ldrh	r3, [r7, #12]
 80007ee:	817b      	strh	r3, [r7, #10]
				res &= temp & BIT_CHECK_MASK;
 80007f0:	89ba      	ldrh	r2, [r7, #12]
 80007f2:	89fb      	ldrh	r3, [r7, #14]
 80007f4:	4013      	ands	r3, r2
 80007f6:	b29b      	uxth	r3, r3
 80007f8:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80007fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000800:	81fb      	strh	r3, [r7, #14]
				break;
 8000802:	e000      	b.n	8000806 <bit_proces+0x256>
			}

			default:
				break;
 8000804:	bf00      	nop
		for (uint16_t i = 1; i < op_n; ++i)
 8000806:	893b      	ldrh	r3, [r7, #8]
 8000808:	3301      	adds	r3, #1
 800080a:	813b      	strh	r3, [r7, #8]
 800080c:	893a      	ldrh	r2, [r7, #8]
 800080e:	88bb      	ldrh	r3, [r7, #4]
 8000810:	429a      	cmp	r2, r3
 8000812:	f4ff af08 	bcc.w	8000626 <bit_proces+0x76>
			}
		}

		return res ? 1 : 0;
 8000816:	89fb      	ldrh	r3, [r7, #14]
 8000818:	2b00      	cmp	r3, #0
 800081a:	bf14      	ite	ne
 800081c:	2301      	movne	r3, #1
 800081e:	2300      	moveq	r3, #0
 8000820:	b2db      	uxtb	r3, r3
 8000822:	e000      	b.n	8000826 <bit_proces+0x276>
	}
	return 0;
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	3710      	adds	r7, #16
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop

08000830 <map_op_on_root>:

uint8_t map_op_on_root(struct OP* op, struct OP_ROOT* root, uint16_t root_n)
{
 8000830:	b480      	push	{r7}
 8000832:	b087      	sub	sp, #28
 8000834:	af00      	add	r7, sp, #0
 8000836:	60f8      	str	r0, [r7, #12]
 8000838:	60b9      	str	r1, [r7, #8]
 800083a:	4613      	mov	r3, r2
 800083c:	80fb      	strh	r3, [r7, #6]
	if (root[0].type == PMO || root[0].type == INO || root[0].type == TLGRM)
 800083e:	68bb      	ldr	r3, [r7, #8]
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	2b05      	cmp	r3, #5
 8000844:	d007      	beq.n	8000856 <map_op_on_root+0x26>
 8000846:	68bb      	ldr	r3, [r7, #8]
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2b06      	cmp	r3, #6
 800084c:	d003      	beq.n	8000856 <map_op_on_root+0x26>
 800084e:	68bb      	ldr	r3, [r7, #8]
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	2b07      	cmp	r3, #7
 8000854:	d101      	bne.n	800085a <map_op_on_root+0x2a>
	{
		return 0;
 8000856:	2300      	movs	r3, #0
 8000858:	e039      	b.n	80008ce <map_op_on_root+0x9e>
	}

	root[0].operation = op;
 800085a:	68bb      	ldr	r3, [r7, #8]
 800085c:	68fa      	ldr	r2, [r7, #12]
 800085e:	605a      	str	r2, [r3, #4]
	uint32_t offset = root[0].operation_n;
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	891b      	ldrh	r3, [r3, #8]
 8000864:	617b      	str	r3, [r7, #20]

	for (uint16_t i = 1; i < root_n; ++i)
 8000866:	2301      	movs	r3, #1
 8000868:	827b      	strh	r3, [r7, #18]
 800086a:	e02b      	b.n	80008c4 <map_op_on_root+0x94>
	{
		if (root[i].type == BRCH)
 800086c:	8a7a      	ldrh	r2, [r7, #18]
 800086e:	4613      	mov	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	009b      	lsls	r3, r3, #2
 8000876:	461a      	mov	r2, r3
 8000878:	68bb      	ldr	r3, [r7, #8]
 800087a:	4413      	add	r3, r2
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2b02      	cmp	r3, #2
 8000880:	d11d      	bne.n	80008be <map_op_on_root+0x8e>
		{
			root[i].operation = op + offset;
 8000882:	8a7a      	ldrh	r2, [r7, #18]
 8000884:	4613      	mov	r3, r2
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4413      	add	r3, r2
 800088a:	009b      	lsls	r3, r3, #2
 800088c:	461a      	mov	r2, r3
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	1899      	adds	r1, r3, r2
 8000892:	697a      	ldr	r2, [r7, #20]
 8000894:	4613      	mov	r3, r2
 8000896:	005b      	lsls	r3, r3, #1
 8000898:	4413      	add	r3, r2
 800089a:	009b      	lsls	r3, r3, #2
 800089c:	461a      	mov	r2, r3
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	4413      	add	r3, r2
 80008a2:	604b      	str	r3, [r1, #4]
			offset += root[i].operation_n;
 80008a4:	8a7a      	ldrh	r2, [r7, #18]
 80008a6:	4613      	mov	r3, r2
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	4413      	add	r3, r2
 80008ac:	009b      	lsls	r3, r3, #2
 80008ae:	461a      	mov	r2, r3
 80008b0:	68bb      	ldr	r3, [r7, #8]
 80008b2:	4413      	add	r3, r2
 80008b4:	891b      	ldrh	r3, [r3, #8]
 80008b6:	461a      	mov	r2, r3
 80008b8:	697b      	ldr	r3, [r7, #20]
 80008ba:	4413      	add	r3, r2
 80008bc:	617b      	str	r3, [r7, #20]
	for (uint16_t i = 1; i < root_n; ++i)
 80008be:	8a7b      	ldrh	r3, [r7, #18]
 80008c0:	3301      	adds	r3, #1
 80008c2:	827b      	strh	r3, [r7, #18]
 80008c4:	8a7a      	ldrh	r2, [r7, #18]
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d3cf      	bcc.n	800086c <map_op_on_root+0x3c>
		}
	}
	return 1;
 80008cc:	2301      	movs	r3, #1
}
 80008ce:	4618      	mov	r0, r3
 80008d0:	371c      	adds	r7, #28
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <start_bit_engine>:

uint8_t start_bit_engine(uint16_t sen_val, struct OP_ROOT* root, uint16_t root_n, uint16_t ino)
{
 80008dc:	b590      	push	{r4, r7, lr}
 80008de:	b08b      	sub	sp, #44	; 0x2c
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	4611      	mov	r1, r2
 80008e6:	461a      	mov	r2, r3
 80008e8:	4603      	mov	r3, r0
 80008ea:	81fb      	strh	r3, [r7, #14]
 80008ec:	460b      	mov	r3, r1
 80008ee:	81bb      	strh	r3, [r7, #12]
 80008f0:	4613      	mov	r3, r2
 80008f2:	80fb      	strh	r3, [r7, #6]
	if (root == NULL)
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d101      	bne.n	80008fe <start_bit_engine+0x22>
	{
		return 0;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e12a      	b.n	8000b54 <start_bit_engine+0x278>
	}

	for (int32_t i = root_n - 1; i >= 0; --i)
 80008fe:	89bb      	ldrh	r3, [r7, #12]
 8000900:	3b01      	subs	r3, #1
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
 8000904:	e121      	b.n	8000b4a <start_bit_engine+0x26e>
	{
		switch(root[i].type)
 8000906:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000908:	4613      	mov	r3, r2
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	4413      	add	r3, r2
 800090e:	009b      	lsls	r3, r3, #2
 8000910:	461a      	mov	r2, r3
 8000912:	68bb      	ldr	r3, [r7, #8]
 8000914:	4413      	add	r3, r2
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	3b02      	subs	r3, #2
 800091a:	2b05      	cmp	r3, #5
 800091c:	f200 8112 	bhi.w	8000b44 <start_bit_engine+0x268>
 8000920:	a201      	add	r2, pc, #4	; (adr r2, 8000928 <start_bit_engine+0x4c>)
 8000922:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000926:	bf00      	nop
 8000928:	08000a51 	.word	0x08000a51
 800092c:	08000941 	.word	0x08000941
 8000930:	08000971 	.word	0x08000971
 8000934:	08000a11 	.word	0x08000a11
 8000938:	080009a1 	.word	0x080009a1
 800093c:	080009d9 	.word	0x080009d9
		{
		case TIME:
		{
			root[i].result = is_cur_time((struct TM*)root[i].operation);
 8000940:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000942:	4613      	mov	r3, r2
 8000944:	009b      	lsls	r3, r3, #2
 8000946:	4413      	add	r3, r2
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	461a      	mov	r2, r3
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	189c      	adds	r4, r3, r2
 8000950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000952:	4613      	mov	r3, r2
 8000954:	009b      	lsls	r3, r3, #2
 8000956:	4413      	add	r3, r2
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	461a      	mov	r2, r3
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	4413      	add	r3, r2
 8000960:	685b      	ldr	r3, [r3, #4]
 8000962:	4618      	mov	r0, r3
 8000964:	f001 f91e 	bl	8001ba4 <is_cur_time>
 8000968:	4603      	mov	r3, r0
 800096a:	b29b      	uxth	r3, r3
 800096c:	8223      	strh	r3, [r4, #16]
			break;
 800096e:	e0e9      	b.n	8000b44 <start_bit_engine+0x268>
		}

		case WEEK:
		{
			root[i].result = is_cur_day_of_week(root[i].operation_n);
 8000970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000972:	4613      	mov	r3, r2
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	4413      	add	r3, r2
 8000978:	009b      	lsls	r3, r3, #2
 800097a:	461a      	mov	r2, r3
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	189c      	adds	r4, r3, r2
 8000980:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000982:	4613      	mov	r3, r2
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4413      	add	r3, r2
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	461a      	mov	r2, r3
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	4413      	add	r3, r2
 8000990:	891b      	ldrh	r3, [r3, #8]
 8000992:	4618      	mov	r0, r3
 8000994:	f001 f944 	bl	8001c20 <is_cur_day_of_week>
 8000998:	4603      	mov	r3, r0
 800099a:	b29b      	uxth	r3, r3
 800099c:	8223      	strh	r3, [r4, #16]
			break;
 800099e:	e0d1      	b.n	8000b44 <start_bit_engine+0x268>
		}

		case INO:
		{
			uint16_t ino_pin = root[i].operation_n - 200;
 80009a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009a2:	4613      	mov	r3, r2
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	4413      	add	r3, r2
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	461a      	mov	r2, r3
 80009ac:	68bb      	ldr	r3, [r7, #8]
 80009ae:	4413      	add	r3, r2
 80009b0:	891b      	ldrh	r3, [r3, #8]
 80009b2:	3bc8      	subs	r3, #200	; 0xc8
 80009b4:	83fb      	strh	r3, [r7, #30]
			root[i].result = INO_GetValue(ino_pin);
 80009b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009b8:	4613      	mov	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	4413      	add	r3, r2
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	461a      	mov	r2, r3
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	189c      	adds	r4, r3, r2
 80009c6:	8bfb      	ldrh	r3, [r7, #30]
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	4618      	mov	r0, r3
 80009cc:	f005 ff8e 	bl	80068ec <INO_GetValue>
 80009d0:	4603      	mov	r3, r0
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	8223      	strh	r3, [r4, #16]
			break;
 80009d6:	e0b5      	b.n	8000b44 <start_bit_engine+0x268>
		}

		case TLGRM:
		{
			uint16_t tg_key = root[i].operation_n - 600;
 80009d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009da:	4613      	mov	r3, r2
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	4413      	add	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	461a      	mov	r2, r3
 80009e4:	68bb      	ldr	r3, [r7, #8]
 80009e6:	4413      	add	r3, r2
 80009e8:	891b      	ldrh	r3, [r3, #8]
 80009ea:	f5a3 7316 	sub.w	r3, r3, #600	; 0x258
 80009ee:	83bb      	strh	r3, [r7, #28]
			root[i].result = Telegram_GetValue(tg_key);
 80009f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80009f2:	4613      	mov	r3, r2
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	4413      	add	r3, r2
 80009f8:	009b      	lsls	r3, r3, #2
 80009fa:	461a      	mov	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	189c      	adds	r4, r3, r2
 8000a00:	8bbb      	ldrh	r3, [r7, #28]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f001 f8aa 	bl	8001b5c <Telegram_GetValue>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	8223      	strh	r3, [r4, #16]
			break;
 8000a0e:	e099      	b.n	8000b44 <start_bit_engine+0x268>
		}

		case PMO:
		{
			uint16_t link_out = root[i].operation_n - 800;
 8000a10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a12:	4613      	mov	r3, r2
 8000a14:	009b      	lsls	r3, r3, #2
 8000a16:	4413      	add	r3, r2
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	68bb      	ldr	r3, [r7, #8]
 8000a1e:	4413      	add	r3, r2
 8000a20:	891b      	ldrh	r3, [r3, #8]
 8000a22:	f5a3 7348 	sub.w	r3, r3, #800	; 0x320
 8000a26:	837b      	strh	r3, [r7, #26]
			root[i].result = ino & (1 << link_out);
 8000a28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a2a:	4613      	mov	r3, r2
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	4413      	add	r3, r2
 8000a30:	009b      	lsls	r3, r3, #2
 8000a32:	461a      	mov	r2, r3
 8000a34:	68bb      	ldr	r3, [r7, #8]
 8000a36:	4413      	add	r3, r2
 8000a38:	8b7a      	ldrh	r2, [r7, #26]
 8000a3a:	2101      	movs	r1, #1
 8000a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a40:	b211      	sxth	r1, r2
 8000a42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000a46:	400a      	ands	r2, r1
 8000a48:	b212      	sxth	r2, r2
 8000a4a:	b292      	uxth	r2, r2
 8000a4c:	821a      	strh	r2, [r3, #16]
			break;
 8000a4e:	e079      	b.n	8000b44 <start_bit_engine+0x268>
		}

		case BRCH:
			for (uint16_t o = 1; o < root[i].operation_n; ++o)
 8000a50:	2301      	movs	r3, #1
 8000a52:	847b      	strh	r3, [r7, #34]	; 0x22
 8000a54:	e048      	b.n	8000ae8 <start_bit_engine+0x20c>
			{
				struct OP* op_arr = (struct OP*)root[i].operation;
 8000a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a58:	4613      	mov	r3, r2
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	4413      	add	r3, r2
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	461a      	mov	r2, r3
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	4413      	add	r3, r2
 8000a66:	685b      	ldr	r3, [r3, #4]
 8000a68:	617b      	str	r3, [r7, #20]
				if (op_arr[o].type == STATE)
 8000a6a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000a6c:	4613      	mov	r3, r2
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	4413      	add	r3, r2
 8000a72:	009b      	lsls	r3, r3, #2
 8000a74:	461a      	mov	r2, r3
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	4413      	add	r3, r2
 8000a7a:	7a5b      	ldrb	r3, [r3, #9]
 8000a7c:	2b03      	cmp	r3, #3
 8000a7e:	d130      	bne.n	8000ae2 <start_bit_engine+0x206>
				{
					/*
						if operration type is state,
						engine need to find result of this state and set it
					*/
					for (uint16_t n = 1; n < root_n; ++n)
 8000a80:	2301      	movs	r3, #1
 8000a82:	843b      	strh	r3, [r7, #32]
 8000a84:	e029      	b.n	8000ada <start_bit_engine+0x1fe>
					{
						if (op_arr[o].root_id == root[n].id)
 8000a86:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	009b      	lsls	r3, r3, #2
 8000a90:	461a      	mov	r2, r3
 8000a92:	697b      	ldr	r3, [r7, #20]
 8000a94:	4413      	add	r3, r2
 8000a96:	7a99      	ldrb	r1, [r3, #10]
 8000a98:	8c3a      	ldrh	r2, [r7, #32]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	4413      	add	r3, r2
 8000aa0:	009b      	lsls	r3, r3, #2
 8000aa2:	461a      	mov	r2, r3
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	7bdb      	ldrb	r3, [r3, #15]
 8000aaa:	4299      	cmp	r1, r3
 8000aac:	d112      	bne.n	8000ad4 <start_bit_engine+0x1f8>
						{
							op_arr[o].addr = root[n].result;
 8000aae:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000ab0:	4613      	mov	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	4413      	add	r3, r2
 8000ab6:	009b      	lsls	r3, r3, #2
 8000ab8:	461a      	mov	r2, r3
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	1899      	adds	r1, r3, r2
 8000abe:	8c3a      	ldrh	r2, [r7, #32]
 8000ac0:	4613      	mov	r3, r2
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	4413      	add	r3, r2
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	461a      	mov	r2, r3
 8000aca:	68bb      	ldr	r3, [r7, #8]
 8000acc:	4413      	add	r3, r2
 8000ace:	8a1b      	ldrh	r3, [r3, #16]
 8000ad0:	800b      	strh	r3, [r1, #0]
							break;
 8000ad2:	e006      	b.n	8000ae2 <start_bit_engine+0x206>
					for (uint16_t n = 1; n < root_n; ++n)
 8000ad4:	8c3b      	ldrh	r3, [r7, #32]
 8000ad6:	3301      	adds	r3, #1
 8000ad8:	843b      	strh	r3, [r7, #32]
 8000ada:	8c3a      	ldrh	r2, [r7, #32]
 8000adc:	89bb      	ldrh	r3, [r7, #12]
 8000ade:	429a      	cmp	r2, r3
 8000ae0:	d3d1      	bcc.n	8000a86 <start_bit_engine+0x1aa>
			for (uint16_t o = 1; o < root[i].operation_n; ++o)
 8000ae2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	847b      	strh	r3, [r7, #34]	; 0x22
 8000ae8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000aea:	4613      	mov	r3, r2
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	4413      	add	r3, r2
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	461a      	mov	r2, r3
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	4413      	add	r3, r2
 8000af8:	891b      	ldrh	r3, [r3, #8]
 8000afa:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d3aa      	bcc.n	8000a56 <start_bit_engine+0x17a>
						}
					}
				}
			}
			root[i].result = bit_proces(sen_val, (struct OP*)root[i].operation, root[i].operation_n);
 8000b00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b02:	4613      	mov	r3, r2
 8000b04:	009b      	lsls	r3, r3, #2
 8000b06:	4413      	add	r3, r2
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	189c      	adds	r4, r3, r2
 8000b10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b12:	4613      	mov	r3, r2
 8000b14:	009b      	lsls	r3, r3, #2
 8000b16:	4413      	add	r3, r2
 8000b18:	009b      	lsls	r3, r3, #2
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	68bb      	ldr	r3, [r7, #8]
 8000b1e:	4413      	add	r3, r2
 8000b20:	6859      	ldr	r1, [r3, #4]
 8000b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b24:	4613      	mov	r3, r2
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	009b      	lsls	r3, r3, #2
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	68bb      	ldr	r3, [r7, #8]
 8000b30:	4413      	add	r3, r2
 8000b32:	891a      	ldrh	r2, [r3, #8]
 8000b34:	89fb      	ldrh	r3, [r7, #14]
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff fd3a 	bl	80005b0 <bit_proces>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	8223      	strh	r3, [r4, #16]
			break;
 8000b42:	bf00      	nop
	for (int32_t i = root_n - 1; i >= 0; --i)
 8000b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b46:	3b01      	subs	r3, #1
 8000b48:	627b      	str	r3, [r7, #36]	; 0x24
 8000b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	f6bf aeda 	bge.w	8000906 <start_bit_engine+0x2a>
		}
	}

	return 1;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	372c      	adds	r7, #44	; 0x2c
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd90      	pop	{r4, r7, pc}

08000b5c <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8000b5c:	b480      	push	{r7}
 8000b5e:	b087      	sub	sp, #28
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	60f8      	str	r0, [r7, #12]
 8000b64:	60b9      	str	r1, [r7, #8]
 8000b66:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	685a      	ldr	r2, [r3, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	429a      	cmp	r2, r3
 8000b70:	d301      	bcc.n	8000b76 <jsmn_alloc_token+0x1a>
    return NULL;
 8000b72:	2300      	movs	r3, #0
 8000b74:	e014      	b.n	8000ba0 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	685b      	ldr	r3, [r3, #4]
 8000b7a:	1c59      	adds	r1, r3, #1
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	6051      	str	r1, [r2, #4]
 8000b80:	011b      	lsls	r3, r3, #4
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	4413      	add	r3, r2
 8000b86:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8000b8e:	609a      	str	r2, [r3, #8]
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	689a      	ldr	r2, [r3, #8]
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 8000b98:	697b      	ldr	r3, [r7, #20]
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 8000b9e:	697b      	ldr	r3, [r7, #20]
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	371c      	adds	r7, #28
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	607a      	str	r2, [r7, #4]
 8000bb6:	603b      	str	r3, [r7, #0]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	7afa      	ldrb	r2, [r7, #11]
 8000bc0:	701a      	strb	r2, [r3, #0]
  token->start = start;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	605a      	str	r2, [r3, #4]
  token->end = end;
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	683a      	ldr	r2, [r7, #0]
 8000bcc:	609a      	str	r2, [r3, #8]
  token->size = 0;
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	60da      	str	r2, [r3, #12]
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60f8      	str	r0, [r7, #12]
 8000be8:	60b9      	str	r1, [r7, #8]
 8000bea:	607a      	str	r2, [r7, #4]
 8000bec:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000bf4:	e034      	b.n	8000c60 <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	2b20      	cmp	r3, #32
 8000c02:	d03a      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
 8000c04:	2b20      	cmp	r3, #32
 8000c06:	dc06      	bgt.n	8000c16 <jsmn_parse_primitive+0x36>
 8000c08:	2b09      	cmp	r3, #9
 8000c0a:	db0f      	blt.n	8000c2c <jsmn_parse_primitive+0x4c>
 8000c0c:	2b0a      	cmp	r3, #10
 8000c0e:	dd34      	ble.n	8000c7a <jsmn_parse_primitive+0x9a>
 8000c10:	2b0d      	cmp	r3, #13
 8000c12:	d032      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 8000c14:	e00a      	b.n	8000c2c <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8000c16:	2b3a      	cmp	r3, #58	; 0x3a
 8000c18:	d02f      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
 8000c1a:	2b3a      	cmp	r3, #58	; 0x3a
 8000c1c:	dc02      	bgt.n	8000c24 <jsmn_parse_primitive+0x44>
 8000c1e:	2b2c      	cmp	r3, #44	; 0x2c
 8000c20:	d02b      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
      break;
 8000c22:	e003      	b.n	8000c2c <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 8000c24:	2b5d      	cmp	r3, #93	; 0x5d
 8000c26:	d028      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
 8000c28:	2b7d      	cmp	r3, #125	; 0x7d
 8000c2a:	d026      	beq.n	8000c7a <jsmn_parse_primitive+0x9a>
      break;
 8000c2c:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	68ba      	ldr	r2, [r7, #8]
 8000c34:	4413      	add	r3, r2
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b1f      	cmp	r3, #31
 8000c3a:	d906      	bls.n	8000c4a <jsmn_parse_primitive+0x6a>
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	68ba      	ldr	r2, [r7, #8]
 8000c42:	4413      	add	r3, r2
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	2b7e      	cmp	r3, #126	; 0x7e
 8000c48:	d905      	bls.n	8000c56 <jsmn_parse_primitive+0x76>
      parser->pos = start;
 8000c4a:	697a      	ldr	r2, [r7, #20]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8000c50:	f06f 0301 	mvn.w	r3, #1
 8000c54:	e038      	b.n	8000cc8 <jsmn_parse_primitive+0xe8>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	1c5a      	adds	r2, r3, #1
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	429a      	cmp	r2, r3
 8000c68:	d208      	bcs.n	8000c7c <jsmn_parse_primitive+0x9c>
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	68ba      	ldr	r2, [r7, #8]
 8000c70:	4413      	add	r3, r2
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d1be      	bne.n	8000bf6 <jsmn_parse_primitive+0x16>
 8000c78:	e000      	b.n	8000c7c <jsmn_parse_primitive+0x9c>
      goto found;
 8000c7a:	bf00      	nop
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
  if (tokens == NULL) {
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d106      	bne.n	8000c90 <jsmn_parse_primitive+0xb0>
    parser->pos--;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	1e5a      	subs	r2, r3, #1
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	601a      	str	r2, [r3, #0]
    return 0;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	e01b      	b.n	8000cc8 <jsmn_parse_primitive+0xe8>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 8000c90:	6a3a      	ldr	r2, [r7, #32]
 8000c92:	6839      	ldr	r1, [r7, #0]
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f7ff ff61 	bl	8000b5c <jsmn_alloc_token>
 8000c9a:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d105      	bne.n	8000cae <jsmn_parse_primitive+0xce>
    parser->pos = start;
 8000ca2:	697a      	ldr	r2, [r7, #20]
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 8000ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8000cac:	e00c      	b.n	8000cc8 <jsmn_parse_primitive+0xe8>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	697a      	ldr	r2, [r7, #20]
 8000cb4:	2104      	movs	r1, #4
 8000cb6:	6938      	ldr	r0, [r7, #16]
 8000cb8:	f7ff ff78 	bl	8000bac <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	1e5a      	subs	r2, r3, #1
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	601a      	str	r2, [r3, #0]
  return 0;
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3718      	adds	r7, #24
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b088      	sub	sp, #32
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
 8000cdc:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	1c5a      	adds	r2, r3, #1
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000cee:	e14c      	b.n	8000f8a <jsmn_parse_string+0x2ba>
    char c = js[parser->pos];
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	68ba      	ldr	r2, [r7, #8]
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8000cfc:	7dfb      	ldrb	r3, [r7, #23]
 8000cfe:	2b22      	cmp	r3, #34	; 0x22
 8000d00:	d11d      	bne.n	8000d3e <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d101      	bne.n	8000d0c <jsmn_parse_string+0x3c>
        return 0;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	e150      	b.n	8000fae <jsmn_parse_string+0x2de>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8000d0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000d0e:	6839      	ldr	r1, [r7, #0]
 8000d10:	68f8      	ldr	r0, [r7, #12]
 8000d12:	f7ff ff23 	bl	8000b5c <jsmn_alloc_token>
 8000d16:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8000d18:	693b      	ldr	r3, [r7, #16]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d105      	bne.n	8000d2a <jsmn_parse_string+0x5a>
        parser->pos = start;
 8000d1e:	69ba      	ldr	r2, [r7, #24]
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 8000d24:	f04f 33ff 	mov.w	r3, #4294967295
 8000d28:	e141      	b.n	8000fae <jsmn_parse_string+0x2de>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	1c5a      	adds	r2, r3, #1
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	2103      	movs	r1, #3
 8000d34:	6938      	ldr	r0, [r7, #16]
 8000d36:	f7ff ff39 	bl	8000bac <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e137      	b.n	8000fae <jsmn_parse_string+0x2de>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 8000d3e:	7dfb      	ldrb	r3, [r7, #23]
 8000d40:	2b5c      	cmp	r3, #92	; 0x5c
 8000d42:	f040 811d 	bne.w	8000f80 <jsmn_parse_string+0x2b0>
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	429a      	cmp	r2, r3
 8000d50:	f080 8116 	bcs.w	8000f80 <jsmn_parse_string+0x2b0>
      int i;
      parser->pos++;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	1c5a      	adds	r2, r3, #1
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	4413      	add	r3, r2
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	3b22      	subs	r3, #34	; 0x22
 8000d6a:	2b53      	cmp	r3, #83	; 0x53
 8000d6c:	f200 8101 	bhi.w	8000f72 <jsmn_parse_string+0x2a2>
 8000d70:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <jsmn_parse_string+0xa8>)
 8000d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d76:	bf00      	nop
 8000d78:	08000f7f 	.word	0x08000f7f
 8000d7c:	08000f73 	.word	0x08000f73
 8000d80:	08000f73 	.word	0x08000f73
 8000d84:	08000f73 	.word	0x08000f73
 8000d88:	08000f73 	.word	0x08000f73
 8000d8c:	08000f73 	.word	0x08000f73
 8000d90:	08000f73 	.word	0x08000f73
 8000d94:	08000f73 	.word	0x08000f73
 8000d98:	08000f73 	.word	0x08000f73
 8000d9c:	08000f73 	.word	0x08000f73
 8000da0:	08000f73 	.word	0x08000f73
 8000da4:	08000f73 	.word	0x08000f73
 8000da8:	08000f73 	.word	0x08000f73
 8000dac:	08000f7f 	.word	0x08000f7f
 8000db0:	08000f73 	.word	0x08000f73
 8000db4:	08000f73 	.word	0x08000f73
 8000db8:	08000f73 	.word	0x08000f73
 8000dbc:	08000f73 	.word	0x08000f73
 8000dc0:	08000f73 	.word	0x08000f73
 8000dc4:	08000f73 	.word	0x08000f73
 8000dc8:	08000f73 	.word	0x08000f73
 8000dcc:	08000f73 	.word	0x08000f73
 8000dd0:	08000f73 	.word	0x08000f73
 8000dd4:	08000f73 	.word	0x08000f73
 8000dd8:	08000f73 	.word	0x08000f73
 8000ddc:	08000f73 	.word	0x08000f73
 8000de0:	08000f73 	.word	0x08000f73
 8000de4:	08000f73 	.word	0x08000f73
 8000de8:	08000f73 	.word	0x08000f73
 8000dec:	08000f73 	.word	0x08000f73
 8000df0:	08000f73 	.word	0x08000f73
 8000df4:	08000f73 	.word	0x08000f73
 8000df8:	08000f73 	.word	0x08000f73
 8000dfc:	08000f73 	.word	0x08000f73
 8000e00:	08000f73 	.word	0x08000f73
 8000e04:	08000f73 	.word	0x08000f73
 8000e08:	08000f73 	.word	0x08000f73
 8000e0c:	08000f73 	.word	0x08000f73
 8000e10:	08000f73 	.word	0x08000f73
 8000e14:	08000f73 	.word	0x08000f73
 8000e18:	08000f73 	.word	0x08000f73
 8000e1c:	08000f73 	.word	0x08000f73
 8000e20:	08000f73 	.word	0x08000f73
 8000e24:	08000f73 	.word	0x08000f73
 8000e28:	08000f73 	.word	0x08000f73
 8000e2c:	08000f73 	.word	0x08000f73
 8000e30:	08000f73 	.word	0x08000f73
 8000e34:	08000f73 	.word	0x08000f73
 8000e38:	08000f73 	.word	0x08000f73
 8000e3c:	08000f73 	.word	0x08000f73
 8000e40:	08000f73 	.word	0x08000f73
 8000e44:	08000f73 	.word	0x08000f73
 8000e48:	08000f73 	.word	0x08000f73
 8000e4c:	08000f73 	.word	0x08000f73
 8000e50:	08000f73 	.word	0x08000f73
 8000e54:	08000f73 	.word	0x08000f73
 8000e58:	08000f73 	.word	0x08000f73
 8000e5c:	08000f73 	.word	0x08000f73
 8000e60:	08000f7f 	.word	0x08000f7f
 8000e64:	08000f73 	.word	0x08000f73
 8000e68:	08000f73 	.word	0x08000f73
 8000e6c:	08000f73 	.word	0x08000f73
 8000e70:	08000f73 	.word	0x08000f73
 8000e74:	08000f73 	.word	0x08000f73
 8000e78:	08000f7f 	.word	0x08000f7f
 8000e7c:	08000f73 	.word	0x08000f73
 8000e80:	08000f73 	.word	0x08000f73
 8000e84:	08000f73 	.word	0x08000f73
 8000e88:	08000f7f 	.word	0x08000f7f
 8000e8c:	08000f73 	.word	0x08000f73
 8000e90:	08000f73 	.word	0x08000f73
 8000e94:	08000f73 	.word	0x08000f73
 8000e98:	08000f73 	.word	0x08000f73
 8000e9c:	08000f73 	.word	0x08000f73
 8000ea0:	08000f73 	.word	0x08000f73
 8000ea4:	08000f73 	.word	0x08000f73
 8000ea8:	08000f7f 	.word	0x08000f7f
 8000eac:	08000f73 	.word	0x08000f73
 8000eb0:	08000f73 	.word	0x08000f73
 8000eb4:	08000f73 	.word	0x08000f73
 8000eb8:	08000f7f 	.word	0x08000f7f
 8000ebc:	08000f73 	.word	0x08000f73
 8000ec0:	08000f7f 	.word	0x08000f7f
 8000ec4:	08000ec9 	.word	0x08000ec9
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	1c5a      	adds	r2, r3, #1
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	61fb      	str	r3, [r7, #28]
 8000ed6:	e037      	b.n	8000f48 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	68ba      	ldr	r2, [r7, #8]
 8000ede:	4413      	add	r3, r2
 8000ee0:	781b      	ldrb	r3, [r3, #0]
 8000ee2:	2b2f      	cmp	r3, #47	; 0x2f
 8000ee4:	d906      	bls.n	8000ef4 <jsmn_parse_string+0x224>
 8000ee6:	68fb      	ldr	r3, [r7, #12]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	68ba      	ldr	r2, [r7, #8]
 8000eec:	4413      	add	r3, r2
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b39      	cmp	r3, #57	; 0x39
 8000ef2:	d921      	bls.n	8000f38 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	68ba      	ldr	r2, [r7, #8]
 8000efa:	4413      	add	r3, r2
 8000efc:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000efe:	2b40      	cmp	r3, #64	; 0x40
 8000f00:	d906      	bls.n	8000f10 <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	4413      	add	r3, r2
 8000f0a:	781b      	ldrb	r3, [r3, #0]
 8000f0c:	2b46      	cmp	r3, #70	; 0x46
 8000f0e:	d913      	bls.n	8000f38 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68ba      	ldr	r2, [r7, #8]
 8000f16:	4413      	add	r3, r2
 8000f18:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8000f1a:	2b60      	cmp	r3, #96	; 0x60
 8000f1c:	d906      	bls.n	8000f2c <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b66      	cmp	r3, #102	; 0x66
 8000f2a:	d905      	bls.n	8000f38 <jsmn_parse_string+0x268>
            parser->pos = start;
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 8000f32:	f06f 0301 	mvn.w	r3, #1
 8000f36:	e03a      	b.n	8000fae <jsmn_parse_string+0x2de>
          }
          parser->pos++;
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	1c5a      	adds	r2, r3, #1
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	601a      	str	r2, [r3, #0]
             i++) {
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	3301      	adds	r3, #1
 8000f46:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	2b03      	cmp	r3, #3
 8000f4c:	dc0b      	bgt.n	8000f66 <jsmn_parse_string+0x296>
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d206      	bcs.n	8000f66 <jsmn_parse_string+0x296>
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	4413      	add	r3, r2
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1b8      	bne.n	8000ed8 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	1e5a      	subs	r2, r3, #1
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	601a      	str	r2, [r3, #0]
        break;
 8000f70:	e006      	b.n	8000f80 <jsmn_parse_string+0x2b0>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8000f78:	f06f 0301 	mvn.w	r3, #1
 8000f7c:	e017      	b.n	8000fae <jsmn_parse_string+0x2de>
        break;
 8000f7e:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	1c5a      	adds	r2, r3, #1
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	681a      	ldr	r2, [r3, #0]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d207      	bcs.n	8000fa4 <jsmn_parse_string+0x2d4>
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	68ba      	ldr	r2, [r7, #8]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f47f aea6 	bne.w	8000cf0 <jsmn_parse_string+0x20>
      }
    }
  }
  parser->pos = start;
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 8000faa:	f06f 0302 	mvn.w	r3, #2
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3720      	adds	r7, #32
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop

08000fb8 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08c      	sub	sp, #48	; 0x30
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8000fcc:	e15f      	b.n	800128e <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	68ba      	ldr	r2, [r7, #8]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 8000fda:	7ffb      	ldrb	r3, [r7, #31]
 8000fdc:	2b2c      	cmp	r3, #44	; 0x2c
 8000fde:	f000 80dd 	beq.w	800119c <jsmn_parse+0x1e4>
 8000fe2:	2b2c      	cmp	r3, #44	; 0x2c
 8000fe4:	dc10      	bgt.n	8001008 <jsmn_parse+0x50>
 8000fe6:	2b0d      	cmp	r3, #13
 8000fe8:	f000 8141 	beq.w	800126e <jsmn_parse+0x2b6>
 8000fec:	2b0d      	cmp	r3, #13
 8000fee:	dc04      	bgt.n	8000ffa <jsmn_parse+0x42>
 8000ff0:	3b09      	subs	r3, #9
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	f200 8119 	bhi.w	800122a <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8000ff8:	e139      	b.n	800126e <jsmn_parse+0x2b6>
    switch (c) {
 8000ffa:	2b20      	cmp	r3, #32
 8000ffc:	f000 8137 	beq.w	800126e <jsmn_parse+0x2b6>
 8001000:	2b22      	cmp	r3, #34	; 0x22
 8001002:	f000 80a1 	beq.w	8001148 <jsmn_parse+0x190>
 8001006:	e110      	b.n	800122a <jsmn_parse+0x272>
 8001008:	2b5d      	cmp	r3, #93	; 0x5d
 800100a:	d043      	beq.n	8001094 <jsmn_parse+0xdc>
 800100c:	2b5d      	cmp	r3, #93	; 0x5d
 800100e:	dc05      	bgt.n	800101c <jsmn_parse+0x64>
 8001010:	2b3a      	cmp	r3, #58	; 0x3a
 8001012:	f000 80bc 	beq.w	800118e <jsmn_parse+0x1d6>
 8001016:	2b5b      	cmp	r3, #91	; 0x5b
 8001018:	d005      	beq.n	8001026 <jsmn_parse+0x6e>
 800101a:	e106      	b.n	800122a <jsmn_parse+0x272>
 800101c:	2b7b      	cmp	r3, #123	; 0x7b
 800101e:	d002      	beq.n	8001026 <jsmn_parse+0x6e>
 8001020:	2b7d      	cmp	r3, #125	; 0x7d
 8001022:	d037      	beq.n	8001094 <jsmn_parse+0xdc>
 8001024:	e101      	b.n	800122a <jsmn_parse+0x272>
      count++;
 8001026:	6a3b      	ldr	r3, [r7, #32]
 8001028:	3301      	adds	r3, #1
 800102a:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	2b00      	cmp	r3, #0
 8001030:	f000 811f 	beq.w	8001272 <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8001034:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001036:	6839      	ldr	r1, [r7, #0]
 8001038:	68f8      	ldr	r0, [r7, #12]
 800103a:	f7ff fd8f 	bl	8000b5c <jsmn_alloc_token>
 800103e:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d102      	bne.n	800104c <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	e14f      	b.n	80012ec <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001054:	d00a      	beq.n	800106c <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	689b      	ldr	r3, [r3, #8]
 800105a:	011b      	lsls	r3, r3, #4
 800105c:	683a      	ldr	r2, [r7, #0]
 800105e:	4413      	add	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        t->size++;
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 800106c:	7ffb      	ldrb	r3, [r7, #31]
 800106e:	2b7b      	cmp	r3, #123	; 0x7b
 8001070:	d101      	bne.n	8001076 <jsmn_parse+0xbe>
 8001072:	2201      	movs	r2, #1
 8001074:	e000      	b.n	8001078 <jsmn_parse+0xc0>
 8001076:	2202      	movs	r2, #2
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	461a      	mov	r2, r3
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	3b01      	subs	r3, #1
 800108c:	461a      	mov	r2, r3
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	609a      	str	r2, [r3, #8]
      break;
 8001092:	e0f7      	b.n	8001284 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2b00      	cmp	r3, #0
 8001098:	f000 80ed 	beq.w	8001276 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 800109c:	7ffb      	ldrb	r3, [r7, #31]
 800109e:	2b7d      	cmp	r3, #125	; 0x7d
 80010a0:	d101      	bne.n	80010a6 <jsmn_parse+0xee>
 80010a2:	2301      	movs	r3, #1
 80010a4:	e000      	b.n	80010a8 <jsmn_parse+0xf0>
 80010a6:	2302      	movs	r3, #2
 80010a8:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	3b01      	subs	r3, #1
 80010b0:	627b      	str	r3, [r7, #36]	; 0x24
 80010b2:	e024      	b.n	80010fe <jsmn_parse+0x146>
        token = &tokens[i];
 80010b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010b6:	011b      	lsls	r3, r3, #4
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	4413      	add	r3, r2
 80010bc:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c6:	d017      	beq.n	80010f8 <jsmn_parse+0x140>
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010d0:	d112      	bne.n	80010f8 <jsmn_parse+0x140>
          if (token->type != type) {
 80010d2:	69bb      	ldr	r3, [r7, #24]
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	7fba      	ldrb	r2, [r7, #30]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d002      	beq.n	80010e2 <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 80010dc:	f06f 0301 	mvn.w	r3, #1
 80010e0:	e104      	b.n	80012ec <jsmn_parse+0x334>
          parser->toksuper = -1;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	f04f 32ff 	mov.w	r2, #4294967295
 80010e8:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3301      	adds	r3, #1
 80010f0:	461a      	mov	r2, r3
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	609a      	str	r2, [r3, #8]
          break;
 80010f6:	e005      	b.n	8001104 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	3b01      	subs	r3, #1
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
 80010fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001100:	2b00      	cmp	r3, #0
 8001102:	dad7      	bge.n	80010b4 <jsmn_parse+0xfc>
      if (i == -1) {
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800110a:	d119      	bne.n	8001140 <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 800110c:	f06f 0301 	mvn.w	r3, #1
 8001110:	e0ec      	b.n	80012ec <jsmn_parse+0x334>
        token = &tokens[i];
 8001112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	4413      	add	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 800111c:	69bb      	ldr	r3, [r7, #24]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001124:	d009      	beq.n	800113a <jsmn_parse+0x182>
 8001126:	69bb      	ldr	r3, [r7, #24]
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800112e:	d104      	bne.n	800113a <jsmn_parse+0x182>
          parser->toksuper = i;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001134:	609a      	str	r2, [r3, #8]
          break;
 8001136:	bf00      	nop
      break;
 8001138:	e0a4      	b.n	8001284 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 800113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113c:	3b01      	subs	r3, #1
 800113e:	627b      	str	r3, [r7, #36]	; 0x24
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	2b00      	cmp	r3, #0
 8001144:	dae5      	bge.n	8001112 <jsmn_parse+0x15a>
      break;
 8001146:	e09d      	b.n	8001284 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 8001148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	68b9      	ldr	r1, [r7, #8]
 8001152:	68f8      	ldr	r0, [r7, #12]
 8001154:	f7ff fdbc 	bl	8000cd0 <jsmn_parse_string>
 8001158:	6178      	str	r0, [r7, #20]
      if (r < 0) {
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2b00      	cmp	r3, #0
 800115e:	da01      	bge.n	8001164 <jsmn_parse+0x1ac>
        return r;
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	e0c3      	b.n	80012ec <jsmn_parse+0x334>
      count++;
 8001164:	6a3b      	ldr	r3, [r7, #32]
 8001166:	3301      	adds	r3, #1
 8001168:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	689b      	ldr	r3, [r3, #8]
 800116e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001172:	f000 8082 	beq.w	800127a <jsmn_parse+0x2c2>
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	2b00      	cmp	r3, #0
 800117a:	d07e      	beq.n	800127a <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	011b      	lsls	r3, r3, #4
 8001182:	683a      	ldr	r2, [r7, #0]
 8001184:	4413      	add	r3, r2
 8001186:	68da      	ldr	r2, [r3, #12]
 8001188:	3201      	adds	r2, #1
 800118a:	60da      	str	r2, [r3, #12]
      break;
 800118c:	e075      	b.n	800127a <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	3b01      	subs	r3, #1
 8001194:	461a      	mov	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	609a      	str	r2, [r3, #8]
      break;
 800119a:	e073      	b.n	8001284 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d06d      	beq.n	800127e <jsmn_parse+0x2c6>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011aa:	d068      	beq.n	800127e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	689b      	ldr	r3, [r3, #8]
 80011b0:	011b      	lsls	r3, r3, #4
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	4413      	add	r3, r2
 80011b6:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 80011b8:	2b02      	cmp	r3, #2
 80011ba:	d060      	beq.n	800127e <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	011b      	lsls	r3, r3, #4
 80011c2:	683a      	ldr	r2, [r7, #0]
 80011c4:	4413      	add	r3, r2
 80011c6:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d058      	beq.n	800127e <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	3b01      	subs	r3, #1
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
 80011d4:	e025      	b.n	8001222 <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 80011d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d8:	011b      	lsls	r3, r3, #4
 80011da:	683a      	ldr	r2, [r7, #0]
 80011dc:	4413      	add	r3, r2
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d006      	beq.n	80011f2 <jsmn_parse+0x23a>
 80011e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e6:	011b      	lsls	r3, r3, #4
 80011e8:	683a      	ldr	r2, [r7, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d114      	bne.n	800121c <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 80011f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	683a      	ldr	r2, [r7, #0]
 80011f8:	4413      	add	r3, r2
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001200:	d00c      	beq.n	800121c <jsmn_parse+0x264>
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	011b      	lsls	r3, r3, #4
 8001206:	683a      	ldr	r2, [r7, #0]
 8001208:	4413      	add	r3, r2
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001210:	d104      	bne.n	800121c <jsmn_parse+0x264>
              parser->toksuper = i;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001216:	609a      	str	r2, [r3, #8]
              break;
 8001218:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 800121a:	e030      	b.n	800127e <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 800121c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121e:	3b01      	subs	r3, #1
 8001220:	627b      	str	r3, [r7, #36]	; 0x24
 8001222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001224:	2b00      	cmp	r3, #0
 8001226:	dad6      	bge.n	80011d6 <jsmn_parse+0x21e>
      break;
 8001228:	e029      	b.n	800127e <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 800122a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	68b9      	ldr	r1, [r7, #8]
 8001234:	68f8      	ldr	r0, [r7, #12]
 8001236:	f7ff fcd3 	bl	8000be0 <jsmn_parse_primitive>
 800123a:	6178      	str	r0, [r7, #20]
      if (r < 0) {
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	2b00      	cmp	r3, #0
 8001240:	da01      	bge.n	8001246 <jsmn_parse+0x28e>
        return r;
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	e052      	b.n	80012ec <jsmn_parse+0x334>
      }
      count++;
 8001246:	6a3b      	ldr	r3, [r7, #32]
 8001248:	3301      	adds	r3, #1
 800124a:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001254:	d015      	beq.n	8001282 <jsmn_parse+0x2ca>
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d012      	beq.n	8001282 <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	4413      	add	r3, r2
 8001266:	68da      	ldr	r2, [r3, #12]
 8001268:	3201      	adds	r2, #1
 800126a:	60da      	str	r2, [r3, #12]
      }
      break;
 800126c:	e009      	b.n	8001282 <jsmn_parse+0x2ca>
      break;
 800126e:	bf00      	nop
 8001270:	e008      	b.n	8001284 <jsmn_parse+0x2cc>
        break;
 8001272:	bf00      	nop
 8001274:	e006      	b.n	8001284 <jsmn_parse+0x2cc>
        break;
 8001276:	bf00      	nop
 8001278:	e004      	b.n	8001284 <jsmn_parse+0x2cc>
      break;
 800127a:	bf00      	nop
 800127c:	e002      	b.n	8001284 <jsmn_parse+0x2cc>
      break;
 800127e:	bf00      	nop
 8001280:	e000      	b.n	8001284 <jsmn_parse+0x2cc>
      break;
 8001282:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	1c5a      	adds	r2, r3, #1
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	429a      	cmp	r2, r3
 8001296:	d207      	bcs.n	80012a8 <jsmn_parse+0x2f0>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68ba      	ldr	r2, [r7, #8]
 800129e:	4413      	add	r3, r2
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	f47f ae93 	bne.w	8000fce <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d01d      	beq.n	80012ea <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	627b      	str	r3, [r7, #36]	; 0x24
 80012b6:	e015      	b.n	80012e4 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 80012b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ba:	011b      	lsls	r3, r3, #4
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012c6:	d00a      	beq.n	80012de <jsmn_parse+0x326>
 80012c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ca:	011b      	lsls	r3, r3, #4
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d6:	d102      	bne.n	80012de <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 80012d8:	f06f 0302 	mvn.w	r3, #2
 80012dc:	e006      	b.n	80012ec <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 80012de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e0:	3b01      	subs	r3, #1
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
 80012e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	dae6      	bge.n	80012b8 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 80012ea:	6a3b      	ldr	r3, [r7, #32]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3728      	adds	r7, #40	; 0x28
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	f04f 32ff 	mov.w	r2, #4294967295
 800130e:	609a      	str	r2, [r3, #8]
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <jsoneq>:
#include "jsmn.h"

#include <string.h>
#include <stdlib.h>

static int jsoneq(const char* json, jsmntok_t* tok, const char* s) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
	if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b03      	cmp	r3, #3
 800132e:	d11e      	bne.n	800136e <jsoneq+0x52>
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7fe ff4d 	bl	80001d0 <strlen>
 8001336:	4603      	mov	r3, r0
 8001338:	4619      	mov	r1, r3
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	689a      	ldr	r2, [r3, #8]
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	4299      	cmp	r1, r3
 8001346:	d112      	bne.n	800136e <jsoneq+0x52>
		strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	461a      	mov	r2, r3
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	1898      	adds	r0, r3, r2
 8001352:	68bb      	ldr	r3, [r7, #8]
 8001354:	689a      	ldr	r2, [r3, #8]
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	461a      	mov	r2, r3
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	f007 f975 	bl	800864e <strncmp>
 8001364:	4603      	mov	r3, r0
	if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <jsoneq+0x52>
		return 0;
 800136a:	2300      	movs	r3, #0
 800136c:	e001      	b.n	8001372 <jsoneq+0x56>
	}
	return -1;
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001372:	4618      	mov	r0, r3
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
	...

0800137c <json_get_op>:

int json_get_op(const char* input, struct OP* out, struct OP_ROOT* root, struct TM* time)
{
 800137c:	b590      	push	{r4, r7, lr}
 800137e:	f6ad 0d64 	subw	sp, sp, #2148	; 0x864
 8001382:	af02      	add	r7, sp, #8
 8001384:	f107 040c 	add.w	r4, r7, #12
 8001388:	6020      	str	r0, [r4, #0]
 800138a:	f107 0008 	add.w	r0, r7, #8
 800138e:	6001      	str	r1, [r0, #0]
 8001390:	1d39      	adds	r1, r7, #4
 8001392:	600a      	str	r2, [r1, #0]
 8001394:	463a      	mov	r2, r7
 8001396:	6013      	str	r3, [r2, #0]
	int counter = 0;
 8001398:	2300      	movs	r3, #0
 800139a:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
	int tm_counter = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
	int root_counter = 0;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
	int i;
	int r;
	jsmn_parser p;
	jsmntok_t t[128];

	jsmn_init(&p);
 80013aa:	f607 0318 	addw	r3, r7, #2072	; 0x818
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ffa0 	bl	80012f4 <jsmn_init>
	r = jsmn_parse(&p, input, strlen(input), t, sizeof(t) / sizeof(t[0]));
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	6818      	ldr	r0, [r3, #0]
 80013ba:	f7fe ff09 	bl	80001d0 <strlen>
 80013be:	4604      	mov	r4, r0
 80013c0:	f107 0218 	add.w	r2, r7, #24
 80013c4:	f107 010c 	add.w	r1, r7, #12
 80013c8:	f607 0018 	addw	r0, r7, #2072	; 0x818
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	9300      	str	r3, [sp, #0]
 80013d0:	4613      	mov	r3, r2
 80013d2:	4622      	mov	r2, r4
 80013d4:	6809      	ldr	r1, [r1, #0]
 80013d6:	f7ff fdef 	bl	8000fb8 <jsmn_parse>
 80013da:	f8c7 0834 	str.w	r0, [r7, #2100]	; 0x834

	if (r < 1 || t[0].type != JSMN_OBJECT)
 80013de:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	dd04      	ble.n	80013f0 <json_get_op+0x74>
 80013e6:	f107 0318 	add.w	r3, r7, #24
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b01      	cmp	r3, #1
 80013ee:	d001      	beq.n	80013f4 <json_get_op+0x78>
	{
		return 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	e3ad      	b.n	8001b50 <json_get_op+0x7d4>
	}

	for (i = 1; i < r; i++) {
 80013f4:	2301      	movs	r3, #1
 80013f6:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80013fa:	e3a0      	b.n	8001b3e <json_get_op+0x7c2>

		if (jsoneq(input, &t[i], "OUT") == 0)
 80013fc:	f107 0218 	add.w	r2, r7, #24
 8001400:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	18d1      	adds	r1, r2, r3
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4ab2      	ldr	r2, [pc, #712]	; (80016d8 <json_get_op+0x35c>)
 800140e:	6818      	ldr	r0, [r3, #0]
 8001410:	f7ff ff84 	bl	800131c <jsoneq>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d105      	bne.n	8001426 <json_get_op+0xaa>
		{
			i++;
 800141a:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 800141e:	3301      	adds	r3, #1
 8001420:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 8001424:	e386      	b.n	8001b34 <json_get_op+0x7b8>
		}

		else if (jsoneq(input, &t[i], "brch") == 0)
 8001426:	f107 0218 	add.w	r2, r7, #24
 800142a:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 800142e:	011b      	lsls	r3, r3, #4
 8001430:	18d1      	adds	r1, r2, r3
 8001432:	f107 030c 	add.w	r3, r7, #12
 8001436:	4aa9      	ldr	r2, [pc, #676]	; (80016dc <json_get_op+0x360>)
 8001438:	6818      	ldr	r0, [r3, #0]
 800143a:	f7ff ff6f 	bl	800131c <jsoneq>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	f040 8254 	bne.w	80018ee <json_get_op+0x572>
		{
			if (t[i + 1].type != JSMN_ARRAY)
 8001446:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 800144a:	3301      	adds	r3, #1
 800144c:	f107 0218 	add.w	r2, r7, #24
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	4413      	add	r3, r2
 8001454:	781b      	ldrb	r3, [r3, #0]
 8001456:	2b02      	cmp	r3, #2
 8001458:	f040 8369 	bne.w	8001b2e <json_get_op+0x7b2>
			{
				continue;
			}

			int j = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
			for (j; j < t[i + 1].size; ++j)
 8001462:	e222      	b.n	80018aa <json_get_op+0x52e>
			{
				jsmntok_t* g = &t[i + j + 2];
 8001464:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001468:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 800146c:	4413      	add	r3, r2
 800146e:	3302      	adds	r3, #2
 8001470:	f107 0218 	add.w	r2, r7, #24
 8001474:	011b      	lsls	r3, r3, #4
 8001476:	4413      	add	r3, r2
 8001478:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830

				char* p_stt = (char*)input + g->start + 1;
 800147c:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	3301      	adds	r3, #1
 8001484:	f107 020c 	add.w	r2, r7, #12
 8001488:	6812      	ldr	r2, [r2, #0]
 800148a:	4413      	add	r3, r2
 800148c:	f8c7 382c 	str.w	r3, [r7, #2092]	; 0x82c
				char* p_end = NULL;
 8001490:	f107 0314 	add.w	r3, r7, #20
 8001494:	2200      	movs	r2, #0
 8001496:	601a      	str	r2, [r3, #0]

				memcpy(root[j].name, p_stt, 3);
 8001498:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	461a      	mov	r2, r3
 80014a6:	1d3b      	adds	r3, r7, #4
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4413      	add	r3, r2
 80014ac:	330a      	adds	r3, #10
 80014ae:	2203      	movs	r2, #3
 80014b0:	f8d7 182c 	ldr.w	r1, [r7, #2092]	; 0x82c
 80014b4:	4618      	mov	r0, r3
 80014b6:	f007 f86e 	bl	8008596 <memcpy>
				root[j].name[3] = 0; // manually null terminated
 80014ba:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014be:	4613      	mov	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	4413      	add	r3, r2
 80014c4:	009b      	lsls	r3, r3, #2
 80014c6:	461a      	mov	r2, r3
 80014c8:	1d3b      	adds	r3, r7, #4
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4413      	add	r3, r2
 80014ce:	2200      	movs	r2, #0
 80014d0:	735a      	strb	r2, [r3, #13]
				root[j].id = j;
 80014d2:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014d6:	4613      	mov	r3, r2
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	4413      	add	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	461a      	mov	r2, r3
 80014e0:	1d3b      	adds	r3, r7, #4
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4413      	add	r3, r2
 80014e6:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014ea:	b2d2      	uxtb	r2, r2
 80014ec:	73da      	strb	r2, [r3, #15]

				if (root[j].name[0] == 'i') //ino
 80014ee:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	009b      	lsls	r3, r3, #2
 80014fa:	461a      	mov	r2, r3
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4413      	add	r3, r2
 8001502:	7a9b      	ldrb	r3, [r3, #10]
 8001504:	2b69      	cmp	r3, #105	; 0x69
 8001506:	d12f      	bne.n	8001568 <json_get_op+0x1ec>
				{
					root[j].type = INO;
 8001508:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800150c:	4613      	mov	r3, r2
 800150e:	009b      	lsls	r3, r3, #2
 8001510:	4413      	add	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	461a      	mov	r2, r3
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4413      	add	r3, r2
 800151c:	2206      	movs	r2, #6
 800151e:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 8001520:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001524:	4613      	mov	r3, r2
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	461a      	mov	r2, r3
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4413      	add	r3, r2
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 200; //save inp to op number
 8001538:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800153c:	4613      	mov	r3, r2
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	4413      	add	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	461a      	mov	r2, r3
 8001546:	1d3b      	adds	r3, r7, #4
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	189c      	adds	r4, r3, r2
 800154c:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001550:	3304      	adds	r3, #4
 8001552:	220a      	movs	r2, #10
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f007 f938 	bl	80087cc <strtol>
 800155c:	4603      	mov	r3, r0
 800155e:	b29b      	uxth	r3, r3
 8001560:	33c8      	adds	r3, #200	; 0xc8
 8001562:	b29b      	uxth	r3, r3
 8001564:	8123      	strh	r3, [r4, #8]
					continue;
 8001566:	e19b      	b.n	80018a0 <json_get_op+0x524>
				}

				if (root[j].name[0] == 'g') //telegram
 8001568:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	461a      	mov	r2, r3
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4413      	add	r3, r2
 800157c:	7a9b      	ldrb	r3, [r3, #10]
 800157e:	2b67      	cmp	r3, #103	; 0x67
 8001580:	d130      	bne.n	80015e4 <json_get_op+0x268>
				{
					root[j].type = TLGRM;
 8001582:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	461a      	mov	r2, r3
 8001590:	1d3b      	adds	r3, r7, #4
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4413      	add	r3, r2
 8001596:	2207      	movs	r2, #7
 8001598:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 800159a:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800159e:	4613      	mov	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	461a      	mov	r2, r3
 80015a8:	1d3b      	adds	r3, r7, #4
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4413      	add	r3, r2
 80015ae:	2200      	movs	r2, #0
 80015b0:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 600;
 80015b2:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80015b6:	4613      	mov	r3, r2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	461a      	mov	r2, r3
 80015c0:	1d3b      	adds	r3, r7, #4
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	189c      	adds	r4, r3, r2
 80015c6:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 80015ca:	3304      	adds	r3, #4
 80015cc:	220a      	movs	r2, #10
 80015ce:	2100      	movs	r1, #0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f007 f8fb 	bl	80087cc <strtol>
 80015d6:	4603      	mov	r3, r0
 80015d8:	b29b      	uxth	r3, r3
 80015da:	f503 7316 	add.w	r3, r3, #600	; 0x258
 80015de:	b29b      	uxth	r3, r3
 80015e0:	8123      	strh	r3, [r4, #8]
					continue;
 80015e2:	e15d      	b.n	80018a0 <json_get_op+0x524>
				}

				if (root[j].name[0] == 'p') //pmo
 80015e4:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80015e8:	4613      	mov	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	461a      	mov	r2, r3
 80015f2:	1d3b      	adds	r3, r7, #4
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	7a9b      	ldrb	r3, [r3, #10]
 80015fa:	2b70      	cmp	r3, #112	; 0x70
 80015fc:	d130      	bne.n	8001660 <json_get_op+0x2e4>
				{
					root[j].type = PMO;
 80015fe:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	461a      	mov	r2, r3
 800160c:	1d3b      	adds	r3, r7, #4
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4413      	add	r3, r2
 8001612:	2205      	movs	r2, #5
 8001614:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 8001616:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800161a:	4613      	mov	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4413      	add	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	461a      	mov	r2, r3
 8001624:	1d3b      	adds	r3, r7, #4
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4413      	add	r3, r2
 800162a:	2200      	movs	r2, #0
 800162c:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 10) + 800;
 800162e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001632:	4613      	mov	r3, r2
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	009b      	lsls	r3, r3, #2
 800163a:	461a      	mov	r2, r3
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	189c      	adds	r4, r3, r2
 8001642:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001646:	3304      	adds	r3, #4
 8001648:	220a      	movs	r2, #10
 800164a:	2100      	movs	r1, #0
 800164c:	4618      	mov	r0, r3
 800164e:	f007 f8bd 	bl	80087cc <strtol>
 8001652:	4603      	mov	r3, r0
 8001654:	b29b      	uxth	r3, r3
 8001656:	f503 7348 	add.w	r3, r3, #800	; 0x320
 800165a:	b29b      	uxth	r3, r3
 800165c:	8123      	strh	r3, [r4, #8]
					continue;
 800165e:	e11f      	b.n	80018a0 <json_get_op+0x524>
				}

				if (root[j].name[0] == 'w') //week
 8001660:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	461a      	mov	r2, r3
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4413      	add	r3, r2
 8001674:	7a9b      	ldrb	r3, [r3, #10]
 8001676:	2b77      	cmp	r3, #119	; 0x77
 8001678:	d132      	bne.n	80016e0 <json_get_op+0x364>
				{
					root[j].type = WEEK;
 800167a:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800167e:	4613      	mov	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	4413      	add	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	461a      	mov	r2, r3
 8001688:	1d3b      	adds	r3, r7, #4
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4413      	add	r3, r2
 800168e:	2204      	movs	r2, #4
 8001690:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 8001692:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001696:	4613      	mov	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	009b      	lsls	r3, r3, #2
 800169e:	461a      	mov	r2, r3
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4413      	add	r3, r2
 80016a6:	2200      	movs	r2, #0
 80016a8:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, NULL, 16); //save value to op number
 80016aa:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80016ae:	4613      	mov	r3, r2
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	4413      	add	r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	461a      	mov	r2, r3
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	189c      	adds	r4, r3, r2
 80016be:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 80016c2:	3304      	adds	r3, #4
 80016c4:	2210      	movs	r2, #16
 80016c6:	2100      	movs	r1, #0
 80016c8:	4618      	mov	r0, r3
 80016ca:	f007 f87f 	bl	80087cc <strtol>
 80016ce:	4603      	mov	r3, r0
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	8123      	strh	r3, [r4, #8]
					continue;
 80016d4:	e0e4      	b.n	80018a0 <json_get_op+0x524>
 80016d6:	bf00      	nop
 80016d8:	08009f18 	.word	0x08009f18
 80016dc:	08009f1c 	.word	0x08009f1c
				}

				if (root[j].name[0] == 't') //time
 80016e0:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80016e4:	4613      	mov	r3, r2
 80016e6:	009b      	lsls	r3, r3, #2
 80016e8:	4413      	add	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	461a      	mov	r2, r3
 80016ee:	1d3b      	adds	r3, r7, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4413      	add	r3, r2
 80016f4:	7a9b      	ldrb	r3, [r3, #10]
 80016f6:	2b74      	cmp	r3, #116	; 0x74
 80016f8:	f040 8089 	bne.w	800180e <json_get_op+0x492>
				{
					root[j].type = TIME;
 80016fc:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001700:	4613      	mov	r3, r2
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	4413      	add	r3, r2
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	461a      	mov	r2, r3
 800170a:	1d3b      	adds	r3, r7, #4
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	2203      	movs	r2, #3
 8001712:	701a      	strb	r2, [r3, #0]

					time[tm_counter].from.tm_hour = strtol(p_stt + 4, &p_end, 10);
 8001714:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 8001718:	4613      	mov	r3, r2
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4413      	add	r3, r2
 800171e:	00db      	lsls	r3, r3, #3
 8001720:	461a      	mov	r2, r3
 8001722:	463b      	mov	r3, r7
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	189c      	adds	r4, r3, r2
 8001728:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 800172c:	3304      	adds	r3, #4
 800172e:	f107 0114 	add.w	r1, r7, #20
 8001732:	220a      	movs	r2, #10
 8001734:	4618      	mov	r0, r3
 8001736:	f007 f849 	bl	80087cc <strtol>
 800173a:	4603      	mov	r3, r0
 800173c:	60a3      	str	r3, [r4, #8]
					time[tm_counter].from.tm_min =  strtol(p_end + 1, &p_end, 10);
 800173e:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 8001742:	4613      	mov	r3, r2
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	4413      	add	r3, r2
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	461a      	mov	r2, r3
 800174c:	463b      	mov	r3, r7
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	189c      	adds	r4, r3, r2
 8001752:	f107 0314 	add.w	r3, r7, #20
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	3301      	adds	r3, #1
 800175a:	f107 0114 	add.w	r1, r7, #20
 800175e:	220a      	movs	r2, #10
 8001760:	4618      	mov	r0, r3
 8001762:	f007 f833 	bl	80087cc <strtol>
 8001766:	4603      	mov	r3, r0
 8001768:	6063      	str	r3, [r4, #4]

					time[tm_counter].to.tm_hour = strtol(p_end + 1, &p_end, 10);
 800176a:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 800176e:	4613      	mov	r3, r2
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	4413      	add	r3, r2
 8001774:	00db      	lsls	r3, r3, #3
 8001776:	461a      	mov	r2, r3
 8001778:	463b      	mov	r3, r7
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	189c      	adds	r4, r3, r2
 800177e:	f107 0314 	add.w	r3, r7, #20
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	3301      	adds	r3, #1
 8001786:	f107 0114 	add.w	r1, r7, #20
 800178a:	220a      	movs	r2, #10
 800178c:	4618      	mov	r0, r3
 800178e:	f007 f81d 	bl	80087cc <strtol>
 8001792:	4603      	mov	r3, r0
 8001794:	62e3      	str	r3, [r4, #44]	; 0x2c
					time[tm_counter].to.tm_min =  strtol(p_end + 1, NULL, 10);
 8001796:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 800179a:	4613      	mov	r3, r2
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	4413      	add	r3, r2
 80017a0:	00db      	lsls	r3, r3, #3
 80017a2:	461a      	mov	r2, r3
 80017a4:	463b      	mov	r3, r7
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	189c      	adds	r4, r3, r2
 80017aa:	f107 0314 	add.w	r3, r7, #20
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	3301      	adds	r3, #1
 80017b2:	220a      	movs	r2, #10
 80017b4:	2100      	movs	r1, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f007 f808 	bl	80087cc <strtol>
 80017bc:	4603      	mov	r3, r0
 80017be:	62a3      	str	r3, [r4, #40]	; 0x28

					root[j].operation = time + tm_counter;
 80017c0:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80017c4:	4613      	mov	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	4413      	add	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	461a      	mov	r2, r3
 80017ce:	1d3b      	adds	r3, r7, #4
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	1899      	adds	r1, r3, r2
 80017d4:	f8d7 2850 	ldr.w	r2, [r7, #2128]	; 0x850
 80017d8:	4613      	mov	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4413      	add	r3, r2
 80017de:	00db      	lsls	r3, r3, #3
 80017e0:	461a      	mov	r2, r3
 80017e2:	463b      	mov	r3, r7
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4413      	add	r3, r2
 80017e8:	604b      	str	r3, [r1, #4]
					root[j].operation_n = 0;
 80017ea:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 80017ee:	4613      	mov	r3, r2
 80017f0:	009b      	lsls	r3, r3, #2
 80017f2:	4413      	add	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	461a      	mov	r2, r3
 80017f8:	1d3b      	adds	r3, r7, #4
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4413      	add	r3, r2
 80017fe:	2200      	movs	r2, #0
 8001800:	811a      	strh	r2, [r3, #8]

					tm_counter++;
 8001802:	f8d7 3850 	ldr.w	r3, [r7, #2128]	; 0x850
 8001806:	3301      	adds	r3, #1
 8001808:	f8c7 3850 	str.w	r3, [r7, #2128]	; 0x850
					continue;
 800180c:	e048      	b.n	80018a0 <json_get_op+0x524>
				}

				if (root[j].name[0] == 's' || root[j].name[0] == 'o') // state or out
 800180e:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001812:	4613      	mov	r3, r2
 8001814:	009b      	lsls	r3, r3, #2
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	461a      	mov	r2, r3
 800181c:	1d3b      	adds	r3, r7, #4
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4413      	add	r3, r2
 8001822:	7a9b      	ldrb	r3, [r3, #10]
 8001824:	2b73      	cmp	r3, #115	; 0x73
 8001826:	d00c      	beq.n	8001842 <json_get_op+0x4c6>
 8001828:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800182c:	4613      	mov	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	461a      	mov	r2, r3
 8001836:	1d3b      	adds	r3, r7, #4
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4413      	add	r3, r2
 800183c:	7a9b      	ldrb	r3, [r3, #10]
 800183e:	2b6f      	cmp	r3, #111	; 0x6f
 8001840:	d12e      	bne.n	80018a0 <json_get_op+0x524>
				{
					root[j].type = BRCH;
 8001842:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001846:	4613      	mov	r3, r2
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	461a      	mov	r2, r3
 8001850:	1d3b      	adds	r3, r7, #4
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4413      	add	r3, r2
 8001856:	2202      	movs	r2, #2
 8001858:	701a      	strb	r2, [r3, #0]
					root[j].operation = NULL;
 800185a:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 800185e:	4613      	mov	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	4413      	add	r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	461a      	mov	r2, r3
 8001868:	1d3b      	adds	r3, r7, #4
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4413      	add	r3, r2
 800186e:	2200      	movs	r2, #0
 8001870:	605a      	str	r2, [r3, #4]
					root[j].operation_n = strtol(p_stt + 4, &p_end, 10);
 8001872:	f8d7 2844 	ldr.w	r2, [r7, #2116]	; 0x844
 8001876:	4613      	mov	r3, r2
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	461a      	mov	r2, r3
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	189c      	adds	r4, r3, r2
 8001886:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 800188a:	3304      	adds	r3, #4
 800188c:	f107 0114 	add.w	r1, r7, #20
 8001890:	220a      	movs	r2, #10
 8001892:	4618      	mov	r0, r3
 8001894:	f006 ff9a 	bl	80087cc <strtol>
 8001898:	4603      	mov	r3, r0
 800189a:	b29b      	uxth	r3, r3
 800189c:	8123      	strh	r3, [r4, #8]
					continue;
 800189e:	bf00      	nop
			for (j; j < t[i + 1].size; ++j)
 80018a0:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 80018a4:	3301      	adds	r3, #1
 80018a6:	f8c7 3844 	str.w	r3, [r7, #2116]	; 0x844
 80018aa:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80018ae:	3301      	adds	r3, #1
 80018b0:	f107 0218 	add.w	r2, r7, #24
 80018b4:	011b      	lsls	r3, r3, #4
 80018b6:	4413      	add	r3, r2
 80018b8:	330c      	adds	r3, #12
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 80018c0:	429a      	cmp	r2, r3
 80018c2:	f73f adcf 	bgt.w	8001464 <json_get_op+0xe8>
				}
			}
			root_counter = j;
 80018c6:	f8d7 3844 	ldr.w	r3, [r7, #2116]	; 0x844
 80018ca:	f8c7 384c 	str.w	r3, [r7, #2124]	; 0x84c
			i += t[i + 1].size + 1;
 80018ce:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80018d2:	3301      	adds	r3, #1
 80018d4:	f107 0218 	add.w	r2, r7, #24
 80018d8:	011b      	lsls	r3, r3, #4
 80018da:	4413      	add	r3, r2
 80018dc:	330c      	adds	r3, #12
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	3301      	adds	r3, #1
 80018e2:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 80018e6:	4413      	add	r3, r2
 80018e8:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 80018ec:	e122      	b.n	8001b34 <json_get_op+0x7b8>
//			return 1;
//		}

		else
		{
			if (t[i + 1].type != JSMN_ARRAY)
 80018ee:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 80018f2:	3301      	adds	r3, #1
 80018f4:	f107 0218 	add.w	r2, r7, #24
 80018f8:	011b      	lsls	r3, r3, #4
 80018fa:	4413      	add	r3, r2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	f040 8117 	bne.w	8001b32 <json_get_op+0x7b6>
			{
				continue;
			}

			for (int j = 0; j < t[i + 1].size; j++)
 8001904:	2300      	movs	r3, #0
 8001906:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 800190a:	e0f2      	b.n	8001af2 <json_get_op+0x776>
			{
				jsmntok_t* g = &t[i + j + 2];
 800190c:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001910:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 8001914:	4413      	add	r3, r2
 8001916:	3302      	adds	r3, #2
 8001918:	f107 0218 	add.w	r2, r7, #24
 800191c:	011b      	lsls	r3, r3, #4
 800191e:	4413      	add	r3, r2
 8001920:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
				char* p_stt = (char*)input + g->start + 1;
 8001924:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	3301      	adds	r3, #1
 800192c:	f107 020c 	add.w	r2, r7, #12
 8001930:	6812      	ldr	r2, [r2, #0]
 8001932:	4413      	add	r3, r2
 8001934:	f8c7 3824 	str.w	r3, [r7, #2084]	; 0x824
				char* p_end = NULL;
 8001938:	f107 0310 	add.w	r3, r7, #16
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
				int root_id = 0;
 8001940:	2300      	movs	r3, #0
 8001942:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c

				for (int r = 0; r < root_counter; ++r)
 8001946:	2300      	movs	r3, #0
 8001948:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
 800194c:	e026      	b.n	800199c <json_get_op+0x620>
				{
					if (memcmp(p_stt, root[r].name, 3) == 0)
 800194e:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 8001952:	4613      	mov	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	4413      	add	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	461a      	mov	r2, r3
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4413      	add	r3, r2
 8001962:	330a      	adds	r3, #10
 8001964:	2203      	movs	r2, #3
 8001966:	4619      	mov	r1, r3
 8001968:	f8d7 0824 	ldr.w	r0, [r7, #2084]	; 0x824
 800196c:	f006 fe04 	bl	8008578 <memcmp>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10d      	bne.n	8001992 <json_get_op+0x616>
					{
						root_id = root[r].id;
 8001976:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 800197a:	4613      	mov	r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	4413      	add	r3, r2
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	461a      	mov	r2, r3
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4413      	add	r3, r2
 800198a:	7bdb      	ldrb	r3, [r3, #15]
 800198c:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
						break;
 8001990:	e00a      	b.n	80019a8 <json_get_op+0x62c>
				for (int r = 0; r < root_counter; ++r)
 8001992:	f8d7 3838 	ldr.w	r3, [r7, #2104]	; 0x838
 8001996:	3301      	adds	r3, #1
 8001998:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
 800199c:	f8d7 2838 	ldr.w	r2, [r7, #2104]	; 0x838
 80019a0:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
 80019a4:	429a      	cmp	r2, r3
 80019a6:	dbd2      	blt.n	800194e <json_get_op+0x5d2>
					}
				}

				if (root_id > 0)
 80019a8:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	dd44      	ble.n	8001a3a <json_get_op+0x6be>
				{
					out[counter].addr = 0;
 80019b0:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 80019b4:	4613      	mov	r3, r2
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	461a      	mov	r2, r3
 80019be:	f107 0308 	add.w	r3, r7, #8
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4413      	add	r3, r2
 80019c6:	2200      	movs	r2, #0
 80019c8:	801a      	strh	r2, [r3, #0]
					out[counter].log = (enum LG)strtol(p_stt + 5, NULL, 10);
 80019ca:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 80019ce:	4613      	mov	r3, r2
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4413      	add	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	461a      	mov	r2, r3
 80019d8:	f107 0308 	add.w	r3, r7, #8
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	189c      	adds	r4, r3, r2
 80019e0:	f8d7 3824 	ldr.w	r3, [r7, #2084]	; 0x824
 80019e4:	3305      	adds	r3, #5
 80019e6:	220a      	movs	r2, #10
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f006 feee 	bl	80087cc <strtol>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	7223      	strb	r3, [r4, #8]
					out[counter].root_id = root_id;
 80019f6:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 80019fa:	4613      	mov	r3, r2
 80019fc:	005b      	lsls	r3, r3, #1
 80019fe:	4413      	add	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	461a      	mov	r2, r3
 8001a04:	f107 0308 	add.w	r3, r7, #8
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	f8d7 283c 	ldr.w	r2, [r7, #2108]	; 0x83c
 8001a10:	b2d2      	uxtb	r2, r2
 8001a12:	729a      	strb	r2, [r3, #10]
					out[counter].type = STATE;
 8001a14:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001a18:	4613      	mov	r3, r2
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	461a      	mov	r2, r3
 8001a22:	f107 0308 	add.w	r3, r7, #8
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4413      	add	r3, r2
 8001a2a:	2203      	movs	r2, #3
 8001a2c:	725a      	strb	r2, [r3, #9]

					counter++;
 8001a2e:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 8001a32:	3301      	adds	r3, #1
 8001a34:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
 8001a38:	e056      	b.n	8001ae8 <json_get_op+0x76c>
					continue;
				}

				out[counter].addr = strtol(p_stt, &p_end, 16); //10
 8001a3a:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001a3e:	4613      	mov	r3, r2
 8001a40:	005b      	lsls	r3, r3, #1
 8001a42:	4413      	add	r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	461a      	mov	r2, r3
 8001a48:	f107 0308 	add.w	r3, r7, #8
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	189c      	adds	r4, r3, r2
 8001a50:	f107 0310 	add.w	r3, r7, #16
 8001a54:	2210      	movs	r2, #16
 8001a56:	4619      	mov	r1, r3
 8001a58:	f8d7 0824 	ldr.w	r0, [r7, #2084]	; 0x824
 8001a5c:	f006 feb6 	bl	80087cc <strtol>
 8001a60:	4603      	mov	r3, r0
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	8023      	strh	r3, [r4, #0]
				out[counter].log = (enum LG)strtol(p_end + 1, &p_end, 10);
 8001a66:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	4413      	add	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	461a      	mov	r2, r3
 8001a74:	f107 0308 	add.w	r3, r7, #8
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	189c      	adds	r4, r3, r2
 8001a7c:	f107 0310 	add.w	r3, r7, #16
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	3301      	adds	r3, #1
 8001a84:	f107 0110 	add.w	r1, r7, #16
 8001a88:	220a      	movs	r2, #10
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f006 fe9e 	bl	80087cc <strtol>
 8001a90:	4603      	mov	r3, r0
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	7223      	strb	r3, [r4, #8]
				out[counter].trigger_value = strtol(p_end + 1, &p_end, 10);
 8001a96:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	005b      	lsls	r3, r3, #1
 8001a9e:	4413      	add	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	f107 0308 	add.w	r3, r7, #8
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	189c      	adds	r4, r3, r2
 8001aac:	f107 0310 	add.w	r3, r7, #16
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	f107 0110 	add.w	r1, r7, #16
 8001ab8:	220a      	movs	r2, #10
 8001aba:	4618      	mov	r0, r3
 8001abc:	f006 fe86 	bl	80087cc <strtol>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	6063      	str	r3, [r4, #4]
				out[counter].type = DATA;
 8001ac4:	f8d7 2854 	ldr.w	r2, [r7, #2132]	; 0x854
 8001ac8:	4613      	mov	r3, r2
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f107 0308 	add.w	r3, r7, #8
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4413      	add	r3, r2
 8001ada:	2202      	movs	r2, #2
 8001adc:	725a      	strb	r2, [r3, #9]

				counter++;
 8001ade:	f8d7 3854 	ldr.w	r3, [r7, #2132]	; 0x854
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	f8c7 3854 	str.w	r3, [r7, #2132]	; 0x854
			for (int j = 0; j < t[i + 1].size; j++)
 8001ae8:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 8001aec:	3301      	adds	r3, #1
 8001aee:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 8001af2:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001af6:	3301      	adds	r3, #1
 8001af8:	f107 0218 	add.w	r2, r7, #24
 8001afc:	011b      	lsls	r3, r3, #4
 8001afe:	4413      	add	r3, r2
 8001b00:	330c      	adds	r3, #12
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	f73f aeff 	bgt.w	800190c <json_get_op+0x590>
			}
			i += t[i + 1].size + 1;
 8001b0e:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001b12:	3301      	adds	r3, #1
 8001b14:	f107 0218 	add.w	r2, r7, #24
 8001b18:	011b      	lsls	r3, r3, #4
 8001b1a:	4413      	add	r3, r2
 8001b1c:	330c      	adds	r3, #12
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	3301      	adds	r3, #1
 8001b22:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001b26:	4413      	add	r3, r2
 8001b28:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 8001b2c:	e002      	b.n	8001b34 <json_get_op+0x7b8>
				continue;
 8001b2e:	bf00      	nop
 8001b30:	e000      	b.n	8001b34 <json_get_op+0x7b8>
				continue;
 8001b32:	bf00      	nop
	for (i = 1; i < r; i++) {
 8001b34:	f8d7 3848 	ldr.w	r3, [r7, #2120]	; 0x848
 8001b38:	3301      	adds	r3, #1
 8001b3a:	f8c7 3848 	str.w	r3, [r7, #2120]	; 0x848
 8001b3e:	f8d7 2848 	ldr.w	r2, [r7, #2120]	; 0x848
 8001b42:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8001b46:	429a      	cmp	r2, r3
 8001b48:	f6ff ac58 	blt.w	80013fc <json_get_op+0x80>
		}
	}

	return root_counter;
 8001b4c:	f8d7 384c 	ldr.w	r3, [r7, #2124]	; 0x84c
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	f607 075c 	addw	r7, r7, #2140	; 0x85c
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd90      	pop	{r4, r7, pc}
 8001b5a:	bf00      	nop

08001b5c <Telegram_GetValue>:
{

}

uint8_t Telegram_GetValue(uint16_t key)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	4603      	mov	r3, r0
 8001b64:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i = 0; i < TG_MAX; ++i) {
 8001b66:	2300      	movs	r3, #0
 8001b68:	81fb      	strh	r3, [r7, #14]
 8001b6a:	e00f      	b.n	8001b8c <Telegram_GetValue+0x30>
		if (tg[i].key == key) {
 8001b6c:	89fb      	ldrh	r3, [r7, #14]
 8001b6e:	4a0c      	ldr	r2, [pc, #48]	; (8001ba0 <Telegram_GetValue+0x44>)
 8001b70:	f832 3023 	ldrh.w	r3, [r2, r3, lsl #2]
 8001b74:	88fa      	ldrh	r2, [r7, #6]
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d105      	bne.n	8001b86 <Telegram_GetValue+0x2a>
			return tg[i].value;
 8001b7a:	89fb      	ldrh	r3, [r7, #14]
 8001b7c:	4a08      	ldr	r2, [pc, #32]	; (8001ba0 <Telegram_GetValue+0x44>)
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	4413      	add	r3, r2
 8001b82:	789b      	ldrb	r3, [r3, #2]
 8001b84:	e006      	b.n	8001b94 <Telegram_GetValue+0x38>
	for(uint16_t i = 0; i < TG_MAX; ++i) {
 8001b86:	89fb      	ldrh	r3, [r7, #14]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	81fb      	strh	r3, [r7, #14]
 8001b8c:	89fb      	ldrh	r3, [r7, #14]
 8001b8e:	2bff      	cmp	r3, #255	; 0xff
 8001b90:	d9ec      	bls.n	8001b6c <Telegram_GetValue+0x10>
		}
	}
	return 0;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3714      	adds	r7, #20
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	20000244 	.word	0x20000244

08001ba4 <is_cur_time>:
#include "rtc.h"

#include <time.h>

uint8_t is_cur_time(struct TM* ft)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08c      	sub	sp, #48	; 0x30
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	struct tm time_info = { 0 };
 8001bac:	f107 030c 	add.w	r3, r7, #12
 8001bb0:	2224      	movs	r2, #36	; 0x24
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f006 fcf9 	bl	80085ac <memset>
	RTC_GetTime(&time_info);
 8001bba:	f107 030c 	add.w	r3, r7, #12
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f006 f9c8 	bl	8007f54 <RTC_GetTime>

	if (time_info.tm_hour == ft->from.tm_hour &&
 8001bc4:	697a      	ldr	r2, [r7, #20]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d10b      	bne.n	8001be6 <is_cur_time+0x42>
		time_info.tm_min >= ft->from.tm_min &&
 8001bce:	693a      	ldr	r2, [r7, #16]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
	if (time_info.tm_hour == ft->from.tm_hour &&
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	db06      	blt.n	8001be6 <is_cur_time+0x42>
		time_info.tm_hour < ft->to.tm_hour)
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		time_info.tm_min >= ft->from.tm_min &&
 8001bde:	429a      	cmp	r2, r3
 8001be0:	da01      	bge.n	8001be6 <is_cur_time+0x42>
	{
		return 1;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e018      	b.n	8001c18 <is_cur_time+0x74>
	}

	if (time_info.tm_hour > ft->from.tm_hour &&
 8001be6:	697a      	ldr	r2, [r7, #20]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dd06      	ble.n	8001bfe <is_cur_time+0x5a>
		time_info.tm_hour < ft->to.tm_hour)
 8001bf0:	697a      	ldr	r2, [r7, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	if (time_info.tm_hour > ft->from.tm_hour &&
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	da01      	bge.n	8001bfe <is_cur_time+0x5a>
	{
		return 1;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e00c      	b.n	8001c18 <is_cur_time+0x74>
	}

	if (time_info.tm_hour == ft->to.tm_hour &&
 8001bfe:	697a      	ldr	r2, [r7, #20]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d106      	bne.n	8001c16 <is_cur_time+0x72>
		time_info.tm_min <= ft->to.tm_min)
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if (time_info.tm_hour == ft->to.tm_hour &&
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	dc01      	bgt.n	8001c16 <is_cur_time+0x72>
	{
		return 1;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e000      	b.n	8001c18 <is_cur_time+0x74>
	}

	return 0;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3730      	adds	r7, #48	; 0x30
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <is_cur_day_of_week>:

uint8_t is_cur_day_of_week(uint16_t data)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	; 0x30
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	80fb      	strh	r3, [r7, #6]
	struct tm time_info = { 0 };
 8001c2a:	f107 030c 	add.w	r3, r7, #12
 8001c2e:	2224      	movs	r2, #36	; 0x24
 8001c30:	2100      	movs	r1, #0
 8001c32:	4618      	mov	r0, r3
 8001c34:	f006 fcba 	bl	80085ac <memset>
	RTC_GetTime(&time_info);
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f006 f989 	bl	8007f54 <RTC_GetTime>

	if (data & (1 << time_info.tm_wday))
 8001c42:	88fa      	ldrh	r2, [r7, #6]
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	fa42 f303 	asr.w	r3, r2, r3
 8001c4a:	f003 0301 	and.w	r3, r3, #1
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d001      	beq.n	8001c56 <is_cur_day_of_week+0x36>
	{
		return 1;
 8001c52:	2301      	movs	r3, #1
 8001c54:	e000      	b.n	8001c58 <is_cur_day_of_week+0x38>
	}
	return 0;
 8001c56:	2300      	movs	r3, #0
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3730      	adds	r7, #48	; 0x30
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <ESP_Init>:
struct ring_buffer_struct UART2_rx_data;
char request[1024];
static f_ptr delay;

void ESP_Init(f_ptr delay_function)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
	RingBuffInit(&UART2_rx_data);
 8001c68:	4808      	ldr	r0, [pc, #32]	; (8001c8c <ESP_Init+0x2c>)
 8001c6a:	f000 f99b 	bl	8001fa4 <RingBuffInit>
	UART2_Init(&UART2_rx_data);
 8001c6e:	4807      	ldr	r0, [pc, #28]	; (8001c8c <ESP_Init+0x2c>)
 8001c70:	f005 faf4 	bl	800725c <UART2_Init>

	UART2_SendData("\r\n", 2);
 8001c74:	2102      	movs	r1, #2
 8001c76:	4806      	ldr	r0, [pc, #24]	; (8001c90 <ESP_Init+0x30>)
 8001c78:	f005 fb80 	bl	800737c <UART2_SendData>

	delay = delay_function;
 8001c7c:	4a05      	ldr	r2, [pc, #20]	; (8001c94 <ESP_Init+0x34>)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6013      	str	r3, [r2, #0]
}
 8001c82:	bf00      	nop
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20008d24 	.word	0x20008d24
 8001c90:	08009f24 	.word	0x08009f24
 8001c94:	20000644 	.word	0x20000644

08001c98 <requestFlush>:
	char test_str[] = "uart2 work\r\n";
	UART2_SendData(test_str, sizeof(test_str));
}

static void requestFlush()
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
	memset(request, 0, 1024);
 8001c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ca0:	2100      	movs	r1, #0
 8001ca2:	4802      	ldr	r0, [pc, #8]	; (8001cac <requestFlush+0x14>)
 8001ca4:	f006 fc82 	bl	80085ac <memset>
}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20009d28 	.word	0x20009d28

08001cb0 <charCallBack>:

static uint8_t charCallBack(char * key, uint16_t bias)
{
 8001cb0:	b590      	push	{r4, r7, lr}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]
	char * temp = RingBuffGetArray(&UART2_rx_data) + bias;
 8001cbc:	4810      	ldr	r0, [pc, #64]	; (8001d00 <charCallBack+0x50>)
 8001cbe:	f000 f9ba 	bl	8002036 <RingBuffGetArray>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	60fb      	str	r3, [r7, #12]
	if(key != NULL && strlen(temp) >= strlen(key))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d012      	beq.n	8001cf6 <charCallBack+0x46>
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f7fe fa7d 	bl	80001d0 <strlen>
 8001cd6:	4604      	mov	r4, r0
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7fe fa79 	bl	80001d0 <strlen>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	429c      	cmp	r4, r3
 8001ce2:	d308      	bcc.n	8001cf6 <charCallBack+0x46>
	{
		if(strstr(temp, key) != NULL)
 8001ce4:	6879      	ldr	r1, [r7, #4]
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f006 fcc3 	bl	8008672 <strstr>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <charCallBack+0x46>
		{
			return 1;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e000      	b.n	8001cf8 <charCallBack+0x48>
		}
	}

	return 0;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3714      	adds	r7, #20
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd90      	pop	{r4, r7, pc}
 8001d00:	20008d24 	.word	0x20008d24

08001d04 <waitCallBack>:

static uint8_t waitCallBack(char * aim, uint16_t ms)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	807b      	strh	r3, [r7, #2]
	for( ; ms > 0; --ms)
 8001d10:	e012      	b.n	8001d38 <waitCallBack+0x34>
	{
		if(charCallBack(aim, 0))
 8001d12:	2100      	movs	r1, #0
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f7ff ffcb 	bl	8001cb0 <charCallBack>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d004      	beq.n	8001d2a <waitCallBack+0x26>
		{
			RingBuffClear(&UART2_rx_data);
 8001d20:	480b      	ldr	r0, [pc, #44]	; (8001d50 <waitCallBack+0x4c>)
 8001d22:	f000 f96e 	bl	8002002 <RingBuffClear>
			return 1;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e00d      	b.n	8001d46 <waitCallBack+0x42>
		}
		delay(1);
 8001d2a:	4b0a      	ldr	r3, [pc, #40]	; (8001d54 <waitCallBack+0x50>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2001      	movs	r0, #1
 8001d30:	4798      	blx	r3
	for( ; ms > 0; --ms)
 8001d32:	887b      	ldrh	r3, [r7, #2]
 8001d34:	3b01      	subs	r3, #1
 8001d36:	807b      	strh	r3, [r7, #2]
 8001d38:	887b      	ldrh	r3, [r7, #2]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d1e9      	bne.n	8001d12 <waitCallBack+0xe>
	}
	RingBuffClear(&UART2_rx_data);
 8001d3e:	4804      	ldr	r0, [pc, #16]	; (8001d50 <waitCallBack+0x4c>)
 8001d40:	f000 f95f 	bl	8002002 <RingBuffClear>
	return 0;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20008d24 	.word	0x20008d24
 8001d54:	20000644 	.word	0x20000644

08001d58 <ESP_GetRxData>:

char* ESP_GetRxData()
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	return RingBuffGetArray(&UART2_rx_data);
 8001d5c:	4802      	ldr	r0, [pc, #8]	; (8001d68 <ESP_GetRxData+0x10>)
 8001d5e:	f000 f96a 	bl	8002036 <RingBuffGetArray>
 8001d62:	4603      	mov	r3, r0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20008d24 	.word	0x20008d24

08001d6c <ESP_SetMode>:

uint8_t ESP_SetMode(uint8_t mode)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
	requestFlush();
 8001d76:	f7ff ff8f 	bl	8001c98 <requestFlush>
	sprintf(request, "AT+CWMODE=%d\r\n", mode);
 8001d7a:	79fb      	ldrb	r3, [r7, #7]
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	4915      	ldr	r1, [pc, #84]	; (8001dd4 <ESP_SetMode+0x68>)
 8001d80:	4815      	ldr	r0, [pc, #84]	; (8001dd8 <ESP_SetMode+0x6c>)
 8001d82:	f006 fc1b 	bl	80085bc <siprintf>
	RingBuffClear(&UART2_rx_data);
 8001d86:	4815      	ldr	r0, [pc, #84]	; (8001ddc <ESP_SetMode+0x70>)
 8001d88:	f000 f93b 	bl	8002002 <RingBuffClear>
	UART2_SendData(request, strlen(request));
 8001d8c:	4812      	ldr	r0, [pc, #72]	; (8001dd8 <ESP_SetMode+0x6c>)
 8001d8e:	f7fe fa1f 	bl	80001d0 <strlen>
 8001d92:	4603      	mov	r3, r0
 8001d94:	4619      	mov	r1, r3
 8001d96:	4810      	ldr	r0, [pc, #64]	; (8001dd8 <ESP_SetMode+0x6c>)
 8001d98:	f005 faf0 	bl	800737c <UART2_SendData>

	if(waitCallBack("OK", 2000))
 8001d9c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001da0:	480f      	ldr	r0, [pc, #60]	; (8001de0 <ESP_SetMode+0x74>)
 8001da2:	f7ff ffaf 	bl	8001d04 <waitCallBack>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d00e      	beq.n	8001dca <ESP_SetMode+0x5e>
	{
		UART2_SendData("AT+RST\r\n", 8);
 8001dac:	2108      	movs	r1, #8
 8001dae:	480d      	ldr	r0, [pc, #52]	; (8001de4 <ESP_SetMode+0x78>)
 8001db0:	f005 fae4 	bl	800737c <UART2_SendData>
		if(waitCallBack("ready", 2000))
 8001db4:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001db8:	480b      	ldr	r0, [pc, #44]	; (8001de8 <ESP_SetMode+0x7c>)
 8001dba:	f7ff ffa3 	bl	8001d04 <waitCallBack>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d001      	beq.n	8001dc8 <ESP_SetMode+0x5c>
		{
			return 1;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e001      	b.n	8001dcc <ESP_SetMode+0x60>
		}
		else asm("NOP");
 8001dc8:	bf00      	nop
	}

	return 0;
 8001dca:	2300      	movs	r3, #0
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	08009f38 	.word	0x08009f38
 8001dd8:	20009d28 	.word	0x20009d28
 8001ddc:	20008d24 	.word	0x20008d24
 8001de0:	08009f48 	.word	0x08009f48
 8001de4:	08009f4c 	.word	0x08009f4c
 8001de8:	08009f58 	.word	0x08009f58

08001dec <ESP_SetCipmuxZero>:

uint8_t ESP_SetCipmuxZero()
{
 8001dec:	b598      	push	{r3, r4, r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	requestFlush();
 8001df0:	f7ff ff52 	bl	8001c98 <requestFlush>
	sprintf(request, "AT+CIPMUX=0\r\n");
 8001df4:	4a10      	ldr	r2, [pc, #64]	; (8001e38 <ESP_SetCipmuxZero+0x4c>)
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <ESP_SetCipmuxZero+0x50>)
 8001df8:	4614      	mov	r4, r2
 8001dfa:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dfc:	6020      	str	r0, [r4, #0]
 8001dfe:	6061      	str	r1, [r4, #4]
 8001e00:	60a2      	str	r2, [r4, #8]
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	81a3      	strh	r3, [r4, #12]
	UART2_SendData(request, strlen(request));
 8001e06:	480c      	ldr	r0, [pc, #48]	; (8001e38 <ESP_SetCipmuxZero+0x4c>)
 8001e08:	f7fe f9e2 	bl	80001d0 <strlen>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4809      	ldr	r0, [pc, #36]	; (8001e38 <ESP_SetCipmuxZero+0x4c>)
 8001e12:	f005 fab3 	bl	800737c <UART2_SendData>
	RingBuffClear(&UART2_rx_data);
 8001e16:	480a      	ldr	r0, [pc, #40]	; (8001e40 <ESP_SetCipmuxZero+0x54>)
 8001e18:	f000 f8f3 	bl	8002002 <RingBuffClear>

	if(waitCallBack("OK", 500))
 8001e1c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001e20:	4808      	ldr	r0, [pc, #32]	; (8001e44 <ESP_SetCipmuxZero+0x58>)
 8001e22:	f7ff ff6f 	bl	8001d04 <waitCallBack>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <ESP_SetCipmuxZero+0x44>
	{
		return 1;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e000      	b.n	8001e32 <ESP_SetCipmuxZero+0x46>
	}
	return 0;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	bd98      	pop	{r3, r4, r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20009d28 	.word	0x20009d28
 8001e3c:	08009f60 	.word	0x08009f60
 8001e40:	20008d24 	.word	0x20008d24
 8001e44:	08009f48 	.word	0x08009f48

08001e48 <ESP_SetParamsSoftAP>:

uint8_t ESP_SetParamsSoftAP(char* ssid, char* password)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
	if(ssid != NULL && password != NULL)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d01f      	beq.n	8001e98 <ESP_SetParamsSoftAP+0x50>
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d01c      	beq.n	8001e98 <ESP_SetParamsSoftAP+0x50>
	{
		requestFlush();
 8001e5e:	f7ff ff1b 	bl	8001c98 <requestFlush>
		sprintf(request, "AT+CWJAP_CUR=\"%s\",\"%s\"\r\n", ssid, password);
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	490f      	ldr	r1, [pc, #60]	; (8001ea4 <ESP_SetParamsSoftAP+0x5c>)
 8001e68:	480f      	ldr	r0, [pc, #60]	; (8001ea8 <ESP_SetParamsSoftAP+0x60>)
 8001e6a:	f006 fba7 	bl	80085bc <siprintf>
		RingBuffClear(&UART2_rx_data);
 8001e6e:	480f      	ldr	r0, [pc, #60]	; (8001eac <ESP_SetParamsSoftAP+0x64>)
 8001e70:	f000 f8c7 	bl	8002002 <RingBuffClear>
		UART2_SendData(request, strlen(request));
 8001e74:	480c      	ldr	r0, [pc, #48]	; (8001ea8 <ESP_SetParamsSoftAP+0x60>)
 8001e76:	f7fe f9ab 	bl	80001d0 <strlen>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	480a      	ldr	r0, [pc, #40]	; (8001ea8 <ESP_SetParamsSoftAP+0x60>)
 8001e80:	f005 fa7c 	bl	800737c <UART2_SendData>

		if(waitCallBack("OK", 10000))
 8001e84:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e88:	4809      	ldr	r0, [pc, #36]	; (8001eb0 <ESP_SetParamsSoftAP+0x68>)
 8001e8a:	f7ff ff3b 	bl	8001d04 <waitCallBack>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d001      	beq.n	8001e98 <ESP_SetParamsSoftAP+0x50>
		{
			return 1;
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <ESP_SetParamsSoftAP+0x52>
		}
	}
	return 0;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	08009f70 	.word	0x08009f70
 8001ea8:	20009d28 	.word	0x20009d28
 8001eac:	20008d24 	.word	0x20008d24
 8001eb0:	08009f48 	.word	0x08009f48

08001eb4 <ESP_SendData>:

	return 0;
}

uint8_t ESP_SendData(const char *url, uint16_t port, const char *data, uint32_t dataLength, uint8_t flagRN)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b086      	sub	sp, #24
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	607a      	str	r2, [r7, #4]
 8001ebe:	603b      	str	r3, [r7, #0]
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	817b      	strh	r3, [r7, #10]
	requestFlush();
 8001ec4:	f7ff fee8 	bl	8001c98 <requestFlush>
	sprintf(request, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", url, port);
 8001ec8:	897b      	ldrh	r3, [r7, #10]
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	492d      	ldr	r1, [pc, #180]	; (8001f84 <ESP_SendData+0xd0>)
 8001ece:	482e      	ldr	r0, [pc, #184]	; (8001f88 <ESP_SendData+0xd4>)
 8001ed0:	f006 fb74 	bl	80085bc <siprintf>
	RingBuffClear(&UART2_rx_data);
 8001ed4:	482d      	ldr	r0, [pc, #180]	; (8001f8c <ESP_SendData+0xd8>)
 8001ed6:	f000 f894 	bl	8002002 <RingBuffClear>
	UART2_SendData(request, strlen(request));
 8001eda:	482b      	ldr	r0, [pc, #172]	; (8001f88 <ESP_SendData+0xd4>)
 8001edc:	f7fe f978 	bl	80001d0 <strlen>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4828      	ldr	r0, [pc, #160]	; (8001f88 <ESP_SendData+0xd4>)
 8001ee6:	f005 fa49 	bl	800737c <UART2_SendData>
	delay(1000);
 8001eea:	4b29      	ldr	r3, [pc, #164]	; (8001f90 <ESP_SendData+0xdc>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ef2:	4798      	blx	r3

	if(waitCallBack("OK", 1000))
 8001ef4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001ef8:	4826      	ldr	r0, [pc, #152]	; (8001f94 <ESP_SendData+0xe0>)
 8001efa:	f7ff ff03 	bl	8001d04 <waitCallBack>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d039      	beq.n	8001f78 <ESP_SendData+0xc4>
	{
		requestFlush();
 8001f04:	f7ff fec8 	bl	8001c98 <requestFlush>
		sprintf(request, "AT+CIPSEND=%lu\r\n", dataLength);
 8001f08:	683a      	ldr	r2, [r7, #0]
 8001f0a:	4923      	ldr	r1, [pc, #140]	; (8001f98 <ESP_SendData+0xe4>)
 8001f0c:	481e      	ldr	r0, [pc, #120]	; (8001f88 <ESP_SendData+0xd4>)
 8001f0e:	f006 fb55 	bl	80085bc <siprintf>
		RingBuffClear(&UART2_rx_data);
 8001f12:	481e      	ldr	r0, [pc, #120]	; (8001f8c <ESP_SendData+0xd8>)
 8001f14:	f000 f875 	bl	8002002 <RingBuffClear>
		UART2_SendData(request, strlen(request));
 8001f18:	481b      	ldr	r0, [pc, #108]	; (8001f88 <ESP_SendData+0xd4>)
 8001f1a:	f7fe f959 	bl	80001d0 <strlen>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	4619      	mov	r1, r3
 8001f22:	4819      	ldr	r0, [pc, #100]	; (8001f88 <ESP_SendData+0xd4>)
 8001f24:	f005 fa2a 	bl	800737c <UART2_SendData>
		delay(10);
 8001f28:	4b19      	ldr	r3, [pc, #100]	; (8001f90 <ESP_SendData+0xdc>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	200a      	movs	r0, #10
 8001f2e:	4798      	blx	r3

		if(waitCallBack(">", 1000) && data != NULL)
 8001f30:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f34:	4819      	ldr	r0, [pc, #100]	; (8001f9c <ESP_SendData+0xe8>)
 8001f36:	f7ff fee5 	bl	8001d04 <waitCallBack>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d01b      	beq.n	8001f78 <ESP_SendData+0xc4>
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d018      	beq.n	8001f78 <ESP_SendData+0xc4>
		{
			for(int i = 0; i < dataLength; i++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	e009      	b.n	8001f60 <ESP_SendData+0xac>
			{
				UART2_SendData_byte(data[i]);
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	687a      	ldr	r2, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f005 f9f9 	bl	800734c <UART2_SendData_byte>
			for(int i = 0; i < dataLength; i++)
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	617b      	str	r3, [r7, #20]
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d3f1      	bcc.n	8001f4c <ESP_SendData+0x98>
			}
			if(flagRN)
 8001f68:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d003      	beq.n	8001f78 <ESP_SendData+0xc4>
			{
				UART2_SendData("\r\n", 2);
 8001f70:	2102      	movs	r1, #2
 8001f72:	480b      	ldr	r0, [pc, #44]	; (8001fa0 <ESP_SendData+0xec>)
 8001f74:	f005 fa02 	bl	800737c <UART2_SendData>
			}
		}
	}

	return 0;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	08009fa8 	.word	0x08009fa8
 8001f88:	20009d28 	.word	0x20009d28
 8001f8c:	20008d24 	.word	0x20008d24
 8001f90:	20000644 	.word	0x20000644
 8001f94:	08009f48 	.word	0x08009f48
 8001f98:	08009fc4 	.word	0x08009fc4
 8001f9c:	08009fd8 	.word	0x08009fd8
 8001fa0:	08009f24 	.word	0x08009f24

08001fa4 <RingBuffInit>:
 */

#include "ring_buffer.h"

void RingBuffInit(struct ring_buffer_struct *rng)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	rng->index_in = rng->index_out = 0;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	805a      	strh	r2, [r3, #2]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	885a      	ldrh	r2, [r3, #2]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	801a      	strh	r2, [r3, #0]
}
 8001fba:	bf00      	nop
 8001fbc:	370c      	adds	r7, #12
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr

08001fc6 <RingBuffPush>:

void RingBuffPush(struct ring_buffer_struct *rng, char element)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]
 8001fce:	460b      	mov	r3, r1
 8001fd0:	70fb      	strb	r3, [r7, #3]
	rng->buffer[rng->index_in++] = element;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	881b      	ldrh	r3, [r3, #0]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	b291      	uxth	r1, r2
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	8011      	strh	r1, [r2, #0]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	78fa      	ldrb	r2, [r7, #3]
 8001fe6:	711a      	strb	r2, [r3, #4]
	rng->index_in &= BUF_MASK;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	881b      	ldrh	r3, [r3, #0]
 8001fec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	801a      	strh	r2, [r3, #0]
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr

08002002 <RingBuffClear>:
	}
	return 0;
}

void RingBuffClear(struct ring_buffer_struct *rng)
{
 8002002:	b580      	push	{r7, lr}
 8002004:	b082      	sub	sp, #8
 8002006:	af00      	add	r7, sp, #0
 8002008:	6078      	str	r0, [r7, #4]
	memset(rng->buffer, 0, BUF_SIZE);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	3304      	adds	r3, #4
 800200e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002012:	2100      	movs	r1, #0
 8002014:	4618      	mov	r0, r3
 8002016:	f006 fac9 	bl	80085ac <memset>
	rng->buffer[0] = 0;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2200      	movs	r2, #0
 800201e:	711a      	strb	r2, [r3, #4]
	rng->index_out = rng->index_in = 0;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	801a      	strh	r2, [r3, #0]
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	881a      	ldrh	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	805a      	strh	r2, [r3, #2]
}
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <RingBuffGetArray>:
{
	return (rng->index_in - rng->index_out) & BUF_MASK;
}

char * RingBuffGetArray(struct ring_buffer_struct *rng)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
	return ((char *)rng->buffer);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3304      	adds	r3, #4
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
	...

08002050 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002054:	4a0e      	ldr	r2, [pc, #56]	; (8002090 <HAL_Init+0x40>)
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <HAL_Init+0x40>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800205e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002060:	4a0b      	ldr	r2, [pc, #44]	; (8002090 <HAL_Init+0x40>)
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <HAL_Init+0x40>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800206a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800206c:	4a08      	ldr	r2, [pc, #32]	; (8002090 <HAL_Init+0x40>)
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <HAL_Init+0x40>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002076:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002078:	2003      	movs	r0, #3
 800207a:	f000 f8ca 	bl	8002212 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800207e:	2000      	movs	r0, #0
 8002080:	f006 f882 	bl	8008188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002084:	f006 f854 	bl	8008130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002088:	2300      	movs	r3, #0
}
 800208a:	4618      	mov	r0, r3
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	40023c00 	.word	0x40023c00

08002094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_IncTick+0x20>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	461a      	mov	r2, r3
 800209e:	4b06      	ldr	r3, [pc, #24]	; (80020b8 <HAL_IncTick+0x24>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4413      	add	r3, r2
 80020a4:	4a04      	ldr	r2, [pc, #16]	; (80020b8 <HAL_IncTick+0x24>)
 80020a6:	6013      	str	r3, [r2, #0]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	20000000 	.word	0x20000000
 80020b8:	2000a128 	.word	0x2000a128

080020bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d8:	4013      	ands	r3, r2
 80020da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ee:	4a04      	ldr	r2, [pc, #16]	; (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	60d3      	str	r3, [r2, #12]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002108:	4b04      	ldr	r3, [pc, #16]	; (800211c <__NVIC_GetPriorityGrouping+0x18>)
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	0a1b      	lsrs	r3, r3, #8
 800210e:	f003 0307 	and.w	r3, r3, #7
}
 8002112:	4618      	mov	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	2b00      	cmp	r3, #0
 8002130:	db0b      	blt.n	800214a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002132:	4909      	ldr	r1, [pc, #36]	; (8002158 <__NVIC_EnableIRQ+0x38>)
 8002134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002138:	095b      	lsrs	r3, r3, #5
 800213a:	79fa      	ldrb	r2, [r7, #7]
 800213c:	f002 021f 	and.w	r2, r2, #31
 8002140:	2001      	movs	r0, #1
 8002142:	fa00 f202 	lsl.w	r2, r0, r2
 8002146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	e000e100 	.word	0xe000e100

0800215c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	6039      	str	r1, [r7, #0]
 8002166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db0a      	blt.n	8002186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	490d      	ldr	r1, [pc, #52]	; (80021a8 <__NVIC_SetPriority+0x4c>)
 8002172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	440b      	add	r3, r1
 8002180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002184:	e00a      	b.n	800219c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002186:	4909      	ldr	r1, [pc, #36]	; (80021ac <__NVIC_SetPriority+0x50>)
 8002188:	79fb      	ldrb	r3, [r7, #7]
 800218a:	f003 030f 	and.w	r3, r3, #15
 800218e:	3b04      	subs	r3, #4
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	b2d2      	uxtb	r2, r2
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	440b      	add	r3, r1
 800219a:	761a      	strb	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000e100 	.word	0xe000e100
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	; 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f1c3 0307 	rsb	r3, r3, #7
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	bf28      	it	cs
 80021ce:	2304      	movcs	r3, #4
 80021d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d902      	bls.n	80021e0 <NVIC_EncodePriority+0x30>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3b03      	subs	r3, #3
 80021de:	e000      	b.n	80021e2 <NVIC_EncodePriority+0x32>
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	2201      	movs	r2, #1
 80021e6:	69bb      	ldr	r3, [r7, #24]
 80021e8:	fa02 f303 	lsl.w	r3, r2, r3
 80021ec:	1e5a      	subs	r2, r3, #1
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	401a      	ands	r2, r3
 80021f2:	697b      	ldr	r3, [r7, #20]
 80021f4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f6:	2101      	movs	r1, #1
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	fa01 f303 	lsl.w	r3, r1, r3
 80021fe:	1e59      	subs	r1, r3, #1
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002204:	4313      	orrs	r3, r2
         );
}
 8002206:	4618      	mov	r0, r3
 8002208:	3724      	adds	r7, #36	; 0x24
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr

08002212 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002212:	b580      	push	{r7, lr}
 8002214:	b082      	sub	sp, #8
 8002216:	af00      	add	r7, sp, #0
 8002218:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff ff4e 	bl	80020bc <__NVIC_SetPriorityGrouping>
}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
 8002234:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002236:	2300      	movs	r3, #0
 8002238:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800223a:	f7ff ff63 	bl	8002104 <__NVIC_GetPriorityGrouping>
 800223e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	68b9      	ldr	r1, [r7, #8]
 8002244:	6978      	ldr	r0, [r7, #20]
 8002246:	f7ff ffb3 	bl	80021b0 <NVIC_EncodePriority>
 800224a:	4602      	mov	r2, r0
 800224c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002250:	4611      	mov	r1, r2
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff ff82 	bl	800215c <__NVIC_SetPriority>
}
 8002258:	bf00      	nop
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	4603      	mov	r3, r0
 8002268:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800226a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff ff56 	bl	8002120 <__NVIC_EnableIRQ>
}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002280:	4b03      	ldr	r3, [pc, #12]	; (8002290 <HAL_RCC_GetHCLKFreq+0x14>)
 8002282:	681b      	ldr	r3, [r3, #0]
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	2000000c 	.word	0x2000000c

08002294 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002298:	f7ff fff0 	bl	800227c <HAL_RCC_GetHCLKFreq>
 800229c:	4601      	mov	r1, r0
 800229e:	4b05      	ldr	r3, [pc, #20]	; (80022b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	0b5b      	lsrs	r3, r3, #13
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	4a03      	ldr	r2, [pc, #12]	; (80022b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022aa:	5cd3      	ldrb	r3, [r2, r3]
 80022ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	40023800 	.word	0x40023800
 80022b8:	0800a1d0 	.word	0x0800a1d0

080022bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	220f      	movs	r2, #15
 80022ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <HAL_RCC_GetClockConfig+0x5c>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 0203 	and.w	r2, r3, #3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80022d8:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <HAL_RCC_GetClockConfig+0x5c>)
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <HAL_RCC_GetClockConfig+0x5c>)
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80022f0:	4b09      	ldr	r3, [pc, #36]	; (8002318 <HAL_RCC_GetClockConfig+0x5c>)
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	08db      	lsrs	r3, r3, #3
 80022f6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80022fe:	4b07      	ldr	r3, [pc, #28]	; (800231c <HAL_RCC_GetClockConfig+0x60>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 020f 	and.w	r2, r3, #15
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	601a      	str	r2, [r3, #0]
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop
 8002318:	40023800 	.word	0x40023800
 800231c:	40023c00 	.word	0x40023c00

08002320 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800232e:	2301      	movs	r3, #1
 8002330:	e01d      	b.n	800236e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002338:	b2db      	uxtb	r3, r3
 800233a:	2b00      	cmp	r3, #0
 800233c:	d106      	bne.n	800234c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2200      	movs	r2, #0
 8002342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 f815 	bl	8002376 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3304      	adds	r3, #4
 800235c:	4619      	mov	r1, r3
 800235e:	4610      	mov	r0, r2
 8002360:	f000 f968 	bl	8002634 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2201      	movs	r2, #1
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800238a:	b480      	push	{r7}
 800238c:	b085      	sub	sp, #20
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	6812      	ldr	r2, [r2, #0]
 800239a:	68d2      	ldr	r2, [r2, #12]
 800239c:	f042 0201 	orr.w	r2, r2, #1
 80023a0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f003 0307 	and.w	r3, r3, #7
 80023ac:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2b06      	cmp	r3, #6
 80023b2:	d007      	beq.n	80023c4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	6812      	ldr	r2, [r2, #0]
 80023be:	f042 0201 	orr.w	r2, r2, #1
 80023c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b082      	sub	sp, #8
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d122      	bne.n	800242e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d11b      	bne.n	800242e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f06f 0202 	mvn.w	r2, #2
 80023fe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2201      	movs	r2, #1
 8002404:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f000 f8ee 	bl	80025f6 <HAL_TIM_IC_CaptureCallback>
 800241a:	e005      	b.n	8002428 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800241c:	6878      	ldr	r0, [r7, #4]
 800241e:	f000 f8e0 	bl	80025e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f000 f8f1 	bl	800260a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	691b      	ldr	r3, [r3, #16]
 8002434:	f003 0304 	and.w	r3, r3, #4
 8002438:	2b04      	cmp	r3, #4
 800243a:	d122      	bne.n	8002482 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
 8002442:	f003 0304 	and.w	r3, r3, #4
 8002446:	2b04      	cmp	r3, #4
 8002448:	d11b      	bne.n	8002482 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f06f 0204 	mvn.w	r2, #4
 8002452:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2202      	movs	r2, #2
 8002458:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002468:	6878      	ldr	r0, [r7, #4]
 800246a:	f000 f8c4 	bl	80025f6 <HAL_TIM_IC_CaptureCallback>
 800246e:	e005      	b.n	800247c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f8b6 	bl	80025e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f8c7 	bl	800260a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	691b      	ldr	r3, [r3, #16]
 8002488:	f003 0308 	and.w	r3, r3, #8
 800248c:	2b08      	cmp	r3, #8
 800248e:	d122      	bne.n	80024d6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f003 0308 	and.w	r3, r3, #8
 800249a:	2b08      	cmp	r3, #8
 800249c:	d11b      	bne.n	80024d6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f06f 0208 	mvn.w	r2, #8
 80024a6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2204      	movs	r2, #4
 80024ac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	69db      	ldr	r3, [r3, #28]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d003      	beq.n	80024c4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024bc:	6878      	ldr	r0, [r7, #4]
 80024be:	f000 f89a 	bl	80025f6 <HAL_TIM_IC_CaptureCallback>
 80024c2:	e005      	b.n	80024d0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c4:	6878      	ldr	r0, [r7, #4]
 80024c6:	f000 f88c 	bl	80025e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f89d 	bl	800260a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	691b      	ldr	r3, [r3, #16]
 80024dc:	f003 0310 	and.w	r3, r3, #16
 80024e0:	2b10      	cmp	r3, #16
 80024e2:	d122      	bne.n	800252a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	f003 0310 	and.w	r3, r3, #16
 80024ee:	2b10      	cmp	r3, #16
 80024f0:	d11b      	bne.n	800252a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f06f 0210 	mvn.w	r2, #16
 80024fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2208      	movs	r2, #8
 8002500:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f000 f870 	bl	80025f6 <HAL_TIM_IC_CaptureCallback>
 8002516:	e005      	b.n	8002524 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f000 f862 	bl	80025e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f000 f873 	bl	800260a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	691b      	ldr	r3, [r3, #16]
 8002530:	f003 0301 	and.w	r3, r3, #1
 8002534:	2b01      	cmp	r3, #1
 8002536:	d10e      	bne.n	8002556 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	2b01      	cmp	r3, #1
 8002544:	d107      	bne.n	8002556 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f06f 0201 	mvn.w	r2, #1
 800254e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f005 fbdb 	bl	8007d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002560:	2b80      	cmp	r3, #128	; 0x80
 8002562:	d10e      	bne.n	8002582 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256e:	2b80      	cmp	r3, #128	; 0x80
 8002570:	d107      	bne.n	8002582 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800257a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f000 f903 	bl	8002788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800258c:	2b40      	cmp	r3, #64	; 0x40
 800258e:	d10e      	bne.n	80025ae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259a:	2b40      	cmp	r3, #64	; 0x40
 800259c:	d107      	bne.n	80025ae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	f000 f838 	bl	800261e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	f003 0320 	and.w	r3, r3, #32
 80025b8:	2b20      	cmp	r3, #32
 80025ba:	d10e      	bne.n	80025da <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	f003 0320 	and.w	r3, r3, #32
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d107      	bne.n	80025da <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f06f 0220 	mvn.w	r2, #32
 80025d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f000 f8cd 	bl	8002774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025da:	bf00      	nop
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b083      	sub	sp, #12
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
	...

08002634 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4a40      	ldr	r2, [pc, #256]	; (8002748 <TIM_Base_SetConfig+0x114>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <TIM_Base_SetConfig+0x40>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002652:	d00f      	beq.n	8002674 <TIM_Base_SetConfig+0x40>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a3d      	ldr	r2, [pc, #244]	; (800274c <TIM_Base_SetConfig+0x118>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d00b      	beq.n	8002674 <TIM_Base_SetConfig+0x40>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	4a3c      	ldr	r2, [pc, #240]	; (8002750 <TIM_Base_SetConfig+0x11c>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d007      	beq.n	8002674 <TIM_Base_SetConfig+0x40>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	4a3b      	ldr	r2, [pc, #236]	; (8002754 <TIM_Base_SetConfig+0x120>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d003      	beq.n	8002674 <TIM_Base_SetConfig+0x40>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a3a      	ldr	r2, [pc, #232]	; (8002758 <TIM_Base_SetConfig+0x124>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d108      	bne.n	8002686 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800267a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	4313      	orrs	r3, r2
 8002684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	4a2f      	ldr	r2, [pc, #188]	; (8002748 <TIM_Base_SetConfig+0x114>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d02b      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002694:	d027      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a2c      	ldr	r2, [pc, #176]	; (800274c <TIM_Base_SetConfig+0x118>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d023      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	4a2b      	ldr	r2, [pc, #172]	; (8002750 <TIM_Base_SetConfig+0x11c>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d01f      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	4a2a      	ldr	r2, [pc, #168]	; (8002754 <TIM_Base_SetConfig+0x120>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d01b      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a29      	ldr	r2, [pc, #164]	; (8002758 <TIM_Base_SetConfig+0x124>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d017      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a28      	ldr	r2, [pc, #160]	; (800275c <TIM_Base_SetConfig+0x128>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d013      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a27      	ldr	r2, [pc, #156]	; (8002760 <TIM_Base_SetConfig+0x12c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d00f      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a26      	ldr	r2, [pc, #152]	; (8002764 <TIM_Base_SetConfig+0x130>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d00b      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a25      	ldr	r2, [pc, #148]	; (8002768 <TIM_Base_SetConfig+0x134>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d007      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a24      	ldr	r2, [pc, #144]	; (800276c <TIM_Base_SetConfig+0x138>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d003      	beq.n	80026e6 <TIM_Base_SetConfig+0xb2>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a23      	ldr	r2, [pc, #140]	; (8002770 <TIM_Base_SetConfig+0x13c>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d108      	bne.n	80026f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	689a      	ldr	r2, [r3, #8]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4a0a      	ldr	r2, [pc, #40]	; (8002748 <TIM_Base_SetConfig+0x114>)
 8002720:	4293      	cmp	r3, r2
 8002722:	d003      	beq.n	800272c <TIM_Base_SetConfig+0xf8>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a0c      	ldr	r2, [pc, #48]	; (8002758 <TIM_Base_SetConfig+0x124>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d103      	bne.n	8002734 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	615a      	str	r2, [r3, #20]
}
 800273a:	bf00      	nop
 800273c:	3714      	adds	r7, #20
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40010000 	.word	0x40010000
 800274c:	40000400 	.word	0x40000400
 8002750:	40000800 	.word	0x40000800
 8002754:	40000c00 	.word	0x40000c00
 8002758:	40010400 	.word	0x40010400
 800275c:	40014000 	.word	0x40014000
 8002760:	40014400 	.word	0x40014400
 8002764:	40014800 	.word	0x40014800
 8002768:	40001800 	.word	0x40001800
 800276c:	40001c00 	.word	0x40001c00
 8002770:	40002000 	.word	0x40002000

08002774 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002774:	b480      	push	{r7}
 8002776:	b083      	sub	sp, #12
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800277c:	bf00      	nop
 800277e:	370c      	adds	r7, #12
 8002780:	46bd      	mov	sp, r7
 8002782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002786:	4770      	bx	lr

08002788 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800279c:	b480      	push	{r7}
 800279e:	b089      	sub	sp, #36	; 0x24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa93 f3a3 	rbit	r3, r3
 80027b6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	fab3 f383 	clz	r3, r3
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	005b      	lsls	r3, r3, #1
 80027c2:	2103      	movs	r1, #3
 80027c4:	fa01 f303 	lsl.w	r3, r1, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	401a      	ands	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	fa93 f3a3 	rbit	r3, r3
 80027d6:	61bb      	str	r3, [r7, #24]
  return result;
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	fab3 f383 	clz	r3, r3
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	fa01 f303 	lsl.w	r3, r1, r3
 80027e8:	431a      	orrs	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	601a      	str	r2, [r3, #0]
}
 80027ee:	bf00      	nop
 80027f0:	3724      	adds	r7, #36	; 0x24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr

080027fa <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b085      	sub	sp, #20
 80027fe:	af00      	add	r7, sp, #0
 8002800:	60f8      	str	r0, [r7, #12]
 8002802:	60b9      	str	r1, [r7, #8]
 8002804:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	43db      	mvns	r3, r3
 800280e:	401a      	ands	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	6879      	ldr	r1, [r7, #4]
 8002814:	fb01 f303 	mul.w	r3, r1, r3
 8002818:	431a      	orrs	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	605a      	str	r2, [r3, #4]
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800282a:	b480      	push	{r7}
 800282c:	b089      	sub	sp, #36	; 0x24
 800282e:	af00      	add	r7, sp, #0
 8002830:	60f8      	str	r0, [r7, #12]
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	689a      	ldr	r2, [r3, #8]
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	fa93 f3a3 	rbit	r3, r3
 8002844:	613b      	str	r3, [r7, #16]
  return result;
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	fab3 f383 	clz	r3, r3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	2103      	movs	r1, #3
 8002852:	fa01 f303 	lsl.w	r3, r1, r3
 8002856:	43db      	mvns	r3, r3
 8002858:	401a      	ands	r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	fa93 f3a3 	rbit	r3, r3
 8002864:	61bb      	str	r3, [r7, #24]
  return result;
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	fab3 f383 	clz	r3, r3
 800286c:	b2db      	uxtb	r3, r3
 800286e:	005b      	lsls	r3, r3, #1
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	fa01 f303 	lsl.w	r3, r1, r3
 8002876:	431a      	orrs	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 800287c:	bf00      	nop
 800287e:	3724      	adds	r7, #36	; 0x24
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	; 0x24
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	68da      	ldr	r2, [r3, #12]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	fa93 f3a3 	rbit	r3, r3
 80028a2:	613b      	str	r3, [r7, #16]
  return result;
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	fab3 f383 	clz	r3, r3
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	2103      	movs	r1, #3
 80028b0:	fa01 f303 	lsl.w	r3, r1, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	401a      	ands	r2, r3
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	61bb      	str	r3, [r7, #24]
  return result;
 80028c4:	69bb      	ldr	r3, [r7, #24]
 80028c6:	fab3 f383 	clz	r3, r3
 80028ca:	b2db      	uxtb	r3, r3
 80028cc:	005b      	lsls	r3, r3, #1
 80028ce:	6879      	ldr	r1, [r7, #4]
 80028d0:	fa01 f303 	lsl.w	r3, r1, r3
 80028d4:	431a      	orrs	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	60da      	str	r2, [r3, #12]
}
 80028da:	bf00      	nop
 80028dc:	3724      	adds	r7, #36	; 0x24
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr

080028e6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 80028e6:	b480      	push	{r7}
 80028e8:	b089      	sub	sp, #36	; 0x24
 80028ea:	af00      	add	r7, sp, #0
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	60b9      	str	r1, [r7, #8]
 80028f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6a1a      	ldr	r2, [r3, #32]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	613b      	str	r3, [r7, #16]
  return result;
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	fab3 f383 	clz	r3, r3
 8002908:	b2db      	uxtb	r3, r3
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	210f      	movs	r1, #15
 800290e:	fa01 f303 	lsl.w	r3, r1, r3
 8002912:	43db      	mvns	r3, r3
 8002914:	401a      	ands	r2, r3
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	fa93 f3a3 	rbit	r3, r3
 8002920:	61bb      	str	r3, [r7, #24]
  return result;
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	fab3 f383 	clz	r3, r3
 8002928:	b2db      	uxtb	r3, r3
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	6879      	ldr	r1, [r7, #4]
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	431a      	orrs	r2, r3
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8002938:	bf00      	nop
 800293a:	3724      	adds	r7, #36	; 0x24
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8002944:	b480      	push	{r7}
 8002946:	b089      	sub	sp, #36	; 0x24
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	0a1b      	lsrs	r3, r3, #8
 8002958:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	fa93 f3a3 	rbit	r3, r3
 8002960:	613b      	str	r3, [r7, #16]
  return result;
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	fab3 f383 	clz	r3, r3
 8002968:	b2db      	uxtb	r3, r3
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	210f      	movs	r1, #15
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	401a      	ands	r2, r3
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	0a1b      	lsrs	r3, r3, #8
 800297a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	fa93 f3a3 	rbit	r3, r3
 8002982:	61bb      	str	r3, [r7, #24]
  return result;
 8002984:	69bb      	ldr	r3, [r7, #24]
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	6879      	ldr	r1, [r7, #4]
 8002990:	fa01 f303 	lsl.w	r3, r1, r3
 8002994:	431a      	orrs	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800299a:	bf00      	nop
 800299c:	3724      	adds	r7, #36	; 0x24
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b088      	sub	sp, #32
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
 80029ae:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	613b      	str	r3, [r7, #16]
  return result;
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	fab3 f383 	clz	r3, r3
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80029d0:	e050      	b.n	8002a74 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	2101      	movs	r1, #1
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	fa01 f303 	lsl.w	r3, r1, r3
 80029de:	4013      	ands	r3, r2
 80029e0:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d042      	beq.n	8002a6e <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d003      	beq.n	80029f8 <LL_GPIO_Init+0x52>
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d10d      	bne.n	8002a14 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	461a      	mov	r2, r3
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff ff12 	bl	800282a <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	69b9      	ldr	r1, [r7, #24]
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f7ff fef3 	bl	80027fa <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	461a      	mov	r2, r3
 8002a1a:	69b9      	ldr	r1, [r7, #24]
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f7ff ff33 	bl	8002888 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d11a      	bne.n	8002a60 <LL_GPIO_Init+0xba>
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	fa93 f3a3 	rbit	r3, r3
 8002a34:	60bb      	str	r3, [r7, #8]
  return result;
 8002a36:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002a38:	fab3 f383 	clz	r3, r3
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	2b07      	cmp	r3, #7
 8002a40:	d807      	bhi.n	8002a52 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	695b      	ldr	r3, [r3, #20]
 8002a46:	461a      	mov	r2, r3
 8002a48:	69b9      	ldr	r1, [r7, #24]
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f7ff ff4b 	bl	80028e6 <LL_GPIO_SetAFPin_0_7>
 8002a50:	e006      	b.n	8002a60 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	461a      	mov	r2, r3
 8002a58:	69b9      	ldr	r1, [r7, #24]
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f7ff ff72 	bl	8002944 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	461a      	mov	r2, r3
 8002a66:	69b9      	ldr	r1, [r7, #24]
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fe97 	bl	800279c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	3301      	adds	r3, #1
 8002a72:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1a7      	bne.n	80029d2 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8002a82:	2300      	movs	r3, #0
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3720      	adds	r7, #32
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002a90:	4b04      	ldr	r3, [pc, #16]	; (8002aa4 <LL_RCC_GetSysClkSource+0x18>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 030c 	and.w	r3, r3, #12
}
 8002a98:	4618      	mov	r0, r3
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800

08002aa8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002aac:	4b04      	ldr	r3, [pc, #16]	; (8002ac0 <LL_RCC_GetAHBPrescaler+0x18>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abc:	4770      	bx	lr
 8002abe:	bf00      	nop
 8002ac0:	40023800 	.word	0x40023800

08002ac4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002ac8:	4b04      	ldr	r3, [pc, #16]	; (8002adc <LL_RCC_GetAPB1Prescaler+0x18>)
 8002aca:	689b      	ldr	r3, [r3, #8]
 8002acc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	40023800 	.word	0x40023800

08002ae0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002ae4:	4b04      	ldr	r3, [pc, #16]	; (8002af8 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002ae6:	689b      	ldr	r3, [r3, #8]
 8002ae8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	40023800 	.word	0x40023800

08002afc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002afc:	b480      	push	{r7}
 8002afe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002b00:	4b04      	ldr	r3, [pc, #16]	; (8002b14 <LL_RCC_PLL_GetMainSource+0x18>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
 8002b12:	bf00      	nop
 8002b14:	40023800 	.word	0x40023800

08002b18 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002b1c:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <LL_RCC_PLL_GetN+0x18>)
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	099b      	lsrs	r3, r3, #6
 8002b22:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr
 8002b30:	40023800 	.word	0x40023800

08002b34 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002b38:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <LL_RCC_PLL_GetP+0x18>)
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop
 8002b4c:	40023800 	.word	0x40023800

08002b50 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <LL_RCC_PLL_GetDivider+0x18>)
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	40023800 	.word	0x40023800

08002b6c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002b74:	f000 f820 	bl	8002bb8 <RCC_GetSystemClockFreq>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 f83e 	bl	8002c04 <RCC_GetHCLKClockFreq>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f000 f84c 	bl	8002c30 <RCC_GetPCLK1ClockFreq>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f000 f858 	bl	8002c58 <RCC_GetPCLK2ClockFreq>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	60da      	str	r2, [r3, #12]
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
	...

08002bb8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002bc2:	f7ff ff63 	bl	8002a8c <LL_RCC_GetSysClkSource>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d006      	beq.n	8002bda <RCC_GetSystemClockFreq+0x22>
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d007      	beq.n	8002be0 <RCC_GetSystemClockFreq+0x28>
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10a      	bne.n	8002bea <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002bd4:	4b09      	ldr	r3, [pc, #36]	; (8002bfc <RCC_GetSystemClockFreq+0x44>)
 8002bd6:	607b      	str	r3, [r7, #4]
      break;
 8002bd8:	e00a      	b.n	8002bf0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002bda:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <RCC_GetSystemClockFreq+0x48>)
 8002bdc:	607b      	str	r3, [r7, #4]
      break;
 8002bde:	e007      	b.n	8002bf0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002be0:	2008      	movs	r0, #8
 8002be2:	f000 f84d 	bl	8002c80 <RCC_PLL_GetFreqDomain_SYS>
 8002be6:	6078      	str	r0, [r7, #4]
      break;
 8002be8:	e002      	b.n	8002bf0 <RCC_GetSystemClockFreq+0x38>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002bea:	4b04      	ldr	r3, [pc, #16]	; (8002bfc <RCC_GetSystemClockFreq+0x44>)
 8002bec:	607b      	str	r3, [r7, #4]
      break;
 8002bee:	bf00      	nop
  }

  return frequency;
 8002bf0:	687b      	ldr	r3, [r7, #4]
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3708      	adds	r7, #8
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	00f42400 	.word	0x00f42400
 8002c00:	007a1200 	.word	0x007a1200

08002c04 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002c0c:	f7ff ff4c 	bl	8002aa8 <LL_RCC_GetAHBPrescaler>
 8002c10:	4603      	mov	r3, r0
 8002c12:	091b      	lsrs	r3, r3, #4
 8002c14:	f003 030f 	and.w	r3, r3, #15
 8002c18:	4a04      	ldr	r2, [pc, #16]	; (8002c2c <RCC_GetHCLKClockFreq+0x28>)
 8002c1a:	5cd3      	ldrb	r3, [r2, r3]
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	40d3      	lsrs	r3, r2
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	0800a1c0 	.word	0x0800a1c0

08002c30 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002c38:	f7ff ff44 	bl	8002ac4 <LL_RCC_GetAPB1Prescaler>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	0a9b      	lsrs	r3, r3, #10
 8002c40:	4a04      	ldr	r2, [pc, #16]	; (8002c54 <RCC_GetPCLK1ClockFreq+0x24>)
 8002c42:	5cd3      	ldrb	r3, [r2, r3]
 8002c44:	461a      	mov	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	40d3      	lsrs	r3, r2
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3708      	adds	r7, #8
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	0800a1d0 	.word	0x0800a1d0

08002c58 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002c60:	f7ff ff3e 	bl	8002ae0 <LL_RCC_GetAPB2Prescaler>
 8002c64:	4603      	mov	r3, r0
 8002c66:	0b5b      	lsrs	r3, r3, #13
 8002c68:	4a04      	ldr	r2, [pc, #16]	; (8002c7c <RCC_GetPCLK2ClockFreq+0x24>)
 8002c6a:	5cd3      	ldrb	r3, [r2, r3]
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	40d3      	lsrs	r3, r2
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	0800a1d0 	.word	0x0800a1d0

08002c80 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002c80:	b590      	push	{r4, r7, lr}
 8002c82:	b087      	sub	sp, #28
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	2300      	movs	r3, #0
 8002c92:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002c94:	f7ff ff32 	bl	8002afc <LL_RCC_PLL_GetMainSource>
 8002c98:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8002ca0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ca4:	d003      	beq.n	8002cae <RCC_PLL_GetFreqDomain_SYS+0x2e>
 8002ca6:	e005      	b.n	8002cb4 <RCC_PLL_GetFreqDomain_SYS+0x34>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002caa:	617b      	str	r3, [r7, #20]
      break;
 8002cac:	e005      	b.n	8002cba <RCC_PLL_GetFreqDomain_SYS+0x3a>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002cae:	4b12      	ldr	r3, [pc, #72]	; (8002cf8 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002cb0:	617b      	str	r3, [r7, #20]
      break;
 8002cb2:	e002      	b.n	8002cba <RCC_PLL_GetFreqDomain_SYS+0x3a>

    default:
      pllinputfreq = HSI_VALUE;
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002cb6:	617b      	str	r3, [r7, #20]
      break;
 8002cb8:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2b08      	cmp	r3, #8
 8002cbe:	d113      	bne.n	8002ce8 <RCC_PLL_GetFreqDomain_SYS+0x68>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002cc0:	f7ff ff46 	bl	8002b50 <LL_RCC_PLL_GetDivider>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	fbb3 f4f2 	udiv	r4, r3, r2
 8002ccc:	f7ff ff24 	bl	8002b18 <LL_RCC_PLL_GetN>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	fb03 f404 	mul.w	r4, r3, r4
 8002cd6:	f7ff ff2d 	bl	8002b34 <LL_RCC_PLL_GetP>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	0c1b      	lsrs	r3, r3, #16
 8002cde:	3301      	adds	r3, #1
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	fbb4 f3f3 	udiv	r3, r4, r3
 8002ce6:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002ce8:	693b      	ldr	r3, [r7, #16]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	371c      	adds	r7, #28
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd90      	pop	{r4, r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	00f42400 	.word	0x00f42400
 8002cf8:	007a1200 	.word	0x007a1200

08002cfc <LL_RTC_SetHourFormat>:
  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	431a      	orrs	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	609a      	str	r2, [r3, #8]
}
 8002d16:	bf00      	nop
 8002d18:	370c      	adds	r7, #12
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d20:	4770      	bx	lr

08002d22 <LL_RTC_GetHourFormat>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RTC_HOURFORMAT_24HOUR
  *         @arg @ref LL_RTC_HOURFORMAT_AMPM
  */
__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)
{
 8002d22:	b480      	push	{r7}
 8002d24:	b083      	sub	sp, #12
 8002d26:	af00      	add	r7, sp, #0
 8002d28:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr

08002d3e <LL_RTC_EnableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_EnableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	b083      	sub	sp, #12
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
  /* Set the Initialization mode */
  WRITE_REG(RTCx->ISR, RTC_INIT_MASK);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f04f 32ff 	mov.w	r2, #4294967295
 8002d4c:	60da      	str	r2, [r3, #12]
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <LL_RTC_DisableInitMode>:
  * @rmtoll ISR          INIT          LL_RTC_DisableInitMode
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  /* Exit Initialization mode */
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002d68:	60da      	str	r2, [r3, #12]
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <LL_RTC_IsShadowRegBypassEnabled>:
  * @rmtoll CR           BYPSHAD       LL_RTC_IsShadowRegBypassEnabled
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD));
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f003 0320 	and.w	r3, r3, #32
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	bf0c      	ite	eq
 8002d8a:	2301      	moveq	r3, #1
 8002d8c:	2300      	movne	r3, #0
 8002d8e:	b2db      	uxtb	r3, r3
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <LL_RTC_SetAsynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	041b      	lsls	r3, r3, #16
 8002db2:	431a      	orrs	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	611a      	str	r2, [r3, #16]
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <LL_RTC_SetSynchPrescaler>:
  * @param  RTCx RTC Instance
  * @param  SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF
  * @retval None
  */
__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	691b      	ldr	r3, [r3, #16]
 8002dd2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002dd6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002dda:	683a      	ldr	r2, [r7, #0]
 8002ddc:	431a      	orrs	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	611a      	str	r2, [r3, #16]
}
 8002de2:	bf00      	nop
 8002de4:	370c      	adds	r7, #12
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr

08002dee <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8002dee:	b480      	push	{r7}
 8002df0:	b083      	sub	sp, #12
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	22ff      	movs	r2, #255	; 0xff
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	22ca      	movs	r2, #202	; 0xca
 8002e14:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2253      	movs	r2, #83	; 0x53
 8002e1a:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <LL_RTC_TIME_Config>:
  * @param  Minutes Value between Min_Data=0x00 and Max_Data=0x59
  * @param  Seconds Value between Min_Data=0x00 and Max_Data=0x59
  * @retval None
  */
__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)
{
 8002e28:	b490      	push	{r4, r7}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;

  temp = Format12_24                                                                                    | \
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	041b      	lsls	r3, r3, #16
 8002e3a:	f403 027f 	and.w	r2, r3, #16711680	; 0xff0000
  temp = Format12_24                                                                                    | \
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	431a      	orrs	r2, r3
         (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	021b      	lsls	r3, r3, #8
 8002e46:	b29b      	uxth	r3, r3
         (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))     | \
 8002e48:	431a      	orrs	r2, r3
         (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos));
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	b2db      	uxtb	r3, r3
  temp = Format12_24                                                                                    | \
 8002e4e:	ea42 0403 	orr.w	r4, r2, r3
  MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f023 137f 	bic.w	r3, r3, #8323199	; 0x7f007f
 8002e5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002e5e:	ea43 0204 	orr.w	r2, r3, r4
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	601a      	str	r2, [r3, #0]
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc90      	pop	{r4, r7}
 8002e6e:	4770      	bx	lr

08002e70 <LL_RTC_DATE_Config>:
  *         @arg @ref LL_RTC_MONTH_DECEMBER
  * @param  Year Value between Min_Data=0x00 and Max_Data=0x99
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)
{
 8002e70:	b490      	push	{r4, r7}
 8002e72:	b084      	sub	sp, #16
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
 8002e7c:	603b      	str	r3, [r7, #0]
  register uint32_t temp = 0U;
 8002e7e:	2400      	movs	r4, #0

  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	035a      	lsls	r2, r3, #13
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	041b      	lsls	r3, r3, #16
 8002e88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002e8c:	431a      	orrs	r2, r3
         (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	021b      	lsls	r3, r3, #8
 8002e92:	b29b      	uxth	r3, r3
         (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))   | \
 8002e94:	431a      	orrs	r2, r3
         (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos));
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	b2db      	uxtb	r3, r3
  temp = (WeekDay << RTC_DR_WDU_Pos)                                                        | \
 8002e9a:	ea42 0403 	orr.w	r4, r2, r3

  MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685a      	ldr	r2, [r3, #4]
 8002ea2:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <LL_RTC_DATE_Config+0x48>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	ea43 0204 	orr.w	r2, r3, r4
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	605a      	str	r2, [r3, #4]
}
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc90      	pop	{r4, r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	ff0000c0 	.word	0xff0000c0

08002ebc <LL_RTC_IsActiveFlag_INIT>:
  * @rmtoll ISR          INITF         LL_RTC_IsActiveFlag_INIT
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF));
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ecc:	2b40      	cmp	r3, #64	; 0x40
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <LL_RTC_IsActiveFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_IsActiveFlag_RS
  * @param  RTCx RTC Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF));
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0320 	and.w	r3, r3, #32
 8002ef2:	2b20      	cmp	r3, #32
 8002ef4:	bf0c      	ite	eq
 8002ef6:	2301      	moveq	r3, #1
 8002ef8:	2300      	movne	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <LL_RTC_ClearFlag_RS>:
  * @rmtoll ISR          RSF           LL_RTC_ClearFlag_RS
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT)));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f18:	f063 02a0 	orn	r2, r3, #160	; 0xa0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	60da      	str	r2, [r3, #12]
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <LL_SYSTICK_IsActiveCounterFlag>:
  * @note   It can be used in timeout function on application side.
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 8002f30:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <LL_SYSTICK_IsActiveCounterFlag+0x24>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3c:	bf0c      	ite	eq
 8002f3e:	2301      	moveq	r3, #1
 8002f40:	2300      	movne	r3, #0
 8002f42:	b2db      	uxtb	r3, r3
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	e000e010 	.word	0xe000e010

08002f54 <LL_RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized
  */
ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat));
  assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler));
  assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f7ff ff50 	bl	8002e08 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8002f68:	6878      	ldr	r0, [r7, #4]
 8002f6a:	f000 f971 	bl	8003250 <LL_RTC_EnterInitMode>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d016      	beq.n	8002fa2 <LL_RTC_Init+0x4e>
  {
    /* Set Hour Format */
    LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat);
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4619      	mov	r1, r3
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff febe 	bl	8002cfc <LL_RTC_SetHourFormat>

    /* Configure Synchronous and Asynchronous prescaler factor */
    LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	689b      	ldr	r3, [r3, #8]
 8002f84:	4619      	mov	r1, r3
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff ff1c 	bl	8002dc4 <LL_RTC_SetSynchPrescaler>
    LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler);
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	4619      	mov	r1, r3
 8002f92:	6878      	ldr	r0, [r7, #4]
 8002f94:	f7ff ff02 	bl	8002d9c <LL_RTC_SetAsynchPrescaler>

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTCx);
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	f7ff fede 	bl	8002d5a <LL_RTC_DisableInitMode>

    status = SUCCESS;
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	73fb      	strb	r3, [r7, #15]
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff ff23 	bl	8002dee <LL_RTC_EnableWriteProtection>

  return status;
 8002fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3710      	adds	r7, #16
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
	...

08002fb4 <LL_RTC_TIME_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)
{
 8002fb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fb6:	b089      	sub	sp, #36	; 0x24
 8002fb8:	af02      	add	r7, sp, #8
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if (RTC_Format == LL_RTC_FORMAT_BIN)
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d109      	bne.n	8002fde <LL_RTC_TIME_Init+0x2a>
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f7ff fea9 	bl	8002d22 <LL_RTC_GetHourFormat>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10c      	bne.n	8002ff0 <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	e008      	b.n	8002ff0 <LL_RTC_TIME_Init+0x3c>
    assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes));
    assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds));
  }
  else
  {
    if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR)
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f7ff fe9f 	bl	8002d22 <LL_RTC_GetHourFormat>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d102      	bne.n	8002ff0 <LL_RTC_TIME_Init+0x3c>
      assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours)));
      assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat));
    }
    else
    {
      RTC_TimeStruct->TimeFormat = 0x00U;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]
    assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes)));
    assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds)));
  }

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f7ff ff09 	bl	8002e08 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 8002ff6:	68f8      	ldr	r0, [r7, #12]
 8002ff8:	f000 f92a 	bl	8003250 <LL_RTC_EnterInitMode>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d073      	beq.n	80030ea <LL_RTC_TIME_Init+0x136>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d00f      	beq.n	8003028 <LL_RTC_TIME_Init+0x74>
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6819      	ldr	r1, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	791b      	ldrb	r3, [r3, #4]
 8003010:	461a      	mov	r2, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	795b      	ldrb	r3, [r3, #5]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 8003016:	4618      	mov	r0, r3
                         RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	799b      	ldrb	r3, [r3, #6]
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours,
 800301c:	9300      	str	r3, [sp, #0]
 800301e:	4603      	mov	r3, r0
 8003020:	68f8      	ldr	r0, [r7, #12]
 8003022:	f7ff ff01 	bl	8002e28 <LL_RTC_TIME_Config>
 8003026:	e04f      	b.n	80030c8 <LL_RTC_TIME_Init+0x114>
    }
    else
    {
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681c      	ldr	r4, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	791b      	ldrb	r3, [r3, #4]
 8003030:	4a32      	ldr	r2, [pc, #200]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	08db      	lsrs	r3, r3, #3
 8003038:	b2db      	uxtb	r3, r3
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	b2d8      	uxtb	r0, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	791a      	ldrb	r2, [r3, #4]
 8003042:	4b2e      	ldr	r3, [pc, #184]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 8003044:	fba3 1302 	umull	r1, r3, r3, r2
 8003048:	08d9      	lsrs	r1, r3, #3
 800304a:	460b      	mov	r3, r1
 800304c:	009b      	lsls	r3, r3, #2
 800304e:	440b      	add	r3, r1
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	1ad3      	subs	r3, r2, r3
 8003054:	b2db      	uxtb	r3, r3
 8003056:	4303      	orrs	r3, r0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes),
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	795b      	ldrb	r3, [r3, #5]
 8003060:	4a26      	ldr	r2, [pc, #152]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 8003062:	fba2 2303 	umull	r2, r3, r2, r3
 8003066:	08db      	lsrs	r3, r3, #3
 8003068:	b2db      	uxtb	r3, r3
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	b2d8      	uxtb	r0, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	795a      	ldrb	r2, [r3, #5]
 8003072:	4b22      	ldr	r3, [pc, #136]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 8003074:	fba3 1302 	umull	r1, r3, r3, r2
 8003078:	08d9      	lsrs	r1, r3, #3
 800307a:	460b      	mov	r3, r1
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	1ad3      	subs	r3, r2, r3
 8003084:	b2db      	uxtb	r3, r3
 8003086:	4303      	orrs	r3, r0
 8003088:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 800308a:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	799b      	ldrb	r3, [r3, #6]
 8003090:	4a1a      	ldr	r2, [pc, #104]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 8003092:	fba2 2303 	umull	r2, r3, r2, r3
 8003096:	08db      	lsrs	r3, r3, #3
 8003098:	b2db      	uxtb	r3, r3
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	b2d8      	uxtb	r0, r3
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	799a      	ldrb	r2, [r3, #6]
 80030a2:	4b16      	ldr	r3, [pc, #88]	; (80030fc <LL_RTC_TIME_Init+0x148>)
 80030a4:	fba3 1302 	umull	r1, r3, r3, r2
 80030a8:	08d9      	lsrs	r1, r3, #3
 80030aa:	460b      	mov	r3, r1
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	005b      	lsls	r3, r3, #1
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	4303      	orrs	r3, r0
 80030b8:	b2db      	uxtb	r3, r3
      LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours),
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	4633      	mov	r3, r6
 80030be:	462a      	mov	r2, r5
 80030c0:	4621      	mov	r1, r4
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	f7ff feb0 	bl	8002e28 <LL_RTC_TIME_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTC);
 80030c8:	480d      	ldr	r0, [pc, #52]	; (8003100 <LL_RTC_TIME_Init+0x14c>)
 80030ca:	f7ff fe46 	bl	8002d5a <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f7ff fe51 	bl	8002d76 <LL_RTC_IsShadowRegBypassEnabled>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d105      	bne.n	80030e6 <LL_RTC_TIME_Init+0x132>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 f8ed 	bl	80032ba <LL_RTC_WaitForSynchro>
 80030e0:	4603      	mov	r3, r0
 80030e2:	75fb      	strb	r3, [r7, #23]
 80030e4:	e001      	b.n	80030ea <LL_RTC_TIME_Init+0x136>
    }
    else
    {
      status = SUCCESS;
 80030e6:	2300      	movs	r3, #0
 80030e8:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f7ff fe7f 	bl	8002dee <LL_RTC_EnableWriteProtection>

  return status;
 80030f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	371c      	adds	r7, #28
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fa:	bf00      	nop
 80030fc:	cccccccd 	.word	0xcccccccd
 8003100:	40002800 	.word	0x40002800

08003104 <LL_RTC_DATE_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Day register is configured
  *          - ERROR: RTC Day register is not configured
  */
ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)
{
 8003104:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003106:	b089      	sub	sp, #36	; 0x24
 8003108:	af02      	add	r7, sp, #8
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
  ErrorStatus status = ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));
  assert_param(IS_LL_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U))
 8003114:	68bb      	ldr	r3, [r7, #8]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10e      	bne.n	8003138 <LL_RTC_DATE_Init+0x34>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	785b      	ldrb	r3, [r3, #1]
 800311e:	f003 0310 	and.w	r3, r3, #16
 8003122:	2b00      	cmp	r3, #0
 8003124:	d008      	beq.n	8003138 <LL_RTC_DATE_Init+0x34>
  {
    RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint32_t)~(0x10U)) + 0x0AU;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	785b      	ldrb	r3, [r3, #1]
 800312a:	f023 0310 	bic.w	r3, r3, #16
 800312e:	b2db      	uxtb	r3, r3
 8003130:	330a      	adds	r3, #10
 8003132:	b2da      	uxtb	r2, r3
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	705a      	strb	r2, [r3, #1]
    assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day)));
  }
  assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay));

  /* Disable the write protection for RTC registers */
  LL_RTC_DisableWriteProtection(RTCx);
 8003138:	68f8      	ldr	r0, [r7, #12]
 800313a:	f7ff fe65 	bl	8002e08 <LL_RTC_DisableWriteProtection>

  /* Set Initialization mode */
  if (LL_RTC_EnterInitMode(RTCx) != ERROR)
 800313e:	68f8      	ldr	r0, [r7, #12]
 8003140:	f000 f886 	bl	8003250 <LL_RTC_EnterInitMode>
 8003144:	4603      	mov	r3, r0
 8003146:	2b01      	cmp	r3, #1
 8003148:	d075      	beq.n	8003236 <LL_RTC_DATE_Init+0x132>
  {
    /* Check the input parameters format */
    if (RTC_Format != LL_RTC_FORMAT_BIN)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d010      	beq.n	8003172 <LL_RTC_DATE_Init+0x6e>
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	4619      	mov	r1, r3
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	789b      	ldrb	r3, [r3, #2]
 800315a:	461a      	mov	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	785b      	ldrb	r3, [r3, #1]
 8003160:	4618      	mov	r0, r3
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	78db      	ldrb	r3, [r3, #3]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	4603      	mov	r3, r0
 800316a:	68f8      	ldr	r0, [r7, #12]
 800316c:	f7ff fe80 	bl	8002e70 <LL_RTC_DATE_Config>
 8003170:	e050      	b.n	8003214 <LL_RTC_DATE_Init+0x110>
    }
    else
    {
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	461c      	mov	r4, r3
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	789b      	ldrb	r3, [r3, #2]
 800317c:	4a32      	ldr	r2, [pc, #200]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 800317e:	fba2 2303 	umull	r2, r3, r2, r3
 8003182:	08db      	lsrs	r3, r3, #3
 8003184:	b2db      	uxtb	r3, r3
 8003186:	011b      	lsls	r3, r3, #4
 8003188:	b2d8      	uxtb	r0, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	789a      	ldrb	r2, [r3, #2]
 800318e:	4b2e      	ldr	r3, [pc, #184]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 8003190:	fba3 1302 	umull	r1, r3, r3, r2
 8003194:	08d9      	lsrs	r1, r3, #3
 8003196:	460b      	mov	r3, r1
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	440b      	add	r3, r1
 800319c:	005b      	lsls	r3, r3, #1
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	4303      	orrs	r3, r0
 80031a4:	b2db      	uxtb	r3, r3
 80031a6:	461d      	mov	r5, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	785b      	ldrb	r3, [r3, #1]
 80031ac:	4a26      	ldr	r2, [pc, #152]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 80031ae:	fba2 2303 	umull	r2, r3, r2, r3
 80031b2:	08db      	lsrs	r3, r3, #3
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	011b      	lsls	r3, r3, #4
 80031b8:	b2d8      	uxtb	r0, r3
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	785a      	ldrb	r2, [r3, #1]
 80031be:	4b22      	ldr	r3, [pc, #136]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 80031c0:	fba3 1302 	umull	r1, r3, r3, r2
 80031c4:	08d9      	lsrs	r1, r3, #3
 80031c6:	460b      	mov	r3, r1
 80031c8:	009b      	lsls	r3, r3, #2
 80031ca:	440b      	add	r3, r1
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	4303      	orrs	r3, r0
 80031d4:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 80031d6:	461e      	mov	r6, r3
                         __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	78db      	ldrb	r3, [r3, #3]
 80031dc:	4a1a      	ldr	r2, [pc, #104]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 80031de:	fba2 2303 	umull	r2, r3, r2, r3
 80031e2:	08db      	lsrs	r3, r3, #3
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	b2d8      	uxtb	r0, r3
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	78da      	ldrb	r2, [r3, #3]
 80031ee:	4b16      	ldr	r3, [pc, #88]	; (8003248 <LL_RTC_DATE_Init+0x144>)
 80031f0:	fba3 1302 	umull	r1, r3, r3, r2
 80031f4:	08d9      	lsrs	r1, r3, #3
 80031f6:	460b      	mov	r3, r1
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	005b      	lsls	r3, r3, #1
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	b2db      	uxtb	r3, r3
 8003202:	4303      	orrs	r3, r0
 8003204:	b2db      	uxtb	r3, r3
      LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day),
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	4633      	mov	r3, r6
 800320a:	462a      	mov	r2, r5
 800320c:	4621      	mov	r1, r4
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f7ff fe2e 	bl	8002e70 <LL_RTC_DATE_Config>
    }

    /* Exit Initialization mode */
    LL_RTC_DisableInitMode(RTC);
 8003214:	480d      	ldr	r0, [pc, #52]	; (800324c <LL_RTC_DATE_Init+0x148>)
 8003216:	f7ff fda0 	bl	8002d5a <LL_RTC_DisableInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U)
 800321a:	68f8      	ldr	r0, [r7, #12]
 800321c:	f7ff fdab 	bl	8002d76 <LL_RTC_IsShadowRegBypassEnabled>
 8003220:	4603      	mov	r3, r0
 8003222:	2b00      	cmp	r3, #0
 8003224:	d105      	bne.n	8003232 <LL_RTC_DATE_Init+0x12e>
    {
      status = LL_RTC_WaitForSynchro(RTCx);
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 f847 	bl	80032ba <LL_RTC_WaitForSynchro>
 800322c:	4603      	mov	r3, r0
 800322e:	75fb      	strb	r3, [r7, #23]
 8003230:	e001      	b.n	8003236 <LL_RTC_DATE_Init+0x132>
    }
    else
    {
      status = SUCCESS;
 8003232:	2300      	movs	r3, #0
 8003234:	75fb      	strb	r3, [r7, #23]
    }
  }
  /* Enable the write protection for RTC registers */
  LL_RTC_EnableWriteProtection(RTCx);
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f7ff fdd9 	bl	8002dee <LL_RTC_EnableWriteProtection>

  return status;
 800323c:	7dfb      	ldrb	r3, [r7, #23]
}
 800323e:	4618      	mov	r0, r3
 8003240:	371c      	adds	r7, #28
 8003242:	46bd      	mov	sp, r7
 8003244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003246:	bf00      	nop
 8003248:	cccccccd 	.word	0xcccccccd
 800324c:	40002800 	.word	0x40002800

08003250 <LL_RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode
  */
ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_INITMODE_TIMEOUT;
 8003258:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800325c:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 800325e:	2300      	movs	r3, #0
 8003260:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Check if the Initialization mode is set */
  if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U)
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff fe28 	bl	8002ebc <LL_RTC_IsActiveFlag_INIT>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d11e      	bne.n	80032b0 <LL_RTC_EnterInitMode+0x60>
  {
    /* Set the Initialization mode */
    LL_RTC_EnableInitMode(RTCx);
 8003272:	6878      	ldr	r0, [r7, #4]
 8003274:	f7ff fd63 	bl	8002d3e <LL_RTC_EnableInitMode>

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff fe1f 	bl	8002ebc <LL_RTC_IsActiveFlag_INIT>
 800327e:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8003280:	e010      	b.n	80032a4 <LL_RTC_EnterInitMode+0x54>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003282:	f7ff fe53 	bl	8002f2c <LL_SYSTICK_IsActiveCounterFlag>
 8003286:	4603      	mov	r3, r0
 8003288:	2b01      	cmp	r3, #1
 800328a:	d102      	bne.n	8003292 <LL_RTC_EnterInitMode+0x42>
      {
        timeout --;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	3b01      	subs	r3, #1
 8003290:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_INIT(RTCx);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f7ff fe12 	bl	8002ebc <LL_RTC_IsActiveFlag_INIT>
 8003298:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d101      	bne.n	80032a4 <LL_RTC_EnterInitMode+0x54>
      {
        status = ERROR;
 80032a0:	2301      	movs	r3, #1
 80032a2:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <LL_RTC_EnterInitMode+0x60>
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d1e8      	bne.n	8003282 <LL_RTC_EnterInitMode+0x32>
      }
    }
  }
  return status;
 80032b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3718      	adds	r7, #24
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <LL_RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b086      	sub	sp, #24
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT;
 80032c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032c6:	60fb      	str	r3, [r7, #12]
  ErrorStatus status = SUCCESS;
 80032c8:	2300      	movs	r3, #0
 80032ca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp = 0U;
 80032cc:	2300      	movs	r3, #0
 80032ce:	613b      	str	r3, [r7, #16]

  /* Check the parameter */
  assert_param(IS_RTC_ALL_INSTANCE(RTCx));

  /* Clear RSF flag */
  LL_RTC_ClearFlag_RS(RTCx);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff fe19 	bl	8002f08 <LL_RTC_ClearFlag_RS>

  /* Wait the registers to be synchronised */
  tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f7ff fe03 	bl	8002ee2 <LL_RTC_IsActiveFlag_RS>
 80032dc:	6138      	str	r0, [r7, #16]
  while ((timeout != 0U) && (tmp != 0U))
 80032de:	e010      	b.n	8003302 <LL_RTC_WaitForSynchro+0x48>
  {
    if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 80032e0:	f7ff fe24 	bl	8002f2c <LL_SYSTICK_IsActiveCounterFlag>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d102      	bne.n	80032f0 <LL_RTC_WaitForSynchro+0x36>
    {
      timeout--;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	3b01      	subs	r3, #1
 80032ee:	60fb      	str	r3, [r7, #12]
    }
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff fdf6 	bl	8002ee2 <LL_RTC_IsActiveFlag_RS>
 80032f6:	6138      	str	r0, [r7, #16]
    if (timeout == 0U)
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d101      	bne.n	8003302 <LL_RTC_WaitForSynchro+0x48>
    {
      status = ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	75fb      	strb	r3, [r7, #23]
  while ((timeout != 0U) && (tmp != 0U))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <LL_RTC_WaitForSynchro+0x54>
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1e8      	bne.n	80032e0 <LL_RTC_WaitForSynchro+0x26>
    }
  }

  if (status != ERROR)
 800330e:	7dfb      	ldrb	r3, [r7, #23]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d01e      	beq.n	8003352 <LL_RTC_WaitForSynchro+0x98>
  {
    timeout = RTC_SYNCHRO_TIMEOUT;
 8003314:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003318:	60fb      	str	r3, [r7, #12]
    tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7ff fde1 	bl	8002ee2 <LL_RTC_IsActiveFlag_RS>
 8003320:	6138      	str	r0, [r7, #16]
    while ((timeout != 0U) && (tmp != 1U))
 8003322:	e010      	b.n	8003346 <LL_RTC_WaitForSynchro+0x8c>
    {
      if (LL_SYSTICK_IsActiveCounterFlag() == 1U)
 8003324:	f7ff fe02 	bl	8002f2c <LL_SYSTICK_IsActiveCounterFlag>
 8003328:	4603      	mov	r3, r0
 800332a:	2b01      	cmp	r3, #1
 800332c:	d102      	bne.n	8003334 <LL_RTC_WaitForSynchro+0x7a>
      {
        timeout--;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	3b01      	subs	r3, #1
 8003332:	60fb      	str	r3, [r7, #12]
      }
      tmp = LL_RTC_IsActiveFlag_RS(RTCx);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff fdd4 	bl	8002ee2 <LL_RTC_IsActiveFlag_RS>
 800333a:	6138      	str	r0, [r7, #16]
      if (timeout == 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <LL_RTC_WaitForSynchro+0x8c>
      {
        status = ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	75fb      	strb	r3, [r7, #23]
    while ((timeout != 0U) && (tmp != 1U))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d002      	beq.n	8003352 <LL_RTC_WaitForSynchro+0x98>
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	2b01      	cmp	r3, #1
 8003350:	d1e8      	bne.n	8003324 <LL_RTC_WaitForSynchro+0x6a>
      }
    }
  }

  return (status);
 8003352:	7dfb      	ldrb	r3, [r7, #23]
}
 8003354:	4618      	mov	r0, r3
 8003356:	3718      	adds	r7, #24
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800336c:	2b40      	cmp	r3, #64	; 0x40
 800336e:	d101      	bne.n	8003374 <LL_SPI_IsEnabled+0x18>
 8003370:	2301      	movs	r3, #1
 8003372:	e000      	b.n	8003376 <LL_SPI_IsEnabled+0x1a>
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
 800338a:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	b29b      	uxth	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	611a      	str	r2, [r3, #16]
}
 8003396:	bf00      	nop
 8003398:	370c      	adds	r7, #12
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b084      	sub	sp, #16
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff ffd3 	bl	800335c <LL_SPI_IsEnabled>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d139      	bne.n	8003430 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80033c4:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	6811      	ldr	r1, [r2, #0]
 80033cc:	683a      	ldr	r2, [r7, #0]
 80033ce:	6852      	ldr	r2, [r2, #4]
 80033d0:	4311      	orrs	r1, r2
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	6892      	ldr	r2, [r2, #8]
 80033d6:	4311      	orrs	r1, r2
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	68d2      	ldr	r2, [r2, #12]
 80033dc:	4311      	orrs	r1, r2
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	6912      	ldr	r2, [r2, #16]
 80033e2:	4311      	orrs	r1, r2
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	6952      	ldr	r2, [r2, #20]
 80033e8:	4311      	orrs	r1, r2
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	6992      	ldr	r2, [r2, #24]
 80033ee:	4311      	orrs	r1, r2
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	69d2      	ldr	r2, [r2, #28]
 80033f4:	4311      	orrs	r1, r2
 80033f6:	683a      	ldr	r2, [r7, #0]
 80033f8:	6a12      	ldr	r2, [r2, #32]
 80033fa:	430a      	orrs	r2, r1
 80033fc:	431a      	orrs	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f023 0204 	bic.w	r2, r3, #4
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	695b      	ldr	r3, [r3, #20]
 800340e:	0c1b      	lsrs	r3, r3, #16
 8003410:	431a      	orrs	r2, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	6a1b      	ldr	r3, [r3, #32]
 800341a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800341e:	d105      	bne.n	800342c <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003424:	4619      	mov	r1, r3
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff ffab 	bl	8003382 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 800342c:	2300      	movs	r3, #0
 800342e:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	69db      	ldr	r3, [r3, #28]
 8003434:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	61da      	str	r2, [r3, #28]
  return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800345a:	bf0c      	ite	eq
 800345c:	2301      	moveq	r3, #1
 800345e:	2300      	movne	r3, #0
 8003460:	b2db      	uxtb	r3, r3
}
 8003462:	4618      	mov	r0, r3
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
 8003476:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	431a      	orrs	r2, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	611a      	str	r2, [r3, #16]
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	695b      	ldr	r3, [r3, #20]
 80034a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	431a      	orrs	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	615a      	str	r2, [r3, #20]
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
	...

080034bc <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 80034bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034c0:	b091      	sub	sp, #68	; 0x44
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	63f8      	str	r0, [r7, #60]	; 0x3c
 80034c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80034c8:	637a      	str	r2, [r7, #52]	; 0x34
 80034ca:	633b      	str	r3, [r7, #48]	; 0x30
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80034cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80034d2:	f040 80a7 	bne.w	8003624 <LL_USART_SetBaudRate+0x168>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80034d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034d8:	4619      	mov	r1, r3
 80034da:	f04f 0200 	mov.w	r2, #0
 80034de:	460b      	mov	r3, r1
 80034e0:	4614      	mov	r4, r2
 80034e2:	18db      	adds	r3, r3, r3
 80034e4:	eb44 0404 	adc.w	r4, r4, r4
 80034e8:	185b      	adds	r3, r3, r1
 80034ea:	eb44 0402 	adc.w	r4, r4, r2
 80034ee:	00e6      	lsls	r6, r4, #3
 80034f0:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 80034f4:	00dd      	lsls	r5, r3, #3
 80034f6:	462b      	mov	r3, r5
 80034f8:	4634      	mov	r4, r6
 80034fa:	185d      	adds	r5, r3, r1
 80034fc:	eb44 0602 	adc.w	r6, r4, r2
 8003500:	4628      	mov	r0, r5
 8003502:	4631      	mov	r1, r6
 8003504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003506:	f04f 0400 	mov.w	r4, #0
 800350a:	18db      	adds	r3, r3, r3
 800350c:	eb44 0404 	adc.w	r4, r4, r4
 8003510:	461a      	mov	r2, r3
 8003512:	4623      	mov	r3, r4
 8003514:	f7fc fec4 	bl	80002a0 <__aeabi_uldivmod>
 8003518:	4603      	mov	r3, r0
 800351a:	460c      	mov	r4, r1
 800351c:	461a      	mov	r2, r3
 800351e:	4ba1      	ldr	r3, [pc, #644]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 8003520:	fba3 2302 	umull	r2, r3, r3, r2
 8003524:	095b      	lsrs	r3, r3, #5
 8003526:	b29b      	uxth	r3, r3
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	b29d      	uxth	r5, r3
 800352c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800352e:	4619      	mov	r1, r3
 8003530:	f04f 0200 	mov.w	r2, #0
 8003534:	460b      	mov	r3, r1
 8003536:	4614      	mov	r4, r2
 8003538:	18db      	adds	r3, r3, r3
 800353a:	eb44 0404 	adc.w	r4, r4, r4
 800353e:	185b      	adds	r3, r3, r1
 8003540:	eb44 0402 	adc.w	r4, r4, r2
 8003544:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8003548:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 800354c:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8003550:	4653      	mov	r3, sl
 8003552:	465c      	mov	r4, fp
 8003554:	eb13 0a01 	adds.w	sl, r3, r1
 8003558:	eb44 0b02 	adc.w	fp, r4, r2
 800355c:	4650      	mov	r0, sl
 800355e:	4659      	mov	r1, fp
 8003560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003562:	f04f 0400 	mov.w	r4, #0
 8003566:	18db      	adds	r3, r3, r3
 8003568:	eb44 0404 	adc.w	r4, r4, r4
 800356c:	461a      	mov	r2, r3
 800356e:	4623      	mov	r3, r4
 8003570:	f7fc fe96 	bl	80002a0 <__aeabi_uldivmod>
 8003574:	4603      	mov	r3, r0
 8003576:	460c      	mov	r4, r1
 8003578:	461a      	mov	r2, r3
 800357a:	4b8a      	ldr	r3, [pc, #552]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 800357c:	fba3 1302 	umull	r1, r3, r3, r2
 8003580:	095b      	lsrs	r3, r3, #5
 8003582:	2164      	movs	r1, #100	; 0x64
 8003584:	fb01 f303 	mul.w	r3, r1, r3
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	3332      	adds	r3, #50	; 0x32
 800358e:	4a85      	ldr	r2, [pc, #532]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 8003590:	fba2 2303 	umull	r2, r3, r2, r3
 8003594:	095b      	lsrs	r3, r3, #5
 8003596:	b29b      	uxth	r3, r3
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	b29b      	uxth	r3, r3
 800359c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	442b      	add	r3, r5
 80035a4:	b29d      	uxth	r5, r3
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	4619      	mov	r1, r3
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	460b      	mov	r3, r1
 80035b0:	4614      	mov	r4, r2
 80035b2:	18db      	adds	r3, r3, r3
 80035b4:	eb44 0404 	adc.w	r4, r4, r4
 80035b8:	185b      	adds	r3, r3, r1
 80035ba:	eb44 0402 	adc.w	r4, r4, r2
 80035be:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80035c2:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80035c6:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80035ca:	4643      	mov	r3, r8
 80035cc:	464c      	mov	r4, r9
 80035ce:	eb13 0801 	adds.w	r8, r3, r1
 80035d2:	eb44 0902 	adc.w	r9, r4, r2
 80035d6:	4640      	mov	r0, r8
 80035d8:	4649      	mov	r1, r9
 80035da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035dc:	f04f 0400 	mov.w	r4, #0
 80035e0:	18db      	adds	r3, r3, r3
 80035e2:	eb44 0404 	adc.w	r4, r4, r4
 80035e6:	461a      	mov	r2, r3
 80035e8:	4623      	mov	r3, r4
 80035ea:	f7fc fe59 	bl	80002a0 <__aeabi_uldivmod>
 80035ee:	4603      	mov	r3, r0
 80035f0:	460c      	mov	r4, r1
 80035f2:	461a      	mov	r2, r3
 80035f4:	4b6b      	ldr	r3, [pc, #428]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 80035f6:	fba3 1302 	umull	r1, r3, r3, r2
 80035fa:	095b      	lsrs	r3, r3, #5
 80035fc:	2164      	movs	r1, #100	; 0x64
 80035fe:	fb01 f303 	mul.w	r3, r1, r3
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	3332      	adds	r3, #50	; 0x32
 8003608:	4a66      	ldr	r2, [pc, #408]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 800360a:	fba2 2303 	umull	r2, r3, r2, r3
 800360e:	095b      	lsrs	r3, r3, #5
 8003610:	b29b      	uxth	r3, r3
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	b29b      	uxth	r3, r3
 8003618:	442b      	add	r3, r5
 800361a:	b29b      	uxth	r3, r3
 800361c:	461a      	mov	r2, r3
 800361e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003620:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8003622:	e0ba      	b.n	800379a <LL_USART_SetBaudRate+0x2de>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003626:	4619      	mov	r1, r3
 8003628:	f04f 0200 	mov.w	r2, #0
 800362c:	460b      	mov	r3, r1
 800362e:	4614      	mov	r4, r2
 8003630:	18db      	adds	r3, r3, r3
 8003632:	eb44 0404 	adc.w	r4, r4, r4
 8003636:	185b      	adds	r3, r3, r1
 8003638:	eb44 0402 	adc.w	r4, r4, r2
 800363c:	00e0      	lsls	r0, r4, #3
 800363e:	6178      	str	r0, [r7, #20]
 8003640:	6978      	ldr	r0, [r7, #20]
 8003642:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003646:	6178      	str	r0, [r7, #20]
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	613b      	str	r3, [r7, #16]
 800364c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003650:	185d      	adds	r5, r3, r1
 8003652:	eb44 0602 	adc.w	r6, r4, r2
 8003656:	4628      	mov	r0, r5
 8003658:	4631      	mov	r1, r6
 800365a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365c:	f04f 0400 	mov.w	r4, #0
 8003660:	00a2      	lsls	r2, r4, #2
 8003662:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003664:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003666:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800366a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003670:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003674:	f7fc fe14 	bl	80002a0 <__aeabi_uldivmod>
 8003678:	4603      	mov	r3, r0
 800367a:	460c      	mov	r4, r1
 800367c:	461a      	mov	r2, r3
 800367e:	4b49      	ldr	r3, [pc, #292]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 8003680:	fba3 2302 	umull	r2, r3, r3, r2
 8003684:	095b      	lsrs	r3, r3, #5
 8003686:	b29b      	uxth	r3, r3
 8003688:	011b      	lsls	r3, r3, #4
 800368a:	b29d      	uxth	r5, r3
 800368c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800368e:	4619      	mov	r1, r3
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	460b      	mov	r3, r1
 8003696:	4614      	mov	r4, r2
 8003698:	18db      	adds	r3, r3, r3
 800369a:	eb44 0404 	adc.w	r4, r4, r4
 800369e:	185b      	adds	r3, r3, r1
 80036a0:	eb44 0402 	adc.w	r4, r4, r2
 80036a4:	00e0      	lsls	r0, r4, #3
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	68f8      	ldr	r0, [r7, #12]
 80036aa:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80036ae:	60f8      	str	r0, [r7, #12]
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80036b8:	eb13 0801 	adds.w	r8, r3, r1
 80036bc:	eb44 0902 	adc.w	r9, r4, r2
 80036c0:	4640      	mov	r0, r8
 80036c2:	4649      	mov	r1, r9
 80036c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036c6:	f04f 0400 	mov.w	r4, #0
 80036ca:	00a2      	lsls	r2, r4, #2
 80036cc:	627a      	str	r2, [r7, #36]	; 0x24
 80036ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036d0:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80036d4:	627a      	str	r2, [r7, #36]	; 0x24
 80036d6:	009b      	lsls	r3, r3, #2
 80036d8:	623b      	str	r3, [r7, #32]
 80036da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036de:	f7fc fddf 	bl	80002a0 <__aeabi_uldivmod>
 80036e2:	4603      	mov	r3, r0
 80036e4:	460c      	mov	r4, r1
 80036e6:	461a      	mov	r2, r3
 80036e8:	4b2e      	ldr	r3, [pc, #184]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 80036ea:	fba3 1302 	umull	r1, r3, r3, r2
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	2164      	movs	r1, #100	; 0x64
 80036f2:	fb01 f303 	mul.w	r3, r1, r3
 80036f6:	1ad3      	subs	r3, r2, r3
 80036f8:	011b      	lsls	r3, r3, #4
 80036fa:	3332      	adds	r3, #50	; 0x32
 80036fc:	4a29      	ldr	r2, [pc, #164]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 80036fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	b29b      	uxth	r3, r3
 8003706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800370a:	b29b      	uxth	r3, r3
 800370c:	442b      	add	r3, r5
 800370e:	b29d      	uxth	r5, r3
 8003710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003712:	4619      	mov	r1, r3
 8003714:	f04f 0200 	mov.w	r2, #0
 8003718:	460b      	mov	r3, r1
 800371a:	4614      	mov	r4, r2
 800371c:	18db      	adds	r3, r3, r3
 800371e:	eb44 0404 	adc.w	r4, r4, r4
 8003722:	185b      	adds	r3, r3, r1
 8003724:	eb44 0402 	adc.w	r4, r4, r2
 8003728:	00e0      	lsls	r0, r4, #3
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	e897 0018 	ldmia.w	r7, {r3, r4}
 800373c:	eb13 0801 	adds.w	r8, r3, r1
 8003740:	eb44 0902 	adc.w	r9, r4, r2
 8003744:	4640      	mov	r0, r8
 8003746:	4649      	mov	r1, r9
 8003748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800374a:	f04f 0400 	mov.w	r4, #0
 800374e:	00a2      	lsls	r2, r4, #2
 8003750:	61fa      	str	r2, [r7, #28]
 8003752:	69fa      	ldr	r2, [r7, #28]
 8003754:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8003758:	61fa      	str	r2, [r7, #28]
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003762:	f7fc fd9d 	bl	80002a0 <__aeabi_uldivmod>
 8003766:	4603      	mov	r3, r0
 8003768:	460c      	mov	r4, r1
 800376a:	461a      	mov	r2, r3
 800376c:	4b0d      	ldr	r3, [pc, #52]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 800376e:	fba3 1302 	umull	r1, r3, r3, r2
 8003772:	095b      	lsrs	r3, r3, #5
 8003774:	2164      	movs	r1, #100	; 0x64
 8003776:	fb01 f303 	mul.w	r3, r1, r3
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	011b      	lsls	r3, r3, #4
 800377e:	3332      	adds	r3, #50	; 0x32
 8003780:	4a08      	ldr	r2, [pc, #32]	; (80037a4 <LL_USART_SetBaudRate+0x2e8>)
 8003782:	fba2 2303 	umull	r2, r3, r2, r3
 8003786:	095b      	lsrs	r3, r3, #5
 8003788:	b29b      	uxth	r3, r3
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	b29b      	uxth	r3, r3
 8003790:	442b      	add	r3, r5
 8003792:	b29b      	uxth	r3, r3
 8003794:	461a      	mov	r2, r3
 8003796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003798:	609a      	str	r2, [r3, #8]
}
 800379a:	bf00      	nop
 800379c:	3744      	adds	r7, #68	; 0x44
 800379e:	46bd      	mov	sp, r7
 80037a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a4:	51eb851f 	.word	0x51eb851f

080037a8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b088      	sub	sp, #32
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80037b6:	2300      	movs	r3, #0
 80037b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7ff fe43 	bl	8003446 <LL_USART_IsEnabled>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d15e      	bne.n	8003884 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80037ce:	f023 030c 	bic.w	r3, r3, #12
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	6851      	ldr	r1, [r2, #4]
 80037d6:	683a      	ldr	r2, [r7, #0]
 80037d8:	68d2      	ldr	r2, [r2, #12]
 80037da:	4311      	orrs	r1, r2
 80037dc:	683a      	ldr	r2, [r7, #0]
 80037de:	6912      	ldr	r2, [r2, #16]
 80037e0:	4311      	orrs	r1, r2
 80037e2:	683a      	ldr	r2, [r7, #0]
 80037e4:	6992      	ldr	r2, [r2, #24]
 80037e6:	430a      	orrs	r2, r1
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	4619      	mov	r1, r3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f7ff fe3a 	bl	800346e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	4619      	mov	r1, r3
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff fe47 	bl	8003494 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003806:	f107 0308 	add.w	r3, r7, #8
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff f9ae 	bl	8002b6c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a1f      	ldr	r2, [pc, #124]	; (8003890 <LL_USART_Init+0xe8>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d102      	bne.n	800381e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	61bb      	str	r3, [r7, #24]
 800381c:	e021      	b.n	8003862 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a1c      	ldr	r2, [pc, #112]	; (8003894 <LL_USART_Init+0xec>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d102      	bne.n	800382c <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	61bb      	str	r3, [r7, #24]
 800382a:	e01a      	b.n	8003862 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a1a      	ldr	r2, [pc, #104]	; (8003898 <LL_USART_Init+0xf0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d102      	bne.n	800383a <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	61bb      	str	r3, [r7, #24]
 8003838:	e013      	b.n	8003862 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a17      	ldr	r2, [pc, #92]	; (800389c <LL_USART_Init+0xf4>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d102      	bne.n	8003848 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	61bb      	str	r3, [r7, #24]
 8003846:	e00c      	b.n	8003862 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a15      	ldr	r2, [pc, #84]	; (80038a0 <LL_USART_Init+0xf8>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d102      	bne.n	8003856 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e005      	b.n	8003862 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a12      	ldr	r2, [pc, #72]	; (80038a4 <LL_USART_Init+0xfc>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d101      	bne.n	8003862 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00d      	beq.n	8003884 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d009      	beq.n	8003884 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003870:	2300      	movs	r3, #0
 8003872:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	699a      	ldr	r2, [r3, #24]
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	69b9      	ldr	r1, [r7, #24]
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7ff fe1c 	bl	80034bc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003884:	7ffb      	ldrb	r3, [r7, #31]
}
 8003886:	4618      	mov	r0, r3
 8003888:	3720      	adds	r7, #32
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40011000 	.word	0x40011000
 8003894:	40004400 	.word	0x40004400
 8003898:	40004800 	.word	0x40004800
 800389c:	40011400 	.word	0x40011400
 80038a0:	40004c00 	.word	0x40004c00
 80038a4:	40005000 	.word	0x40005000

080038a8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80038b0:	4a04      	ldr	r2, [pc, #16]	; (80038c4 <LL_SetSystemCoreClock+0x1c>)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6013      	str	r3, [r2, #0]
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	2000000c 	.word	0x2000000c

080038c8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80038c8:	b480      	push	{r7}
 80038ca:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 80038cc:	bf00      	nop
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
	...

080038d8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80038de:	f3ef 8305 	mrs	r3, IPSR
 80038e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80038e4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d10f      	bne.n	800390a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ea:	f3ef 8310 	mrs	r3, PRIMASK
 80038ee:	607b      	str	r3, [r7, #4]
  return(result);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d105      	bne.n	8003902 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80038f6:	f3ef 8311 	mrs	r3, BASEPRI
 80038fa:	603b      	str	r3, [r7, #0]
  return(result);
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d007      	beq.n	8003912 <osKernelInitialize+0x3a>
 8003902:	4b0e      	ldr	r3, [pc, #56]	; (800393c <osKernelInitialize+0x64>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2b02      	cmp	r3, #2
 8003908:	d103      	bne.n	8003912 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800390a:	f06f 0305 	mvn.w	r3, #5
 800390e:	60fb      	str	r3, [r7, #12]
 8003910:	e00c      	b.n	800392c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003912:	4b0a      	ldr	r3, [pc, #40]	; (800393c <osKernelInitialize+0x64>)
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d105      	bne.n	8003926 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800391a:	4b08      	ldr	r3, [pc, #32]	; (800393c <osKernelInitialize+0x64>)
 800391c:	2201      	movs	r2, #1
 800391e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003920:	2300      	movs	r3, #0
 8003922:	60fb      	str	r3, [r7, #12]
 8003924:	e002      	b.n	800392c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8003926:	f04f 33ff 	mov.w	r3, #4294967295
 800392a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800392c:	68fb      	ldr	r3, [r7, #12]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	20000648 	.word	0x20000648

08003940 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003946:	f3ef 8305 	mrs	r3, IPSR
 800394a:	60bb      	str	r3, [r7, #8]
  return(result);
 800394c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10f      	bne.n	8003972 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003952:	f3ef 8310 	mrs	r3, PRIMASK
 8003956:	607b      	str	r3, [r7, #4]
  return(result);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d105      	bne.n	800396a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800395e:	f3ef 8311 	mrs	r3, BASEPRI
 8003962:	603b      	str	r3, [r7, #0]
  return(result);
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d007      	beq.n	800397a <osKernelStart+0x3a>
 800396a:	4b0f      	ldr	r3, [pc, #60]	; (80039a8 <osKernelStart+0x68>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b02      	cmp	r3, #2
 8003970:	d103      	bne.n	800397a <osKernelStart+0x3a>
    stat = osErrorISR;
 8003972:	f06f 0305 	mvn.w	r3, #5
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	e010      	b.n	800399c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800397a:	4b0b      	ldr	r3, [pc, #44]	; (80039a8 <osKernelStart+0x68>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d109      	bne.n	8003996 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003982:	f7ff ffa1 	bl	80038c8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003986:	4b08      	ldr	r3, [pc, #32]	; (80039a8 <osKernelStart+0x68>)
 8003988:	2202      	movs	r2, #2
 800398a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800398c:	f001 fc84 	bl	8005298 <vTaskStartScheduler>
      stat = osOK;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]
 8003994:	e002      	b.n	800399c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8003996:	f04f 33ff 	mov.w	r3, #4294967295
 800399a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800399c:	68fb      	ldr	r3, [r7, #12]
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	20000648 	.word	0x20000648

080039ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b090      	sub	sp, #64	; 0x40
 80039b0:	af04      	add	r7, sp, #16
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80039bc:	f3ef 8305 	mrs	r3, IPSR
 80039c0:	61fb      	str	r3, [r7, #28]
  return(result);
 80039c2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f040 808f 	bne.w	8003ae8 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039ca:	f3ef 8310 	mrs	r3, PRIMASK
 80039ce:	61bb      	str	r3, [r7, #24]
  return(result);
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d105      	bne.n	80039e2 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80039d6:	f3ef 8311 	mrs	r3, BASEPRI
 80039da:	617b      	str	r3, [r7, #20]
  return(result);
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d003      	beq.n	80039ea <osThreadNew+0x3e>
 80039e2:	4b44      	ldr	r3, [pc, #272]	; (8003af4 <osThreadNew+0x148>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d07e      	beq.n	8003ae8 <osThreadNew+0x13c>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d07b      	beq.n	8003ae8 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80039f0:	2380      	movs	r3, #128	; 0x80
 80039f2:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80039f4:	2318      	movs	r3, #24
 80039f6:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 80039f8:	2300      	movs	r3, #0
 80039fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
 8003a00:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d045      	beq.n	8003a94 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <osThreadNew+0x6a>
        name = attr->name;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	699b      	ldr	r3, [r3, #24]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d002      	beq.n	8003a24 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d008      	beq.n	8003a3c <osThreadNew+0x90>
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a2c:	2b38      	cmp	r3, #56	; 0x38
 8003a2e:	d805      	bhi.n	8003a3c <osThreadNew+0x90>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <osThreadNew+0x94>
        return (NULL);
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	e054      	b.n	8003aea <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d003      	beq.n	8003a50 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	089b      	lsrs	r3, r3, #2
 8003a4e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00e      	beq.n	8003a76 <osThreadNew+0xca>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	68db      	ldr	r3, [r3, #12]
 8003a5c:	2b5b      	cmp	r3, #91	; 0x5b
 8003a5e:	d90a      	bls.n	8003a76 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d006      	beq.n	8003a76 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	695b      	ldr	r3, [r3, #20]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <osThreadNew+0xca>
        mem = 1;
 8003a70:	2301      	movs	r3, #1
 8003a72:	623b      	str	r3, [r7, #32]
 8003a74:	e010      	b.n	8003a98 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10c      	bne.n	8003a98 <osThreadNew+0xec>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d108      	bne.n	8003a98 <osThreadNew+0xec>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691b      	ldr	r3, [r3, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d104      	bne.n	8003a98 <osThreadNew+0xec>
          mem = 0;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	623b      	str	r3, [r7, #32]
 8003a92:	e001      	b.n	8003a98 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 8003a94:	2300      	movs	r3, #0
 8003a96:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8003a98:	6a3b      	ldr	r3, [r7, #32]
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d110      	bne.n	8003ac0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003aa6:	9202      	str	r2, [sp, #8]
 8003aa8:	9301      	str	r3, [sp, #4]
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aac:	9300      	str	r3, [sp, #0]
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ab2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f001 fa1d 	bl	8004ef4 <xTaskCreateStatic>
 8003aba:	4603      	mov	r3, r0
 8003abc:	613b      	str	r3, [r7, #16]
 8003abe:	e013      	b.n	8003ae8 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8003ac0:	6a3b      	ldr	r3, [r7, #32]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d110      	bne.n	8003ae8 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ac6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	f107 0310 	add.w	r3, r7, #16
 8003ace:	9301      	str	r3, [sp, #4]
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad2:	9300      	str	r3, [sp, #0]
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ad8:	68f8      	ldr	r0, [r7, #12]
 8003ada:	f001 fa65 	bl	8004fa8 <xTaskCreate>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d001      	beq.n	8003ae8 <osThreadNew+0x13c>
          hTask = NULL;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003ae8:	693b      	ldr	r3, [r7, #16]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3730      	adds	r7, #48	; 0x30
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	20000648 	.word	0x20000648

08003af8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003b00:	f3ef 8305 	mrs	r3, IPSR
 8003b04:	613b      	str	r3, [r7, #16]
  return(result);
 8003b06:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d10f      	bne.n	8003b2c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8003b10:	60fb      	str	r3, [r7, #12]
  return(result);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d105      	bne.n	8003b24 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8003b18:	f3ef 8311 	mrs	r3, BASEPRI
 8003b1c:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d007      	beq.n	8003b34 <osDelay+0x3c>
 8003b24:	4b0a      	ldr	r3, [pc, #40]	; (8003b50 <osDelay+0x58>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d103      	bne.n	8003b34 <osDelay+0x3c>
    stat = osErrorISR;
 8003b2c:	f06f 0305 	mvn.w	r3, #5
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	e007      	b.n	8003b44 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003b34:	2300      	movs	r3, #0
 8003b36:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f001 fb76 	bl	8005230 <vTaskDelay>
    }
  }

  return (stat);
 8003b44:	697b      	ldr	r3, [r7, #20]
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3718      	adds	r7, #24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000648 	.word	0x20000648

08003b54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	4a07      	ldr	r2, [pc, #28]	; (8003b80 <vApplicationGetIdleTaskMemory+0x2c>)
 8003b64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <vApplicationGetIdleTaskMemory+0x30>)
 8003b6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2280      	movs	r2, #128	; 0x80
 8003b70:	601a      	str	r2, [r3, #0]
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	2000064c 	.word	0x2000064c
 8003b84:	200006a8 	.word	0x200006a8

08003b88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4a07      	ldr	r2, [pc, #28]	; (8003bb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8003b98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	4a06      	ldr	r2, [pc, #24]	; (8003bb8 <vApplicationGetTimerTaskMemory+0x30>)
 8003b9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ba6:	601a      	str	r2, [r3, #0]
}
 8003ba8:	bf00      	nop
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	200008a8 	.word	0x200008a8
 8003bb8:	20000904 	.word	0x20000904

08003bbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f103 0208 	add.w	r2, r3, #8
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003bd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f103 0208 	add.w	r2, r3, #8
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f103 0208 	add.w	r2, r3, #8
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c14:	4770      	bx	lr

08003c16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c16:	b480      	push	{r7}
 8003c18:	b085      	sub	sp, #20
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
 8003c1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	68fa      	ldr	r2, [r7, #12]
 8003c2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	689a      	ldr	r2, [r3, #8]
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	683a      	ldr	r2, [r7, #0]
 8003c40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	601a      	str	r2, [r3, #0]
}
 8003c52:	bf00      	nop
 8003c54:	3714      	adds	r7, #20
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003c5e:	b480      	push	{r7}
 8003c60:	b085      	sub	sp, #20
 8003c62:	af00      	add	r7, sp, #0
 8003c64:	6078      	str	r0, [r7, #4]
 8003c66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c74:	d103      	bne.n	8003c7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	60fb      	str	r3, [r7, #12]
 8003c7c:	e00c      	b.n	8003c98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	3308      	adds	r3, #8
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	e002      	b.n	8003c8c <vListInsert+0x2e>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	60fb      	str	r3, [r7, #12]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d9f6      	bls.n	8003c86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	685a      	ldr	r2, [r3, #4]
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	683a      	ldr	r2, [r7, #0]
 8003ca6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	1c5a      	adds	r2, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	601a      	str	r2, [r3, #0]
}
 8003cc4:	bf00      	nop
 8003cc6:	3714      	adds	r7, #20
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	691b      	ldr	r3, [r3, #16]
 8003cdc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	6892      	ldr	r2, [r2, #8]
 8003ce6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	687a      	ldr	r2, [r7, #4]
 8003cee:	6852      	ldr	r2, [r2, #4]
 8003cf0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685a      	ldr	r2, [r3, #4]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d103      	bne.n	8003d04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	1e5a      	subs	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	3b04      	subs	r3, #4
 8003d34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	3b04      	subs	r3, #4
 8003d42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f023 0201 	bic.w	r2, r3, #1
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	3b04      	subs	r3, #4
 8003d52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003d54:	4a0c      	ldr	r2, [pc, #48]	; (8003d88 <pxPortInitialiseStack+0x64>)
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	3b14      	subs	r3, #20
 8003d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	3b04      	subs	r3, #4
 8003d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f06f 0202 	mvn.w	r2, #2
 8003d72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	3b20      	subs	r3, #32
 8003d78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	08003d8d 	.word	0x08003d8d

08003d8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	b085      	sub	sp, #20
 8003d90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003d92:	2300      	movs	r3, #0
 8003d94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003d96:	4b11      	ldr	r3, [pc, #68]	; (8003ddc <prvTaskExitError+0x50>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d9e:	d009      	beq.n	8003db4 <prvTaskExitError+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da4:	f383 8811 	msr	BASEPRI, r3
 8003da8:	f3bf 8f6f 	isb	sy
 8003dac:	f3bf 8f4f 	dsb	sy
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	e7fe      	b.n	8003db2 <prvTaskExitError+0x26>
 8003db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003dc6:	bf00      	nop
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d0fc      	beq.n	8003dc8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003dce:	bf00      	nop
 8003dd0:	3714      	adds	r7, #20
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr
 8003dda:	bf00      	nop
 8003ddc:	20000004 	.word	0x20000004

08003de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003de0:	4b07      	ldr	r3, [pc, #28]	; (8003e00 <pxCurrentTCBConst2>)
 8003de2:	6819      	ldr	r1, [r3, #0]
 8003de4:	6808      	ldr	r0, [r1, #0]
 8003de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dea:	f380 8809 	msr	PSP, r0
 8003dee:	f3bf 8f6f 	isb	sy
 8003df2:	f04f 0000 	mov.w	r0, #0
 8003df6:	f380 8811 	msr	BASEPRI, r0
 8003dfa:	4770      	bx	lr
 8003dfc:	f3af 8000 	nop.w

08003e00 <pxCurrentTCBConst2>:
 8003e00:	20008524 	.word	0x20008524
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003e04:	bf00      	nop
 8003e06:	bf00      	nop

08003e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003e08:	4808      	ldr	r0, [pc, #32]	; (8003e2c <prvPortStartFirstTask+0x24>)
 8003e0a:	6800      	ldr	r0, [r0, #0]
 8003e0c:	6800      	ldr	r0, [r0, #0]
 8003e0e:	f380 8808 	msr	MSP, r0
 8003e12:	f04f 0000 	mov.w	r0, #0
 8003e16:	f380 8814 	msr	CONTROL, r0
 8003e1a:	b662      	cpsie	i
 8003e1c:	b661      	cpsie	f
 8003e1e:	f3bf 8f4f 	dsb	sy
 8003e22:	f3bf 8f6f 	isb	sy
 8003e26:	df00      	svc	0
 8003e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003e2a:	bf00      	nop
 8003e2c:	e000ed08 	.word	0xe000ed08

08003e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b086      	sub	sp, #24
 8003e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003e36:	4b44      	ldr	r3, [pc, #272]	; (8003f48 <xPortStartScheduler+0x118>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a44      	ldr	r2, [pc, #272]	; (8003f4c <xPortStartScheduler+0x11c>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d109      	bne.n	8003e54 <xPortStartScheduler+0x24>
 8003e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e44:	f383 8811 	msr	BASEPRI, r3
 8003e48:	f3bf 8f6f 	isb	sy
 8003e4c:	f3bf 8f4f 	dsb	sy
 8003e50:	613b      	str	r3, [r7, #16]
 8003e52:	e7fe      	b.n	8003e52 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003e54:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <xPortStartScheduler+0x118>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4a3d      	ldr	r2, [pc, #244]	; (8003f50 <xPortStartScheduler+0x120>)
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d109      	bne.n	8003e72 <xPortStartScheduler+0x42>
 8003e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	e7fe      	b.n	8003e70 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003e72:	4b38      	ldr	r3, [pc, #224]	; (8003f54 <xPortStartScheduler+0x124>)
 8003e74:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003e7e:	697b      	ldr	r3, [r7, #20]
 8003e80:	22ff      	movs	r2, #255	; 0xff
 8003e82:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003e8c:	78fb      	ldrb	r3, [r7, #3]
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4b30      	ldr	r3, [pc, #192]	; (8003f58 <xPortStartScheduler+0x128>)
 8003e98:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003e9a:	4b30      	ldr	r3, [pc, #192]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003e9c:	2207      	movs	r2, #7
 8003e9e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ea0:	e009      	b.n	8003eb6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003ea2:	4b2e      	ldr	r3, [pc, #184]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3b01      	subs	r3, #1
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003eaa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003eac:	78fb      	ldrb	r3, [r7, #3]
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	005b      	lsls	r3, r3, #1
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003eb6:	78fb      	ldrb	r3, [r7, #3]
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ebe:	2b80      	cmp	r3, #128	; 0x80
 8003ec0:	d0ef      	beq.n	8003ea2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003ec2:	4b26      	ldr	r3, [pc, #152]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f1c3 0307 	rsb	r3, r3, #7
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d009      	beq.n	8003ee2 <xPortStartScheduler+0xb2>
 8003ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	e7fe      	b.n	8003ee0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003ee2:	4b1e      	ldr	r3, [pc, #120]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	021b      	lsls	r3, r3, #8
 8003ee8:	4a1c      	ldr	r2, [pc, #112]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003eea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003eec:	4b1b      	ldr	r3, [pc, #108]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ef4:	4a19      	ldr	r2, [pc, #100]	; (8003f5c <xPortStartScheduler+0x12c>)
 8003ef6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	b2da      	uxtb	r2, r3
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003f00:	4a17      	ldr	r2, [pc, #92]	; (8003f60 <xPortStartScheduler+0x130>)
 8003f02:	4b17      	ldr	r3, [pc, #92]	; (8003f60 <xPortStartScheduler+0x130>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003f0c:	4a14      	ldr	r2, [pc, #80]	; (8003f60 <xPortStartScheduler+0x130>)
 8003f0e:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <xPortStartScheduler+0x130>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003f16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003f18:	f000 f8d6 	bl	80040c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003f1c:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <xPortStartScheduler+0x134>)
 8003f1e:	2200      	movs	r2, #0
 8003f20:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003f22:	f000 f8f5 	bl	8004110 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003f26:	4a10      	ldr	r2, [pc, #64]	; (8003f68 <xPortStartScheduler+0x138>)
 8003f28:	4b0f      	ldr	r3, [pc, #60]	; (8003f68 <xPortStartScheduler+0x138>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003f30:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003f32:	f7ff ff69 	bl	8003e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003f36:	f001 fb85 	bl	8005644 <vTaskSwitchContext>
	prvTaskExitError();
 8003f3a:	f7ff ff27 	bl	8003d8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	e000ed00 	.word	0xe000ed00
 8003f4c:	410fc271 	.word	0x410fc271
 8003f50:	410fc270 	.word	0x410fc270
 8003f54:	e000e400 	.word	0xe000e400
 8003f58:	20000d04 	.word	0x20000d04
 8003f5c:	20000d08 	.word	0x20000d08
 8003f60:	e000ed20 	.word	0xe000ed20
 8003f64:	20000004 	.word	0x20000004
 8003f68:	e000ef34 	.word	0xe000ef34

08003f6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f76:	f383 8811 	msr	BASEPRI, r3
 8003f7a:	f3bf 8f6f 	isb	sy
 8003f7e:	f3bf 8f4f 	dsb	sy
 8003f82:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003f84:	4b0e      	ldr	r3, [pc, #56]	; (8003fc0 <vPortEnterCritical+0x54>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3301      	adds	r3, #1
 8003f8a:	4a0d      	ldr	r2, [pc, #52]	; (8003fc0 <vPortEnterCritical+0x54>)
 8003f8c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003f8e:	4b0c      	ldr	r3, [pc, #48]	; (8003fc0 <vPortEnterCritical+0x54>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d10e      	bne.n	8003fb4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f96:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <vPortEnterCritical+0x58>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d009      	beq.n	8003fb4 <vPortEnterCritical+0x48>
 8003fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	603b      	str	r3, [r7, #0]
 8003fb2:	e7fe      	b.n	8003fb2 <vPortEnterCritical+0x46>
	}
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	20000004 	.word	0x20000004
 8003fc4:	e000ed04 	.word	0xe000ed04

08003fc8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003fce:	4b11      	ldr	r3, [pc, #68]	; (8004014 <vPortExitCritical+0x4c>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d109      	bne.n	8003fea <vPortExitCritical+0x22>
 8003fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fda:	f383 8811 	msr	BASEPRI, r3
 8003fde:	f3bf 8f6f 	isb	sy
 8003fe2:	f3bf 8f4f 	dsb	sy
 8003fe6:	607b      	str	r3, [r7, #4]
 8003fe8:	e7fe      	b.n	8003fe8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003fea:	4b0a      	ldr	r3, [pc, #40]	; (8004014 <vPortExitCritical+0x4c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	3b01      	subs	r3, #1
 8003ff0:	4a08      	ldr	r2, [pc, #32]	; (8004014 <vPortExitCritical+0x4c>)
 8003ff2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003ff4:	4b07      	ldr	r3, [pc, #28]	; (8004014 <vPortExitCritical+0x4c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d104      	bne.n	8004006 <vPortExitCritical+0x3e>
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	20000004 	.word	0x20000004
	...

08004020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004020:	f3ef 8009 	mrs	r0, PSP
 8004024:	f3bf 8f6f 	isb	sy
 8004028:	4b15      	ldr	r3, [pc, #84]	; (8004080 <pxCurrentTCBConst>)
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	f01e 0f10 	tst.w	lr, #16
 8004030:	bf08      	it	eq
 8004032:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004036:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800403a:	6010      	str	r0, [r2, #0]
 800403c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004040:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004044:	f380 8811 	msr	BASEPRI, r0
 8004048:	f3bf 8f4f 	dsb	sy
 800404c:	f3bf 8f6f 	isb	sy
 8004050:	f001 faf8 	bl	8005644 <vTaskSwitchContext>
 8004054:	f04f 0000 	mov.w	r0, #0
 8004058:	f380 8811 	msr	BASEPRI, r0
 800405c:	bc09      	pop	{r0, r3}
 800405e:	6819      	ldr	r1, [r3, #0]
 8004060:	6808      	ldr	r0, [r1, #0]
 8004062:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004066:	f01e 0f10 	tst.w	lr, #16
 800406a:	bf08      	it	eq
 800406c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004070:	f380 8809 	msr	PSP, r0
 8004074:	f3bf 8f6f 	isb	sy
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	f3af 8000 	nop.w

08004080 <pxCurrentTCBConst>:
 8004080:	20008524 	.word	0x20008524
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop

08004088 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
	__asm volatile
 800408e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004092:	f383 8811 	msr	BASEPRI, r3
 8004096:	f3bf 8f6f 	isb	sy
 800409a:	f3bf 8f4f 	dsb	sy
 800409e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80040a0:	f001 fa18 	bl	80054d4 <xTaskIncrementTick>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80040aa:	4b06      	ldr	r3, [pc, #24]	; (80040c4 <SysTick_Handler+0x3c>)
 80040ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040b0:	601a      	str	r2, [r3, #0]
 80040b2:	2300      	movs	r3, #0
 80040b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80040b6:	683b      	ldr	r3, [r7, #0]
 80040b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80040bc:	bf00      	nop
 80040be:	3708      	adds	r7, #8
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	e000ed04 	.word	0xe000ed04

080040c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80040c8:	b480      	push	{r7}
 80040ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80040cc:	4b0b      	ldr	r3, [pc, #44]	; (80040fc <vPortSetupTimerInterrupt+0x34>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80040d2:	4b0b      	ldr	r3, [pc, #44]	; (8004100 <vPortSetupTimerInterrupt+0x38>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80040d8:	4a0a      	ldr	r2, [pc, #40]	; (8004104 <vPortSetupTimerInterrupt+0x3c>)
 80040da:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <vPortSetupTimerInterrupt+0x40>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	490b      	ldr	r1, [pc, #44]	; (800410c <vPortSetupTimerInterrupt+0x44>)
 80040e0:	fba1 1303 	umull	r1, r3, r1, r3
 80040e4:	099b      	lsrs	r3, r3, #6
 80040e6:	3b01      	subs	r3, #1
 80040e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040ea:	4b04      	ldr	r3, [pc, #16]	; (80040fc <vPortSetupTimerInterrupt+0x34>)
 80040ec:	2207      	movs	r2, #7
 80040ee:	601a      	str	r2, [r3, #0]
}
 80040f0:	bf00      	nop
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
 80040fa:	bf00      	nop
 80040fc:	e000e010 	.word	0xe000e010
 8004100:	e000e018 	.word	0xe000e018
 8004104:	e000e014 	.word	0xe000e014
 8004108:	2000000c 	.word	0x2000000c
 800410c:	10624dd3 	.word	0x10624dd3

08004110 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004110:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004120 <vPortEnableVFP+0x10>
 8004114:	6801      	ldr	r1, [r0, #0]
 8004116:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800411a:	6001      	str	r1, [r0, #0]
 800411c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800411e:	bf00      	nop
 8004120:	e000ed88 	.word	0xe000ed88

08004124 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800412a:	f3ef 8305 	mrs	r3, IPSR
 800412e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2b0f      	cmp	r3, #15
 8004134:	d913      	bls.n	800415e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004136:	4a16      	ldr	r2, [pc, #88]	; (8004190 <vPortValidateInterruptPriority+0x6c>)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	4413      	add	r3, r2
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004140:	4b14      	ldr	r3, [pc, #80]	; (8004194 <vPortValidateInterruptPriority+0x70>)
 8004142:	781b      	ldrb	r3, [r3, #0]
 8004144:	7afa      	ldrb	r2, [r7, #11]
 8004146:	429a      	cmp	r2, r3
 8004148:	d209      	bcs.n	800415e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800414a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800414e:	f383 8811 	msr	BASEPRI, r3
 8004152:	f3bf 8f6f 	isb	sy
 8004156:	f3bf 8f4f 	dsb	sy
 800415a:	607b      	str	r3, [r7, #4]
 800415c:	e7fe      	b.n	800415c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800415e:	4b0e      	ldr	r3, [pc, #56]	; (8004198 <vPortValidateInterruptPriority+0x74>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004166:	4b0d      	ldr	r3, [pc, #52]	; (800419c <vPortValidateInterruptPriority+0x78>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	429a      	cmp	r2, r3
 800416c:	d909      	bls.n	8004182 <vPortValidateInterruptPriority+0x5e>
 800416e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	603b      	str	r3, [r7, #0]
 8004180:	e7fe      	b.n	8004180 <vPortValidateInterruptPriority+0x5c>
	}
 8004182:	bf00      	nop
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop
 8004190:	e000e3f0 	.word	0xe000e3f0
 8004194:	20000d04 	.word	0x20000d04
 8004198:	e000ed0c 	.word	0xe000ed0c
 800419c:	20000d08 	.word	0x20000d08

080041a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b08a      	sub	sp, #40	; 0x28
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80041a8:	2300      	movs	r3, #0
 80041aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80041ac:	f001 f8d8 	bl	8005360 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80041b0:	4b57      	ldr	r3, [pc, #348]	; (8004310 <pvPortMalloc+0x170>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d101      	bne.n	80041bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80041b8:	f000 f90c 	bl	80043d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80041bc:	4b55      	ldr	r3, [pc, #340]	; (8004314 <pvPortMalloc+0x174>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4013      	ands	r3, r2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	f040 808c 	bne.w	80042e2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01c      	beq.n	800420a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80041d0:	2208      	movs	r2, #8
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	4413      	add	r3, r2
 80041d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d013      	beq.n	800420a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f023 0307 	bic.w	r3, r3, #7
 80041e8:	3308      	adds	r3, #8
 80041ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f003 0307 	and.w	r3, r3, #7
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d009      	beq.n	800420a <pvPortMalloc+0x6a>
 80041f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fa:	f383 8811 	msr	BASEPRI, r3
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	f3bf 8f4f 	dsb	sy
 8004206:	617b      	str	r3, [r7, #20]
 8004208:	e7fe      	b.n	8004208 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d068      	beq.n	80042e2 <pvPortMalloc+0x142>
 8004210:	4b41      	ldr	r3, [pc, #260]	; (8004318 <pvPortMalloc+0x178>)
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	429a      	cmp	r2, r3
 8004218:	d863      	bhi.n	80042e2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800421a:	4b40      	ldr	r3, [pc, #256]	; (800431c <pvPortMalloc+0x17c>)
 800421c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800421e:	4b3f      	ldr	r3, [pc, #252]	; (800431c <pvPortMalloc+0x17c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004224:	e004      	b.n	8004230 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004228:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800422a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d203      	bcs.n	8004242 <pvPortMalloc+0xa2>
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1f1      	bne.n	8004226 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004242:	4b33      	ldr	r3, [pc, #204]	; (8004310 <pvPortMalloc+0x170>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004248:	429a      	cmp	r2, r3
 800424a:	d04a      	beq.n	80042e2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800424c:	6a3b      	ldr	r3, [r7, #32]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2208      	movs	r2, #8
 8004252:	4413      	add	r3, r2
 8004254:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	6a3b      	ldr	r3, [r7, #32]
 800425c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	1ad2      	subs	r2, r2, r3
 8004266:	2308      	movs	r3, #8
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	429a      	cmp	r2, r3
 800426c:	d91e      	bls.n	80042ac <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800426e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	4413      	add	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004276:	69bb      	ldr	r3, [r7, #24]
 8004278:	f003 0307 	and.w	r3, r3, #7
 800427c:	2b00      	cmp	r3, #0
 800427e:	d009      	beq.n	8004294 <pvPortMalloc+0xf4>
 8004280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	613b      	str	r3, [r7, #16]
 8004292:	e7fe      	b.n	8004292 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004296:	685a      	ldr	r2, [r3, #4]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	1ad2      	subs	r2, r2, r3
 800429c:	69bb      	ldr	r3, [r7, #24]
 800429e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80042a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80042a6:	69b8      	ldr	r0, [r7, #24]
 80042a8:	f000 f8f6 	bl	8004498 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80042ac:	4b1a      	ldr	r3, [pc, #104]	; (8004318 <pvPortMalloc+0x178>)
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b2:	685b      	ldr	r3, [r3, #4]
 80042b4:	1ad3      	subs	r3, r2, r3
 80042b6:	4a18      	ldr	r2, [pc, #96]	; (8004318 <pvPortMalloc+0x178>)
 80042b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80042ba:	4b17      	ldr	r3, [pc, #92]	; (8004318 <pvPortMalloc+0x178>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	4b18      	ldr	r3, [pc, #96]	; (8004320 <pvPortMalloc+0x180>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d203      	bcs.n	80042ce <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80042c6:	4b14      	ldr	r3, [pc, #80]	; (8004318 <pvPortMalloc+0x178>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a15      	ldr	r2, [pc, #84]	; (8004320 <pvPortMalloc+0x180>)
 80042cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	685a      	ldr	r2, [r3, #4]
 80042d2:	4b10      	ldr	r3, [pc, #64]	; (8004314 <pvPortMalloc+0x174>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	431a      	orrs	r2, r3
 80042d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80042dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042de:	2200      	movs	r2, #0
 80042e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80042e2:	f001 f84b 	bl	800537c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80042e6:	69fb      	ldr	r3, [r7, #28]
 80042e8:	f003 0307 	and.w	r3, r3, #7
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d009      	beq.n	8004304 <pvPortMalloc+0x164>
 80042f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f4:	f383 8811 	msr	BASEPRI, r3
 80042f8:	f3bf 8f6f 	isb	sy
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	60fb      	str	r3, [r7, #12]
 8004302:	e7fe      	b.n	8004302 <pvPortMalloc+0x162>
	return pvReturn;
 8004304:	69fb      	ldr	r3, [r7, #28]
}
 8004306:	4618      	mov	r0, r3
 8004308:	3728      	adds	r7, #40	; 0x28
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}
 800430e:	bf00      	nop
 8004310:	20008514 	.word	0x20008514
 8004314:	20008520 	.word	0x20008520
 8004318:	20008518 	.word	0x20008518
 800431c:	2000850c 	.word	0x2000850c
 8004320:	2000851c 	.word	0x2000851c

08004324 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b086      	sub	sp, #24
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d046      	beq.n	80043c4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004336:	2308      	movs	r3, #8
 8004338:	425b      	negs	r3, r3
 800433a:	697a      	ldr	r2, [r7, #20]
 800433c:	4413      	add	r3, r2
 800433e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	4b20      	ldr	r3, [pc, #128]	; (80043cc <vPortFree+0xa8>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4013      	ands	r3, r2
 800434e:	2b00      	cmp	r3, #0
 8004350:	d109      	bne.n	8004366 <vPortFree+0x42>
 8004352:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004356:	f383 8811 	msr	BASEPRI, r3
 800435a:	f3bf 8f6f 	isb	sy
 800435e:	f3bf 8f4f 	dsb	sy
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	e7fe      	b.n	8004364 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <vPortFree+0x5e>
 800436e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004372:	f383 8811 	msr	BASEPRI, r3
 8004376:	f3bf 8f6f 	isb	sy
 800437a:	f3bf 8f4f 	dsb	sy
 800437e:	60bb      	str	r3, [r7, #8]
 8004380:	e7fe      	b.n	8004380 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	685a      	ldr	r2, [r3, #4]
 8004386:	4b11      	ldr	r3, [pc, #68]	; (80043cc <vPortFree+0xa8>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4013      	ands	r3, r2
 800438c:	2b00      	cmp	r3, #0
 800438e:	d019      	beq.n	80043c4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d115      	bne.n	80043c4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <vPortFree+0xa8>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	43db      	mvns	r3, r3
 80043a2:	401a      	ands	r2, r3
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80043a8:	f000 ffda 	bl	8005360 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	685a      	ldr	r2, [r3, #4]
 80043b0:	4b07      	ldr	r3, [pc, #28]	; (80043d0 <vPortFree+0xac>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4413      	add	r3, r2
 80043b6:	4a06      	ldr	r2, [pc, #24]	; (80043d0 <vPortFree+0xac>)
 80043b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80043ba:	6938      	ldr	r0, [r7, #16]
 80043bc:	f000 f86c 	bl	8004498 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80043c0:	f000 ffdc 	bl	800537c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80043c4:	bf00      	nop
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20008520 	.word	0x20008520
 80043d0:	20008518 	.word	0x20008518

080043d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80043da:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 80043de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80043e0:	4b27      	ldr	r3, [pc, #156]	; (8004480 <prvHeapInit+0xac>)
 80043e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00c      	beq.n	8004408 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	3307      	adds	r3, #7
 80043f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f023 0307 	bic.w	r3, r3, #7
 80043fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	4a1f      	ldr	r2, [pc, #124]	; (8004480 <prvHeapInit+0xac>)
 8004404:	4413      	add	r3, r2
 8004406:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800440c:	4a1d      	ldr	r2, [pc, #116]	; (8004484 <prvHeapInit+0xb0>)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004412:	4b1c      	ldr	r3, [pc, #112]	; (8004484 <prvHeapInit+0xb0>)
 8004414:	2200      	movs	r2, #0
 8004416:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	4413      	add	r3, r2
 800441e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004420:	2208      	movs	r2, #8
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	1a9b      	subs	r3, r3, r2
 8004426:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0307 	bic.w	r3, r3, #7
 800442e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4a15      	ldr	r2, [pc, #84]	; (8004488 <prvHeapInit+0xb4>)
 8004434:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004436:	4b14      	ldr	r3, [pc, #80]	; (8004488 <prvHeapInit+0xb4>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2200      	movs	r2, #0
 800443c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800443e:	4b12      	ldr	r3, [pc, #72]	; (8004488 <prvHeapInit+0xb4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2200      	movs	r2, #0
 8004444:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	68fa      	ldr	r2, [r7, #12]
 800444e:	1ad2      	subs	r2, r2, r3
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004454:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <prvHeapInit+0xb4>)
 8004456:	681a      	ldr	r2, [r3, #0]
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a0a      	ldr	r2, [pc, #40]	; (800448c <prvHeapInit+0xb8>)
 8004462:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	4a09      	ldr	r2, [pc, #36]	; (8004490 <prvHeapInit+0xbc>)
 800446a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800446c:	4b09      	ldr	r3, [pc, #36]	; (8004494 <prvHeapInit+0xc0>)
 800446e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004472:	601a      	str	r2, [r3, #0]
}
 8004474:	bf00      	nop
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr
 8004480:	20000d0c 	.word	0x20000d0c
 8004484:	2000850c 	.word	0x2000850c
 8004488:	20008514 	.word	0x20008514
 800448c:	2000851c 	.word	0x2000851c
 8004490:	20008518 	.word	0x20008518
 8004494:	20008520 	.word	0x20008520

08004498 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80044a0:	4b28      	ldr	r3, [pc, #160]	; (8004544 <prvInsertBlockIntoFreeList+0xac>)
 80044a2:	60fb      	str	r3, [r7, #12]
 80044a4:	e002      	b.n	80044ac <prvInsertBlockIntoFreeList+0x14>
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60fb      	str	r3, [r7, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d3f7      	bcc.n	80044a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	68ba      	ldr	r2, [r7, #8]
 80044c0:	441a      	add	r2, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d108      	bne.n	80044da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	441a      	add	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	68ba      	ldr	r2, [r7, #8]
 80044e4:	441a      	add	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d118      	bne.n	8004520 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	4b15      	ldr	r3, [pc, #84]	; (8004548 <prvInsertBlockIntoFreeList+0xb0>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	429a      	cmp	r2, r3
 80044f8:	d00d      	beq.n	8004516 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685a      	ldr	r2, [r3, #4]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	441a      	add	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	e008      	b.n	8004528 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004516:	4b0c      	ldr	r3, [pc, #48]	; (8004548 <prvInsertBlockIntoFreeList+0xb0>)
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	601a      	str	r2, [r3, #0]
 800451e:	e003      	b.n	8004528 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	429a      	cmp	r2, r3
 800452e:	d002      	beq.n	8004536 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004536:	bf00      	nop
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	2000850c 	.word	0x2000850c
 8004548:	20008514 	.word	0x20008514

0800454c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
 8004554:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d109      	bne.n	8004574 <xQueueGenericReset+0x28>
 8004560:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004564:	f383 8811 	msr	BASEPRI, r3
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	f3bf 8f4f 	dsb	sy
 8004570:	60bb      	str	r3, [r7, #8]
 8004572:	e7fe      	b.n	8004572 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004574:	f7ff fcfa 	bl	8003f6c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004580:	68f9      	ldr	r1, [r7, #12]
 8004582:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004584:	fb01 f303 	mul.w	r3, r1, r3
 8004588:	441a      	add	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045a4:	3b01      	subs	r3, #1
 80045a6:	68f9      	ldr	r1, [r7, #12]
 80045a8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80045aa:	fb01 f303 	mul.w	r3, r1, r3
 80045ae:	441a      	add	r2, r3
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	22ff      	movs	r2, #255	; 0xff
 80045b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	22ff      	movs	r2, #255	; 0xff
 80045c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d114      	bne.n	80045f4 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d01a      	beq.n	8004608 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	3310      	adds	r3, #16
 80045d6:	4618      	mov	r0, r3
 80045d8:	f001 f8de 	bl	8005798 <xTaskRemoveFromEventList>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d012      	beq.n	8004608 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80045e2:	4b0d      	ldr	r3, [pc, #52]	; (8004618 <xQueueGenericReset+0xcc>)
 80045e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	f3bf 8f4f 	dsb	sy
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	e009      	b.n	8004608 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	3310      	adds	r3, #16
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff fadf 	bl	8003bbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	3324      	adds	r3, #36	; 0x24
 8004602:	4618      	mov	r0, r3
 8004604:	f7ff fada 	bl	8003bbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004608:	f7ff fcde 	bl	8003fc8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800460c:	2301      	movs	r3, #1
}
 800460e:	4618      	mov	r0, r3
 8004610:	3710      	adds	r7, #16
 8004612:	46bd      	mov	sp, r7
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	e000ed04 	.word	0xe000ed04

0800461c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800461c:	b580      	push	{r7, lr}
 800461e:	b08e      	sub	sp, #56	; 0x38
 8004620:	af02      	add	r7, sp, #8
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	607a      	str	r2, [r7, #4]
 8004628:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2b00      	cmp	r3, #0
 800462e:	d109      	bne.n	8004644 <xQueueGenericCreateStatic+0x28>
 8004630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004634:	f383 8811 	msr	BASEPRI, r3
 8004638:	f3bf 8f6f 	isb	sy
 800463c:	f3bf 8f4f 	dsb	sy
 8004640:	62bb      	str	r3, [r7, #40]	; 0x28
 8004642:	e7fe      	b.n	8004642 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d109      	bne.n	800465e <xQueueGenericCreateStatic+0x42>
 800464a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800464e:	f383 8811 	msr	BASEPRI, r3
 8004652:	f3bf 8f6f 	isb	sy
 8004656:	f3bf 8f4f 	dsb	sy
 800465a:	627b      	str	r3, [r7, #36]	; 0x24
 800465c:	e7fe      	b.n	800465c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <xQueueGenericCreateStatic+0x4e>
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <xQueueGenericCreateStatic+0x52>
 800466a:	2301      	movs	r3, #1
 800466c:	e000      	b.n	8004670 <xQueueGenericCreateStatic+0x54>
 800466e:	2300      	movs	r3, #0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d109      	bne.n	8004688 <xQueueGenericCreateStatic+0x6c>
 8004674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004678:	f383 8811 	msr	BASEPRI, r3
 800467c:	f3bf 8f6f 	isb	sy
 8004680:	f3bf 8f4f 	dsb	sy
 8004684:	623b      	str	r3, [r7, #32]
 8004686:	e7fe      	b.n	8004686 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d102      	bne.n	8004694 <xQueueGenericCreateStatic+0x78>
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <xQueueGenericCreateStatic+0x7c>
 8004694:	2301      	movs	r3, #1
 8004696:	e000      	b.n	800469a <xQueueGenericCreateStatic+0x7e>
 8004698:	2300      	movs	r3, #0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d109      	bne.n	80046b2 <xQueueGenericCreateStatic+0x96>
 800469e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a2:	f383 8811 	msr	BASEPRI, r3
 80046a6:	f3bf 8f6f 	isb	sy
 80046aa:	f3bf 8f4f 	dsb	sy
 80046ae:	61fb      	str	r3, [r7, #28]
 80046b0:	e7fe      	b.n	80046b0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80046b2:	2350      	movs	r3, #80	; 0x50
 80046b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	2b50      	cmp	r3, #80	; 0x50
 80046ba:	d009      	beq.n	80046d0 <xQueueGenericCreateStatic+0xb4>
 80046bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046c0:	f383 8811 	msr	BASEPRI, r3
 80046c4:	f3bf 8f6f 	isb	sy
 80046c8:	f3bf 8f4f 	dsb	sy
 80046cc:	61bb      	str	r3, [r7, #24]
 80046ce:	e7fe      	b.n	80046ce <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80046d0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80046d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00d      	beq.n	80046f8 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80046dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80046e4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80046e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	4613      	mov	r3, r2
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	68b9      	ldr	r1, [r7, #8]
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f805 	bl	8004702 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80046f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3730      	adds	r7, #48	; 0x30
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}

08004702 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004702:	b580      	push	{r7, lr}
 8004704:	b084      	sub	sp, #16
 8004706:	af00      	add	r7, sp, #0
 8004708:	60f8      	str	r0, [r7, #12]
 800470a:	60b9      	str	r1, [r7, #8]
 800470c:	607a      	str	r2, [r7, #4]
 800470e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d103      	bne.n	800471e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	601a      	str	r2, [r3, #0]
 800471c:	e002      	b.n	8004724 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	68ba      	ldr	r2, [r7, #8]
 800472e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004730:	2101      	movs	r1, #1
 8004732:	69b8      	ldr	r0, [r7, #24]
 8004734:	f7ff ff0a 	bl	800454c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004738:	69bb      	ldr	r3, [r7, #24]
 800473a:	78fa      	ldrb	r2, [r7, #3]
 800473c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004740:	bf00      	nop
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}

08004748 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b08e      	sub	sp, #56	; 0x38
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
 8004754:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004756:	2300      	movs	r3, #0
 8004758:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800475e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004760:	2b00      	cmp	r3, #0
 8004762:	d109      	bne.n	8004778 <xQueueGenericSend+0x30>
 8004764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004768:	f383 8811 	msr	BASEPRI, r3
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	f3bf 8f4f 	dsb	sy
 8004774:	62bb      	str	r3, [r7, #40]	; 0x28
 8004776:	e7fe      	b.n	8004776 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d103      	bne.n	8004786 <xQueueGenericSend+0x3e>
 800477e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <xQueueGenericSend+0x42>
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <xQueueGenericSend+0x44>
 800478a:	2300      	movs	r3, #0
 800478c:	2b00      	cmp	r3, #0
 800478e:	d109      	bne.n	80047a4 <xQueueGenericSend+0x5c>
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
 80047a2:	e7fe      	b.n	80047a2 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d103      	bne.n	80047b2 <xQueueGenericSend+0x6a>
 80047aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ae:	2b01      	cmp	r3, #1
 80047b0:	d101      	bne.n	80047b6 <xQueueGenericSend+0x6e>
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <xQueueGenericSend+0x70>
 80047b6:	2300      	movs	r3, #0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d109      	bne.n	80047d0 <xQueueGenericSend+0x88>
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	623b      	str	r3, [r7, #32]
 80047ce:	e7fe      	b.n	80047ce <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80047d0:	f001 f998 	bl	8005b04 <xTaskGetSchedulerState>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d102      	bne.n	80047e0 <xQueueGenericSend+0x98>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d101      	bne.n	80047e4 <xQueueGenericSend+0x9c>
 80047e0:	2301      	movs	r3, #1
 80047e2:	e000      	b.n	80047e6 <xQueueGenericSend+0x9e>
 80047e4:	2300      	movs	r3, #0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d109      	bne.n	80047fe <xQueueGenericSend+0xb6>
 80047ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ee:	f383 8811 	msr	BASEPRI, r3
 80047f2:	f3bf 8f6f 	isb	sy
 80047f6:	f3bf 8f4f 	dsb	sy
 80047fa:	61fb      	str	r3, [r7, #28]
 80047fc:	e7fe      	b.n	80047fc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80047fe:	f7ff fbb5 	bl	8003f6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800480a:	429a      	cmp	r2, r3
 800480c:	d302      	bcc.n	8004814 <xQueueGenericSend+0xcc>
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b02      	cmp	r3, #2
 8004812:	d129      	bne.n	8004868 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	68b9      	ldr	r1, [r7, #8]
 8004818:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800481a:	f000 f9ff 	bl	8004c1c <prvCopyDataToQueue>
 800481e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004820:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004824:	2b00      	cmp	r3, #0
 8004826:	d010      	beq.n	800484a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800482a:	3324      	adds	r3, #36	; 0x24
 800482c:	4618      	mov	r0, r3
 800482e:	f000 ffb3 	bl	8005798 <xTaskRemoveFromEventList>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d013      	beq.n	8004860 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004838:	4b3f      	ldr	r3, [pc, #252]	; (8004938 <xQueueGenericSend+0x1f0>)
 800483a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800483e:	601a      	str	r2, [r3, #0]
 8004840:	f3bf 8f4f 	dsb	sy
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	e00a      	b.n	8004860 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800484a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484c:	2b00      	cmp	r3, #0
 800484e:	d007      	beq.n	8004860 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004850:	4b39      	ldr	r3, [pc, #228]	; (8004938 <xQueueGenericSend+0x1f0>)
 8004852:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004856:	601a      	str	r2, [r3, #0]
 8004858:	f3bf 8f4f 	dsb	sy
 800485c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004860:	f7ff fbb2 	bl	8003fc8 <vPortExitCritical>
				return pdPASS;
 8004864:	2301      	movs	r3, #1
 8004866:	e063      	b.n	8004930 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d103      	bne.n	8004876 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800486e:	f7ff fbab 	bl	8003fc8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004872:	2300      	movs	r3, #0
 8004874:	e05c      	b.n	8004930 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004878:	2b00      	cmp	r3, #0
 800487a:	d106      	bne.n	800488a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800487c:	f107 0314 	add.w	r3, r7, #20
 8004880:	4618      	mov	r0, r3
 8004882:	f000 ffeb 	bl	800585c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004886:	2301      	movs	r3, #1
 8004888:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800488a:	f7ff fb9d 	bl	8003fc8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800488e:	f000 fd67 	bl	8005360 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004892:	f7ff fb6b 	bl	8003f6c <vPortEnterCritical>
 8004896:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004898:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800489c:	b25b      	sxtb	r3, r3
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d103      	bne.n	80048ac <xQueueGenericSend+0x164>
 80048a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048b2:	b25b      	sxtb	r3, r3
 80048b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048b8:	d103      	bne.n	80048c2 <xQueueGenericSend+0x17a>
 80048ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048bc:	2200      	movs	r2, #0
 80048be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048c2:	f7ff fb81 	bl	8003fc8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048c6:	1d3a      	adds	r2, r7, #4
 80048c8:	f107 0314 	add.w	r3, r7, #20
 80048cc:	4611      	mov	r1, r2
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 ffda 	bl	8005888 <xTaskCheckForTimeOut>
 80048d4:	4603      	mov	r3, r0
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d124      	bne.n	8004924 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80048da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048dc:	f000 fa96 	bl	8004e0c <prvIsQueueFull>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d018      	beq.n	8004918 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80048e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048e8:	3310      	adds	r3, #16
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	4611      	mov	r1, r2
 80048ee:	4618      	mov	r0, r3
 80048f0:	f000 ff04 	bl	80056fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80048f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80048f6:	f000 fa21 	bl	8004d3c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80048fa:	f000 fd3f 	bl	800537c <xTaskResumeAll>
 80048fe:	4603      	mov	r3, r0
 8004900:	2b00      	cmp	r3, #0
 8004902:	f47f af7c 	bne.w	80047fe <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004906:	4b0c      	ldr	r3, [pc, #48]	; (8004938 <xQueueGenericSend+0x1f0>)
 8004908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490c:	601a      	str	r2, [r3, #0]
 800490e:	f3bf 8f4f 	dsb	sy
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	e772      	b.n	80047fe <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800491a:	f000 fa0f 	bl	8004d3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800491e:	f000 fd2d 	bl	800537c <xTaskResumeAll>
 8004922:	e76c      	b.n	80047fe <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004924:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004926:	f000 fa09 	bl	8004d3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800492a:	f000 fd27 	bl	800537c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800492e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004930:	4618      	mov	r0, r3
 8004932:	3738      	adds	r7, #56	; 0x38
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	e000ed04 	.word	0xe000ed04

0800493c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08e      	sub	sp, #56	; 0x38
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800494e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004950:	2b00      	cmp	r3, #0
 8004952:	d109      	bne.n	8004968 <xQueueGenericSendFromISR+0x2c>
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	627b      	str	r3, [r7, #36]	; 0x24
 8004966:	e7fe      	b.n	8004966 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d103      	bne.n	8004976 <xQueueGenericSendFromISR+0x3a>
 800496e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <xQueueGenericSendFromISR+0x3e>
 8004976:	2301      	movs	r3, #1
 8004978:	e000      	b.n	800497c <xQueueGenericSendFromISR+0x40>
 800497a:	2300      	movs	r3, #0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d109      	bne.n	8004994 <xQueueGenericSendFromISR+0x58>
 8004980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004984:	f383 8811 	msr	BASEPRI, r3
 8004988:	f3bf 8f6f 	isb	sy
 800498c:	f3bf 8f4f 	dsb	sy
 8004990:	623b      	str	r3, [r7, #32]
 8004992:	e7fe      	b.n	8004992 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d103      	bne.n	80049a2 <xQueueGenericSendFromISR+0x66>
 800499a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800499c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d101      	bne.n	80049a6 <xQueueGenericSendFromISR+0x6a>
 80049a2:	2301      	movs	r3, #1
 80049a4:	e000      	b.n	80049a8 <xQueueGenericSendFromISR+0x6c>
 80049a6:	2300      	movs	r3, #0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d109      	bne.n	80049c0 <xQueueGenericSendFromISR+0x84>
 80049ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049b0:	f383 8811 	msr	BASEPRI, r3
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	f3bf 8f4f 	dsb	sy
 80049bc:	61fb      	str	r3, [r7, #28]
 80049be:	e7fe      	b.n	80049be <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80049c0:	f7ff fbb0 	bl	8004124 <vPortValidateInterruptPriority>
	__asm volatile
 80049c4:	f3ef 8211 	mrs	r2, BASEPRI
 80049c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049cc:	f383 8811 	msr	BASEPRI, r3
 80049d0:	f3bf 8f6f 	isb	sy
 80049d4:	f3bf 8f4f 	dsb	sy
 80049d8:	61ba      	str	r2, [r7, #24]
 80049da:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80049dc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80049de:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80049e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d302      	bcc.n	80049f2 <xQueueGenericSendFromISR+0xb6>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d12c      	bne.n	8004a4c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80049f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80049f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049fc:	683a      	ldr	r2, [r7, #0]
 80049fe:	68b9      	ldr	r1, [r7, #8]
 8004a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a02:	f000 f90b 	bl	8004c1c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004a06:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8004a0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a0e:	d112      	bne.n	8004a36 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d016      	beq.n	8004a46 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a1a:	3324      	adds	r3, #36	; 0x24
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f000 febb 	bl	8005798 <xTaskRemoveFromEventList>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d00e      	beq.n	8004a46 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00b      	beq.n	8004a46 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	e007      	b.n	8004a46 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004a36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	b25a      	sxtb	r2, r3
 8004a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8004a46:	2301      	movs	r3, #1
 8004a48:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8004a4a:	e001      	b.n	8004a50 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	637b      	str	r3, [r7, #52]	; 0x34
 8004a50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a52:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3738      	adds	r7, #56	; 0x38
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b08c      	sub	sp, #48	; 0x30
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <xQueueReceive+0x2e>
	__asm volatile
 8004a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a82:	f383 8811 	msr	BASEPRI, r3
 8004a86:	f3bf 8f6f 	isb	sy
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	623b      	str	r3, [r7, #32]
 8004a90:	e7fe      	b.n	8004a90 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d103      	bne.n	8004aa0 <xQueueReceive+0x3c>
 8004a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d101      	bne.n	8004aa4 <xQueueReceive+0x40>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e000      	b.n	8004aa6 <xQueueReceive+0x42>
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d109      	bne.n	8004abe <xQueueReceive+0x5a>
 8004aaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004aae:	f383 8811 	msr	BASEPRI, r3
 8004ab2:	f3bf 8f6f 	isb	sy
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	61fb      	str	r3, [r7, #28]
 8004abc:	e7fe      	b.n	8004abc <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004abe:	f001 f821 	bl	8005b04 <xTaskGetSchedulerState>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d102      	bne.n	8004ace <xQueueReceive+0x6a>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <xQueueReceive+0x6e>
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e000      	b.n	8004ad4 <xQueueReceive+0x70>
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d109      	bne.n	8004aec <xQueueReceive+0x88>
 8004ad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004adc:	f383 8811 	msr	BASEPRI, r3
 8004ae0:	f3bf 8f6f 	isb	sy
 8004ae4:	f3bf 8f4f 	dsb	sy
 8004ae8:	61bb      	str	r3, [r7, #24]
 8004aea:	e7fe      	b.n	8004aea <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004aec:	f7ff fa3e 	bl	8003f6c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d01f      	beq.n	8004b3c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004afc:	68b9      	ldr	r1, [r7, #8]
 8004afe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b00:	f000 f8f6 	bl	8004cf0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b06:	1e5a      	subs	r2, r3, #1
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00f      	beq.n	8004b34 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b16:	3310      	adds	r3, #16
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f000 fe3d 	bl	8005798 <xTaskRemoveFromEventList>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d007      	beq.n	8004b34 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004b24:	4b3c      	ldr	r3, [pc, #240]	; (8004c18 <xQueueReceive+0x1b4>)
 8004b26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	f3bf 8f4f 	dsb	sy
 8004b30:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004b34:	f7ff fa48 	bl	8003fc8 <vPortExitCritical>
				return pdPASS;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e069      	b.n	8004c10 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d103      	bne.n	8004b4a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004b42:	f7ff fa41 	bl	8003fc8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004b46:	2300      	movs	r3, #0
 8004b48:	e062      	b.n	8004c10 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d106      	bne.n	8004b5e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004b50:	f107 0310 	add.w	r3, r7, #16
 8004b54:	4618      	mov	r0, r3
 8004b56:	f000 fe81 	bl	800585c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b5e:	f7ff fa33 	bl	8003fc8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b62:	f000 fbfd 	bl	8005360 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b66:	f7ff fa01 	bl	8003f6c <vPortEnterCritical>
 8004b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b70:	b25b      	sxtb	r3, r3
 8004b72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b76:	d103      	bne.n	8004b80 <xQueueReceive+0x11c>
 8004b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b86:	b25b      	sxtb	r3, r3
 8004b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8c:	d103      	bne.n	8004b96 <xQueueReceive+0x132>
 8004b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004b96:	f7ff fa17 	bl	8003fc8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b9a:	1d3a      	adds	r2, r7, #4
 8004b9c:	f107 0310 	add.w	r3, r7, #16
 8004ba0:	4611      	mov	r1, r2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 fe70 	bl	8005888 <xTaskCheckForTimeOut>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d123      	bne.n	8004bf6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bb0:	f000 f916 	bl	8004de0 <prvIsQueueEmpty>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d017      	beq.n	8004bea <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bbc:	3324      	adds	r3, #36	; 0x24
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	4611      	mov	r1, r2
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f000 fd9a 	bl	80056fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004bc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bca:	f000 f8b7 	bl	8004d3c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004bce:	f000 fbd5 	bl	800537c <xTaskResumeAll>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d189      	bne.n	8004aec <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8004bd8:	4b0f      	ldr	r3, [pc, #60]	; (8004c18 <xQueueReceive+0x1b4>)
 8004bda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	f3bf 8f4f 	dsb	sy
 8004be4:	f3bf 8f6f 	isb	sy
 8004be8:	e780      	b.n	8004aec <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004bea:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bec:	f000 f8a6 	bl	8004d3c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004bf0:	f000 fbc4 	bl	800537c <xTaskResumeAll>
 8004bf4:	e77a      	b.n	8004aec <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004bf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bf8:	f000 f8a0 	bl	8004d3c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004bfc:	f000 fbbe 	bl	800537c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004c00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004c02:	f000 f8ed 	bl	8004de0 <prvIsQueueEmpty>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	f43f af6f 	beq.w	8004aec <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004c0e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	3730      	adds	r7, #48	; 0x30
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	e000ed04 	.word	0xe000ed04

08004c1c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c30:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d10d      	bne.n	8004c56 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d14d      	bne.n	8004cde <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 ff7a 	bl	8005b40 <xTaskPriorityDisinherit>
 8004c4c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2200      	movs	r2, #0
 8004c52:	609a      	str	r2, [r3, #8]
 8004c54:	e043      	b.n	8004cde <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d119      	bne.n	8004c90 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6858      	ldr	r0, [r3, #4]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c64:	461a      	mov	r2, r3
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	f003 fc95 	bl	8008596 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	685a      	ldr	r2, [r3, #4]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c74:	441a      	add	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	685a      	ldr	r2, [r3, #4]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	429a      	cmp	r2, r3
 8004c84:	d32b      	bcc.n	8004cde <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	605a      	str	r2, [r3, #4]
 8004c8e:	e026      	b.n	8004cde <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	68d8      	ldr	r0, [r3, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c98:	461a      	mov	r2, r3
 8004c9a:	68b9      	ldr	r1, [r7, #8]
 8004c9c:	f003 fc7b 	bl	8008596 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	68da      	ldr	r2, [r3, #12]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ca8:	425b      	negs	r3, r3
 8004caa:	441a      	add	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d207      	bcs.n	8004ccc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc4:	425b      	negs	r3, r3
 8004cc6:	441a      	add	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d105      	bne.n	8004cde <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d002      	beq.n	8004cde <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1c5a      	adds	r2, r3, #1
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ce6:	697b      	ldr	r3, [r7, #20]
}
 8004ce8:	4618      	mov	r0, r3
 8004cea:	3718      	adds	r7, #24
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d018      	beq.n	8004d34 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	68da      	ldr	r2, [r3, #12]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	441a      	add	r2, r3
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	68da      	ldr	r2, [r3, #12]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d303      	bcc.n	8004d24 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	68d9      	ldr	r1, [r3, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d2c:	461a      	mov	r2, r3
 8004d2e:	6838      	ldr	r0, [r7, #0]
 8004d30:	f003 fc31 	bl	8008596 <memcpy>
	}
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b084      	sub	sp, #16
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004d44:	f7ff f912 	bl	8003f6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d4e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d50:	e011      	b.n	8004d76 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d012      	beq.n	8004d80 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	3324      	adds	r3, #36	; 0x24
 8004d5e:	4618      	mov	r0, r3
 8004d60:	f000 fd1a 	bl	8005798 <xTaskRemoveFromEventList>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d001      	beq.n	8004d6e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004d6a:	f000 fded 	bl	8005948 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
 8004d70:	3b01      	subs	r3, #1
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	dce9      	bgt.n	8004d52 <prvUnlockQueue+0x16>
 8004d7e:	e000      	b.n	8004d82 <prvUnlockQueue+0x46>
					break;
 8004d80:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	22ff      	movs	r2, #255	; 0xff
 8004d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004d8a:	f7ff f91d 	bl	8003fc8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004d8e:	f7ff f8ed 	bl	8003f6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d98:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d9a:	e011      	b.n	8004dc0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d012      	beq.n	8004dca <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	3310      	adds	r3, #16
 8004da8:	4618      	mov	r0, r3
 8004daa:	f000 fcf5 	bl	8005798 <xTaskRemoveFromEventList>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d001      	beq.n	8004db8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004db4:	f000 fdc8 	bl	8005948 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004db8:	7bbb      	ldrb	r3, [r7, #14]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004dc0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	dce9      	bgt.n	8004d9c <prvUnlockQueue+0x60>
 8004dc8:	e000      	b.n	8004dcc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004dca:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	22ff      	movs	r2, #255	; 0xff
 8004dd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004dd4:	f7ff f8f8 	bl	8003fc8 <vPortExitCritical>
}
 8004dd8:	bf00      	nop
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004de8:	f7ff f8c0 	bl	8003f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d102      	bne.n	8004dfa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004df4:	2301      	movs	r3, #1
 8004df6:	60fb      	str	r3, [r7, #12]
 8004df8:	e001      	b.n	8004dfe <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004dfe:	f7ff f8e3 	bl	8003fc8 <vPortExitCritical>

	return xReturn;
 8004e02:	68fb      	ldr	r3, [r7, #12]
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3710      	adds	r7, #16
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bd80      	pop	{r7, pc}

08004e0c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e14:	f7ff f8aa 	bl	8003f6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e20:	429a      	cmp	r2, r3
 8004e22:	d102      	bne.n	8004e2a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004e24:	2301      	movs	r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
 8004e28:	e001      	b.n	8004e2e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004e2e:	f7ff f8cb 	bl	8003fc8 <vPortExitCritical>

	return xReturn;
 8004e32:	68fb      	ldr	r3, [r7, #12]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e3c:	b480      	push	{r7}
 8004e3e:	b085      	sub	sp, #20
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
 8004e44:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	e014      	b.n	8004e76 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004e4c:	4a0e      	ldr	r2, [pc, #56]	; (8004e88 <vQueueAddToRegistry+0x4c>)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d10b      	bne.n	8004e70 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004e58:	490b      	ldr	r1, [pc, #44]	; (8004e88 <vQueueAddToRegistry+0x4c>)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	683a      	ldr	r2, [r7, #0]
 8004e5e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004e62:	4a09      	ldr	r2, [pc, #36]	; (8004e88 <vQueueAddToRegistry+0x4c>)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	4413      	add	r3, r2
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004e6e:	e005      	b.n	8004e7c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3301      	adds	r3, #1
 8004e74:	60fb      	str	r3, [r7, #12]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b07      	cmp	r3, #7
 8004e7a:	d9e7      	bls.n	8004e4c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004e7c:	bf00      	nop
 8004e7e:	3714      	adds	r7, #20
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr
 8004e88:	2000a12c 	.word	0x2000a12c

08004e8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b086      	sub	sp, #24
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004e9c:	f7ff f866 	bl	8003f6c <vPortEnterCritical>
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ea6:	b25b      	sxtb	r3, r3
 8004ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eac:	d103      	bne.n	8004eb6 <vQueueWaitForMessageRestricted+0x2a>
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ebc:	b25b      	sxtb	r3, r3
 8004ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec2:	d103      	bne.n	8004ecc <vQueueWaitForMessageRestricted+0x40>
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ecc:	f7ff f87c 	bl	8003fc8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d106      	bne.n	8004ee6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	3324      	adds	r3, #36	; 0x24
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	68b9      	ldr	r1, [r7, #8]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 fc2f 	bl	8005744 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004ee6:	6978      	ldr	r0, [r7, #20]
 8004ee8:	f7ff ff28 	bl	8004d3c <prvUnlockQueue>
	}
 8004eec:	bf00      	nop
 8004eee:	3718      	adds	r7, #24
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08e      	sub	sp, #56	; 0x38
 8004ef8:	af04      	add	r7, sp, #16
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
 8004f00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004f02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d109      	bne.n	8004f1c <xTaskCreateStatic+0x28>
 8004f08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f0c:	f383 8811 	msr	BASEPRI, r3
 8004f10:	f3bf 8f6f 	isb	sy
 8004f14:	f3bf 8f4f 	dsb	sy
 8004f18:	623b      	str	r3, [r7, #32]
 8004f1a:	e7fe      	b.n	8004f1a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d109      	bne.n	8004f36 <xTaskCreateStatic+0x42>
 8004f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f26:	f383 8811 	msr	BASEPRI, r3
 8004f2a:	f3bf 8f6f 	isb	sy
 8004f2e:	f3bf 8f4f 	dsb	sy
 8004f32:	61fb      	str	r3, [r7, #28]
 8004f34:	e7fe      	b.n	8004f34 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f36:	235c      	movs	r3, #92	; 0x5c
 8004f38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2b5c      	cmp	r3, #92	; 0x5c
 8004f3e:	d009      	beq.n	8004f54 <xTaskCreateStatic+0x60>
 8004f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	61bb      	str	r3, [r7, #24]
 8004f52:	e7fe      	b.n	8004f52 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f54:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d01e      	beq.n	8004f9a <xTaskCreateStatic+0xa6>
 8004f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d01b      	beq.n	8004f9a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f6a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6e:	2202      	movs	r2, #2
 8004f70:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f74:	2300      	movs	r3, #0
 8004f76:	9303      	str	r3, [sp, #12]
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	9302      	str	r3, [sp, #8]
 8004f7c:	f107 0314 	add.w	r3, r7, #20
 8004f80:	9301      	str	r3, [sp, #4]
 8004f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	68b9      	ldr	r1, [r7, #8]
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f850 	bl	8005032 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f94:	f000 f8dc 	bl	8005150 <prvAddNewTaskToReadyList>
 8004f98:	e001      	b.n	8004f9e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f9e:	697b      	ldr	r3, [r7, #20]
	}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3728      	adds	r7, #40	; 0x28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08c      	sub	sp, #48	; 0x30
 8004fac:	af04      	add	r7, sp, #16
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	603b      	str	r3, [r7, #0]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fb8:	88fb      	ldrh	r3, [r7, #6]
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff f8ef 	bl	80041a0 <pvPortMalloc>
 8004fc2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d00e      	beq.n	8004fe8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fca:	205c      	movs	r0, #92	; 0x5c
 8004fcc:	f7ff f8e8 	bl	80041a0 <pvPortMalloc>
 8004fd0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d003      	beq.n	8004fe0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	631a      	str	r2, [r3, #48]	; 0x30
 8004fde:	e005      	b.n	8004fec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fe0:	6978      	ldr	r0, [r7, #20]
 8004fe2:	f7ff f99f 	bl	8004324 <vPortFree>
 8004fe6:	e001      	b.n	8004fec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d017      	beq.n	8005022 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ffa:	88fa      	ldrh	r2, [r7, #6]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	9303      	str	r3, [sp, #12]
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	9302      	str	r3, [sp, #8]
 8005004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005006:	9301      	str	r3, [sp, #4]
 8005008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800500a:	9300      	str	r3, [sp, #0]
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	68b9      	ldr	r1, [r7, #8]
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f000 f80e 	bl	8005032 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005016:	69f8      	ldr	r0, [r7, #28]
 8005018:	f000 f89a 	bl	8005150 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800501c:	2301      	movs	r3, #1
 800501e:	61bb      	str	r3, [r7, #24]
 8005020:	e002      	b.n	8005028 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005022:	f04f 33ff 	mov.w	r3, #4294967295
 8005026:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005028:	69bb      	ldr	r3, [r7, #24]
	}
 800502a:	4618      	mov	r0, r3
 800502c:	3720      	adds	r7, #32
 800502e:	46bd      	mov	sp, r7
 8005030:	bd80      	pop	{r7, pc}

08005032 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005032:	b580      	push	{r7, lr}
 8005034:	b088      	sub	sp, #32
 8005036:	af00      	add	r7, sp, #0
 8005038:	60f8      	str	r0, [r7, #12]
 800503a:	60b9      	str	r1, [r7, #8]
 800503c:	607a      	str	r2, [r7, #4]
 800503e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005040:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005042:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	461a      	mov	r2, r3
 800504a:	21a5      	movs	r1, #165	; 0xa5
 800504c:	f003 faae 	bl	80085ac <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005050:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005052:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800505a:	3b01      	subs	r3, #1
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4413      	add	r3, r2
 8005060:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	f023 0307 	bic.w	r3, r3, #7
 8005068:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	f003 0307 	and.w	r3, r3, #7
 8005070:	2b00      	cmp	r3, #0
 8005072:	d009      	beq.n	8005088 <prvInitialiseNewTask+0x56>
 8005074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005078:	f383 8811 	msr	BASEPRI, r3
 800507c:	f3bf 8f6f 	isb	sy
 8005080:	f3bf 8f4f 	dsb	sy
 8005084:	617b      	str	r3, [r7, #20]
 8005086:	e7fe      	b.n	8005086 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d01f      	beq.n	80050ce <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800508e:	2300      	movs	r3, #0
 8005090:	61fb      	str	r3, [r7, #28]
 8005092:	e012      	b.n	80050ba <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005094:	68ba      	ldr	r2, [r7, #8]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	4413      	add	r3, r2
 800509a:	7819      	ldrb	r1, [r3, #0]
 800509c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800509e:	69fb      	ldr	r3, [r7, #28]
 80050a0:	4413      	add	r3, r2
 80050a2:	3334      	adds	r3, #52	; 0x34
 80050a4:	460a      	mov	r2, r1
 80050a6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050a8:	68ba      	ldr	r2, [r7, #8]
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d006      	beq.n	80050c2 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	3301      	adds	r3, #1
 80050b8:	61fb      	str	r3, [r7, #28]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	2b0f      	cmp	r3, #15
 80050be:	d9e9      	bls.n	8005094 <prvInitialiseNewTask+0x62>
 80050c0:	e000      	b.n	80050c4 <prvInitialiseNewTask+0x92>
			{
				break;
 80050c2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80050cc:	e003      	b.n	80050d6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050d8:	2b37      	cmp	r3, #55	; 0x37
 80050da:	d901      	bls.n	80050e0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050dc:	2337      	movs	r3, #55	; 0x37
 80050de:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050e4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050ea:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80050ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ee:	2200      	movs	r2, #0
 80050f0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f4:	3304      	adds	r3, #4
 80050f6:	4618      	mov	r0, r3
 80050f8:	f7fe fd80 	bl	8003bfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fe:	3318      	adds	r3, #24
 8005100:	4618      	mov	r0, r3
 8005102:	f7fe fd7b 	bl	8003bfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800510a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800510c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800510e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005114:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800511a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	2200      	movs	r2, #0
 8005120:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005124:	2200      	movs	r2, #0
 8005126:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800512a:	683a      	ldr	r2, [r7, #0]
 800512c:	68f9      	ldr	r1, [r7, #12]
 800512e:	69b8      	ldr	r0, [r7, #24]
 8005130:	f7fe fdf8 	bl	8003d24 <pxPortInitialiseStack>
 8005134:	4602      	mov	r2, r0
 8005136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005138:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800513a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005142:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005144:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005146:	bf00      	nop
 8005148:	3720      	adds	r7, #32
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005158:	f7fe ff08 	bl	8003f6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800515c:	4b2d      	ldr	r3, [pc, #180]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3301      	adds	r3, #1
 8005162:	4a2c      	ldr	r2, [pc, #176]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 8005164:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005166:	4b2c      	ldr	r3, [pc, #176]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d109      	bne.n	8005182 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800516e:	4a2a      	ldr	r2, [pc, #168]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005174:	4b27      	ldr	r3, [pc, #156]	; (8005214 <prvAddNewTaskToReadyList+0xc4>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d110      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800517c:	f000 fc08 	bl	8005990 <prvInitialiseTaskLists>
 8005180:	e00d      	b.n	800519e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005182:	4b26      	ldr	r3, [pc, #152]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800518a:	4b23      	ldr	r3, [pc, #140]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005194:	429a      	cmp	r2, r3
 8005196:	d802      	bhi.n	800519e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005198:	4a1f      	ldr	r2, [pc, #124]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800519e:	4b20      	ldr	r3, [pc, #128]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	3301      	adds	r3, #1
 80051a4:	4a1e      	ldr	r2, [pc, #120]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80051a8:	4b1d      	ldr	r3, [pc, #116]	; (8005220 <prvAddNewTaskToReadyList+0xd0>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051b4:	4b1b      	ldr	r3, [pc, #108]	; (8005224 <prvAddNewTaskToReadyList+0xd4>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d903      	bls.n	80051c4 <prvAddNewTaskToReadyList+0x74>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	4a18      	ldr	r2, [pc, #96]	; (8005224 <prvAddNewTaskToReadyList+0xd4>)
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051c8:	4613      	mov	r3, r2
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4a15      	ldr	r2, [pc, #84]	; (8005228 <prvAddNewTaskToReadyList+0xd8>)
 80051d2:	441a      	add	r2, r3
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3304      	adds	r3, #4
 80051d8:	4619      	mov	r1, r3
 80051da:	4610      	mov	r0, r2
 80051dc:	f7fe fd1b 	bl	8003c16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051e0:	f7fe fef2 	bl	8003fc8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80051e4:	4b0d      	ldr	r3, [pc, #52]	; (800521c <prvAddNewTaskToReadyList+0xcc>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d00e      	beq.n	800520a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80051ec:	4b0a      	ldr	r3, [pc, #40]	; (8005218 <prvAddNewTaskToReadyList+0xc8>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f6:	429a      	cmp	r2, r3
 80051f8:	d207      	bcs.n	800520a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80051fa:	4b0c      	ldr	r3, [pc, #48]	; (800522c <prvAddNewTaskToReadyList+0xdc>)
 80051fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005200:	601a      	str	r2, [r3, #0]
 8005202:	f3bf 8f4f 	dsb	sy
 8005206:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800520a:	bf00      	nop
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	200089f8 	.word	0x200089f8
 8005218:	20008524 	.word	0x20008524
 800521c:	20008a04 	.word	0x20008a04
 8005220:	20008a14 	.word	0x20008a14
 8005224:	20008a00 	.word	0x20008a00
 8005228:	20008528 	.word	0x20008528
 800522c:	e000ed04 	.word	0xe000ed04

08005230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005230:	b580      	push	{r7, lr}
 8005232:	b084      	sub	sp, #16
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005238:	2300      	movs	r3, #0
 800523a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d016      	beq.n	8005270 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005242:	4b13      	ldr	r3, [pc, #76]	; (8005290 <vTaskDelay+0x60>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d009      	beq.n	800525e <vTaskDelay+0x2e>
 800524a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	60bb      	str	r3, [r7, #8]
 800525c:	e7fe      	b.n	800525c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800525e:	f000 f87f 	bl	8005360 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005262:	2100      	movs	r1, #0
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 fcd7 	bl	8005c18 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800526a:	f000 f887 	bl	800537c <xTaskResumeAll>
 800526e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d107      	bne.n	8005286 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005276:	4b07      	ldr	r3, [pc, #28]	; (8005294 <vTaskDelay+0x64>)
 8005278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800527c:	601a      	str	r2, [r3, #0]
 800527e:	f3bf 8f4f 	dsb	sy
 8005282:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005286:	bf00      	nop
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
 800528e:	bf00      	nop
 8005290:	20008a20 	.word	0x20008a20
 8005294:	e000ed04 	.word	0xe000ed04

08005298 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b08a      	sub	sp, #40	; 0x28
 800529c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800529e:	2300      	movs	r3, #0
 80052a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052a2:	2300      	movs	r3, #0
 80052a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052a6:	463a      	mov	r2, r7
 80052a8:	1d39      	adds	r1, r7, #4
 80052aa:	f107 0308 	add.w	r3, r7, #8
 80052ae:	4618      	mov	r0, r3
 80052b0:	f7fe fc50 	bl	8003b54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052b4:	6839      	ldr	r1, [r7, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	68ba      	ldr	r2, [r7, #8]
 80052ba:	9202      	str	r2, [sp, #8]
 80052bc:	9301      	str	r3, [sp, #4]
 80052be:	2300      	movs	r3, #0
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	2300      	movs	r3, #0
 80052c4:	460a      	mov	r2, r1
 80052c6:	4920      	ldr	r1, [pc, #128]	; (8005348 <vTaskStartScheduler+0xb0>)
 80052c8:	4820      	ldr	r0, [pc, #128]	; (800534c <vTaskStartScheduler+0xb4>)
 80052ca:	f7ff fe13 	bl	8004ef4 <xTaskCreateStatic>
 80052ce:	4602      	mov	r2, r0
 80052d0:	4b1f      	ldr	r3, [pc, #124]	; (8005350 <vTaskStartScheduler+0xb8>)
 80052d2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052d4:	4b1e      	ldr	r3, [pc, #120]	; (8005350 <vTaskStartScheduler+0xb8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d002      	beq.n	80052e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052dc:	2301      	movs	r3, #1
 80052de:	617b      	str	r3, [r7, #20]
 80052e0:	e001      	b.n	80052e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80052e2:	2300      	movs	r3, #0
 80052e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d102      	bne.n	80052f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80052ec:	f000 fce8 	bl	8005cc0 <xTimerCreateTimerTask>
 80052f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80052f2:	697b      	ldr	r3, [r7, #20]
 80052f4:	2b01      	cmp	r3, #1
 80052f6:	d115      	bne.n	8005324 <vTaskStartScheduler+0x8c>
 80052f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800530a:	4b12      	ldr	r3, [pc, #72]	; (8005354 <vTaskStartScheduler+0xbc>)
 800530c:	f04f 32ff 	mov.w	r2, #4294967295
 8005310:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005312:	4b11      	ldr	r3, [pc, #68]	; (8005358 <vTaskStartScheduler+0xc0>)
 8005314:	2201      	movs	r2, #1
 8005316:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005318:	4b10      	ldr	r3, [pc, #64]	; (800535c <vTaskStartScheduler+0xc4>)
 800531a:	2200      	movs	r2, #0
 800531c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800531e:	f7fe fd87 	bl	8003e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005322:	e00d      	b.n	8005340 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532a:	d109      	bne.n	8005340 <vTaskStartScheduler+0xa8>
 800532c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	60fb      	str	r3, [r7, #12]
 800533e:	e7fe      	b.n	800533e <vTaskStartScheduler+0xa6>
}
 8005340:	bf00      	nop
 8005342:	3718      	adds	r7, #24
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	08009fdc 	.word	0x08009fdc
 800534c:	08005961 	.word	0x08005961
 8005350:	20008a1c 	.word	0x20008a1c
 8005354:	20008a18 	.word	0x20008a18
 8005358:	20008a04 	.word	0x20008a04
 800535c:	200089fc 	.word	0x200089fc

08005360 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005364:	4b04      	ldr	r3, [pc, #16]	; (8005378 <vTaskSuspendAll+0x18>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	4a03      	ldr	r2, [pc, #12]	; (8005378 <vTaskSuspendAll+0x18>)
 800536c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800536e:	bf00      	nop
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr
 8005378:	20008a20 	.word	0x20008a20

0800537c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005382:	2300      	movs	r3, #0
 8005384:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005386:	2300      	movs	r3, #0
 8005388:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800538a:	4b41      	ldr	r3, [pc, #260]	; (8005490 <xTaskResumeAll+0x114>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d109      	bne.n	80053a6 <xTaskResumeAll+0x2a>
 8005392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005396:	f383 8811 	msr	BASEPRI, r3
 800539a:	f3bf 8f6f 	isb	sy
 800539e:	f3bf 8f4f 	dsb	sy
 80053a2:	603b      	str	r3, [r7, #0]
 80053a4:	e7fe      	b.n	80053a4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053a6:	f7fe fde1 	bl	8003f6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053aa:	4b39      	ldr	r3, [pc, #228]	; (8005490 <xTaskResumeAll+0x114>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3b01      	subs	r3, #1
 80053b0:	4a37      	ldr	r2, [pc, #220]	; (8005490 <xTaskResumeAll+0x114>)
 80053b2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053b4:	4b36      	ldr	r3, [pc, #216]	; (8005490 <xTaskResumeAll+0x114>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d162      	bne.n	8005482 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053bc:	4b35      	ldr	r3, [pc, #212]	; (8005494 <xTaskResumeAll+0x118>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d05e      	beq.n	8005482 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053c4:	e02f      	b.n	8005426 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053c6:	4b34      	ldr	r3, [pc, #208]	; (8005498 <xTaskResumeAll+0x11c>)
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	68db      	ldr	r3, [r3, #12]
 80053cc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3318      	adds	r3, #24
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fe fc7c 	bl	8003cd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3304      	adds	r3, #4
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fe fc77 	bl	8003cd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053e6:	4b2d      	ldr	r3, [pc, #180]	; (800549c <xTaskResumeAll+0x120>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d903      	bls.n	80053f6 <xTaskResumeAll+0x7a>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f2:	4a2a      	ldr	r2, [pc, #168]	; (800549c <xTaskResumeAll+0x120>)
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053fa:	4613      	mov	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	4413      	add	r3, r2
 8005400:	009b      	lsls	r3, r3, #2
 8005402:	4a27      	ldr	r2, [pc, #156]	; (80054a0 <xTaskResumeAll+0x124>)
 8005404:	441a      	add	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	3304      	adds	r3, #4
 800540a:	4619      	mov	r1, r3
 800540c:	4610      	mov	r0, r2
 800540e:	f7fe fc02 	bl	8003c16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005416:	4b23      	ldr	r3, [pc, #140]	; (80054a4 <xTaskResumeAll+0x128>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	429a      	cmp	r2, r3
 800541e:	d302      	bcc.n	8005426 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005420:	4b21      	ldr	r3, [pc, #132]	; (80054a8 <xTaskResumeAll+0x12c>)
 8005422:	2201      	movs	r2, #1
 8005424:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005426:	4b1c      	ldr	r3, [pc, #112]	; (8005498 <xTaskResumeAll+0x11c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d1cb      	bne.n	80053c6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005434:	f000 fb46 	bl	8005ac4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005438:	4b1c      	ldr	r3, [pc, #112]	; (80054ac <xTaskResumeAll+0x130>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d010      	beq.n	8005466 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005444:	f000 f846 	bl	80054d4 <xTaskIncrementTick>
 8005448:	4603      	mov	r3, r0
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800544e:	4b16      	ldr	r3, [pc, #88]	; (80054a8 <xTaskResumeAll+0x12c>)
 8005450:	2201      	movs	r2, #1
 8005452:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	3b01      	subs	r3, #1
 8005458:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1f1      	bne.n	8005444 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005460:	4b12      	ldr	r3, [pc, #72]	; (80054ac <xTaskResumeAll+0x130>)
 8005462:	2200      	movs	r2, #0
 8005464:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005466:	4b10      	ldr	r3, [pc, #64]	; (80054a8 <xTaskResumeAll+0x12c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d009      	beq.n	8005482 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800546e:	2301      	movs	r3, #1
 8005470:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005472:	4b0f      	ldr	r3, [pc, #60]	; (80054b0 <xTaskResumeAll+0x134>)
 8005474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005482:	f7fe fda1 	bl	8003fc8 <vPortExitCritical>

	return xAlreadyYielded;
 8005486:	68bb      	ldr	r3, [r7, #8]
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	bd80      	pop	{r7, pc}
 8005490:	20008a20 	.word	0x20008a20
 8005494:	200089f8 	.word	0x200089f8
 8005498:	200089b8 	.word	0x200089b8
 800549c:	20008a00 	.word	0x20008a00
 80054a0:	20008528 	.word	0x20008528
 80054a4:	20008524 	.word	0x20008524
 80054a8:	20008a0c 	.word	0x20008a0c
 80054ac:	20008a08 	.word	0x20008a08
 80054b0:	e000ed04 	.word	0xe000ed04

080054b4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80054ba:	4b05      	ldr	r3, [pc, #20]	; (80054d0 <xTaskGetTickCount+0x1c>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80054c0:	687b      	ldr	r3, [r7, #4]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	370c      	adds	r7, #12
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
 80054ce:	bf00      	nop
 80054d0:	200089fc 	.word	0x200089fc

080054d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b086      	sub	sp, #24
 80054d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054da:	2300      	movs	r3, #0
 80054dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054de:	4b4e      	ldr	r3, [pc, #312]	; (8005618 <xTaskIncrementTick+0x144>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f040 8088 	bne.w	80055f8 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054e8:	4b4c      	ldr	r3, [pc, #304]	; (800561c <xTaskIncrementTick+0x148>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	3301      	adds	r3, #1
 80054ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80054f0:	4a4a      	ldr	r2, [pc, #296]	; (800561c <xTaskIncrementTick+0x148>)
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d11f      	bne.n	800553c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80054fc:	4b48      	ldr	r3, [pc, #288]	; (8005620 <xTaskIncrementTick+0x14c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d009      	beq.n	800551a <xTaskIncrementTick+0x46>
 8005506:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550a:	f383 8811 	msr	BASEPRI, r3
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f3bf 8f4f 	dsb	sy
 8005516:	603b      	str	r3, [r7, #0]
 8005518:	e7fe      	b.n	8005518 <xTaskIncrementTick+0x44>
 800551a:	4b41      	ldr	r3, [pc, #260]	; (8005620 <xTaskIncrementTick+0x14c>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	60fb      	str	r3, [r7, #12]
 8005520:	4b40      	ldr	r3, [pc, #256]	; (8005624 <xTaskIncrementTick+0x150>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a3e      	ldr	r2, [pc, #248]	; (8005620 <xTaskIncrementTick+0x14c>)
 8005526:	6013      	str	r3, [r2, #0]
 8005528:	4a3e      	ldr	r2, [pc, #248]	; (8005624 <xTaskIncrementTick+0x150>)
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6013      	str	r3, [r2, #0]
 800552e:	4b3e      	ldr	r3, [pc, #248]	; (8005628 <xTaskIncrementTick+0x154>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3301      	adds	r3, #1
 8005534:	4a3c      	ldr	r2, [pc, #240]	; (8005628 <xTaskIncrementTick+0x154>)
 8005536:	6013      	str	r3, [r2, #0]
 8005538:	f000 fac4 	bl	8005ac4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800553c:	4b3b      	ldr	r3, [pc, #236]	; (800562c <xTaskIncrementTick+0x158>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	693a      	ldr	r2, [r7, #16]
 8005542:	429a      	cmp	r2, r3
 8005544:	d349      	bcc.n	80055da <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005546:	4b36      	ldr	r3, [pc, #216]	; (8005620 <xTaskIncrementTick+0x14c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d104      	bne.n	800555a <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005550:	4b36      	ldr	r3, [pc, #216]	; (800562c <xTaskIncrementTick+0x158>)
 8005552:	f04f 32ff 	mov.w	r2, #4294967295
 8005556:	601a      	str	r2, [r3, #0]
					break;
 8005558:	e03f      	b.n	80055da <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800555a:	4b31      	ldr	r3, [pc, #196]	; (8005620 <xTaskIncrementTick+0x14c>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	685b      	ldr	r3, [r3, #4]
 8005568:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800556a:	693a      	ldr	r2, [r7, #16]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	429a      	cmp	r2, r3
 8005570:	d203      	bcs.n	800557a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005572:	4a2e      	ldr	r2, [pc, #184]	; (800562c <xTaskIncrementTick+0x158>)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005578:	e02f      	b.n	80055da <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	3304      	adds	r3, #4
 800557e:	4618      	mov	r0, r3
 8005580:	f7fe fba6 	bl	8003cd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	2b00      	cmp	r3, #0
 800558a:	d004      	beq.n	8005596 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800558c:	68bb      	ldr	r3, [r7, #8]
 800558e:	3318      	adds	r3, #24
 8005590:	4618      	mov	r0, r3
 8005592:	f7fe fb9d 	bl	8003cd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800559a:	4b25      	ldr	r3, [pc, #148]	; (8005630 <xTaskIncrementTick+0x15c>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d903      	bls.n	80055aa <xTaskIncrementTick+0xd6>
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a6:	4a22      	ldr	r2, [pc, #136]	; (8005630 <xTaskIncrementTick+0x15c>)
 80055a8:	6013      	str	r3, [r2, #0]
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ae:	4613      	mov	r3, r2
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	4413      	add	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4a1f      	ldr	r2, [pc, #124]	; (8005634 <xTaskIncrementTick+0x160>)
 80055b8:	441a      	add	r2, r3
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	3304      	adds	r3, #4
 80055be:	4619      	mov	r1, r3
 80055c0:	4610      	mov	r0, r2
 80055c2:	f7fe fb28 	bl	8003c16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055ca:	4b1b      	ldr	r3, [pc, #108]	; (8005638 <xTaskIncrementTick+0x164>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d3b8      	bcc.n	8005546 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80055d4:	2301      	movs	r3, #1
 80055d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055d8:	e7b5      	b.n	8005546 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055da:	4b17      	ldr	r3, [pc, #92]	; (8005638 <xTaskIncrementTick+0x164>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80055e0:	4914      	ldr	r1, [pc, #80]	; (8005634 <xTaskIncrementTick+0x160>)
 80055e2:	4613      	mov	r3, r2
 80055e4:	009b      	lsls	r3, r3, #2
 80055e6:	4413      	add	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	440b      	add	r3, r1
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	2b01      	cmp	r3, #1
 80055f0:	d907      	bls.n	8005602 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 80055f2:	2301      	movs	r3, #1
 80055f4:	617b      	str	r3, [r7, #20]
 80055f6:	e004      	b.n	8005602 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80055f8:	4b10      	ldr	r3, [pc, #64]	; (800563c <xTaskIncrementTick+0x168>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3301      	adds	r3, #1
 80055fe:	4a0f      	ldr	r2, [pc, #60]	; (800563c <xTaskIncrementTick+0x168>)
 8005600:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005602:	4b0f      	ldr	r3, [pc, #60]	; (8005640 <xTaskIncrementTick+0x16c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800560a:	2301      	movs	r3, #1
 800560c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800560e:	697b      	ldr	r3, [r7, #20]
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	20008a20 	.word	0x20008a20
 800561c:	200089fc 	.word	0x200089fc
 8005620:	200089b0 	.word	0x200089b0
 8005624:	200089b4 	.word	0x200089b4
 8005628:	20008a10 	.word	0x20008a10
 800562c:	20008a18 	.word	0x20008a18
 8005630:	20008a00 	.word	0x20008a00
 8005634:	20008528 	.word	0x20008528
 8005638:	20008524 	.word	0x20008524
 800563c:	20008a08 	.word	0x20008a08
 8005640:	20008a0c 	.word	0x20008a0c

08005644 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005644:	b480      	push	{r7}
 8005646:	b085      	sub	sp, #20
 8005648:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800564a:	4b27      	ldr	r3, [pc, #156]	; (80056e8 <vTaskSwitchContext+0xa4>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d003      	beq.n	800565a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005652:	4b26      	ldr	r3, [pc, #152]	; (80056ec <vTaskSwitchContext+0xa8>)
 8005654:	2201      	movs	r2, #1
 8005656:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005658:	e040      	b.n	80056dc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800565a:	4b24      	ldr	r3, [pc, #144]	; (80056ec <vTaskSwitchContext+0xa8>)
 800565c:	2200      	movs	r2, #0
 800565e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005660:	4b23      	ldr	r3, [pc, #140]	; (80056f0 <vTaskSwitchContext+0xac>)
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60fb      	str	r3, [r7, #12]
 8005666:	e00f      	b.n	8005688 <vTaskSwitchContext+0x44>
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d109      	bne.n	8005682 <vTaskSwitchContext+0x3e>
 800566e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	607b      	str	r3, [r7, #4]
 8005680:	e7fe      	b.n	8005680 <vTaskSwitchContext+0x3c>
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	3b01      	subs	r3, #1
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	491a      	ldr	r1, [pc, #104]	; (80056f4 <vTaskSwitchContext+0xb0>)
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	4613      	mov	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0e5      	beq.n	8005668 <vTaskSwitchContext+0x24>
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	4613      	mov	r3, r2
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4a13      	ldr	r2, [pc, #76]	; (80056f4 <vTaskSwitchContext+0xb0>)
 80056a8:	4413      	add	r3, r2
 80056aa:	60bb      	str	r3, [r7, #8]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	605a      	str	r2, [r3, #4]
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	685a      	ldr	r2, [r3, #4]
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	3308      	adds	r3, #8
 80056be:	429a      	cmp	r2, r3
 80056c0:	d104      	bne.n	80056cc <vTaskSwitchContext+0x88>
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	685a      	ldr	r2, [r3, #4]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	605a      	str	r2, [r3, #4]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	4a09      	ldr	r2, [pc, #36]	; (80056f8 <vTaskSwitchContext+0xb4>)
 80056d4:	6013      	str	r3, [r2, #0]
 80056d6:	4a06      	ldr	r2, [pc, #24]	; (80056f0 <vTaskSwitchContext+0xac>)
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6013      	str	r3, [r2, #0]
}
 80056dc:	bf00      	nop
 80056de:	3714      	adds	r7, #20
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr
 80056e8:	20008a20 	.word	0x20008a20
 80056ec:	20008a0c 	.word	0x20008a0c
 80056f0:	20008a00 	.word	0x20008a00
 80056f4:	20008528 	.word	0x20008528
 80056f8:	20008524 	.word	0x20008524

080056fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d109      	bne.n	8005720 <vTaskPlaceOnEventList+0x24>
 800570c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005710:	f383 8811 	msr	BASEPRI, r3
 8005714:	f3bf 8f6f 	isb	sy
 8005718:	f3bf 8f4f 	dsb	sy
 800571c:	60fb      	str	r3, [r7, #12]
 800571e:	e7fe      	b.n	800571e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005720:	4b07      	ldr	r3, [pc, #28]	; (8005740 <vTaskPlaceOnEventList+0x44>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3318      	adds	r3, #24
 8005726:	4619      	mov	r1, r3
 8005728:	6878      	ldr	r0, [r7, #4]
 800572a:	f7fe fa98 	bl	8003c5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800572e:	2101      	movs	r1, #1
 8005730:	6838      	ldr	r0, [r7, #0]
 8005732:	f000 fa71 	bl	8005c18 <prvAddCurrentTaskToDelayedList>
}
 8005736:	bf00      	nop
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	20008524 	.word	0x20008524

08005744 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005744:	b580      	push	{r7, lr}
 8005746:	b086      	sub	sp, #24
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d109      	bne.n	800576a <vTaskPlaceOnEventListRestricted+0x26>
 8005756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800575a:	f383 8811 	msr	BASEPRI, r3
 800575e:	f3bf 8f6f 	isb	sy
 8005762:	f3bf 8f4f 	dsb	sy
 8005766:	617b      	str	r3, [r7, #20]
 8005768:	e7fe      	b.n	8005768 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800576a:	4b0a      	ldr	r3, [pc, #40]	; (8005794 <vTaskPlaceOnEventListRestricted+0x50>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	3318      	adds	r3, #24
 8005770:	4619      	mov	r1, r3
 8005772:	68f8      	ldr	r0, [r7, #12]
 8005774:	f7fe fa4f 	bl	8003c16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d002      	beq.n	8005784 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800577e:	f04f 33ff 	mov.w	r3, #4294967295
 8005782:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005784:	6879      	ldr	r1, [r7, #4]
 8005786:	68b8      	ldr	r0, [r7, #8]
 8005788:	f000 fa46 	bl	8005c18 <prvAddCurrentTaskToDelayedList>
	}
 800578c:	bf00      	nop
 800578e:	3718      	adds	r7, #24
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	20008524 	.word	0x20008524

08005798 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	68db      	ldr	r3, [r3, #12]
 80057a4:	68db      	ldr	r3, [r3, #12]
 80057a6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d109      	bne.n	80057c2 <xTaskRemoveFromEventList+0x2a>
 80057ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057b2:	f383 8811 	msr	BASEPRI, r3
 80057b6:	f3bf 8f6f 	isb	sy
 80057ba:	f3bf 8f4f 	dsb	sy
 80057be:	60fb      	str	r3, [r7, #12]
 80057c0:	e7fe      	b.n	80057c0 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	3318      	adds	r3, #24
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fe fa82 	bl	8003cd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057cc:	4b1d      	ldr	r3, [pc, #116]	; (8005844 <xTaskRemoveFromEventList+0xac>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d11d      	bne.n	8005810 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	3304      	adds	r3, #4
 80057d8:	4618      	mov	r0, r3
 80057da:	f7fe fa79 	bl	8003cd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057e2:	4b19      	ldr	r3, [pc, #100]	; (8005848 <xTaskRemoveFromEventList+0xb0>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d903      	bls.n	80057f2 <xTaskRemoveFromEventList+0x5a>
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ee:	4a16      	ldr	r2, [pc, #88]	; (8005848 <xTaskRemoveFromEventList+0xb0>)
 80057f0:	6013      	str	r3, [r2, #0]
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f6:	4613      	mov	r3, r2
 80057f8:	009b      	lsls	r3, r3, #2
 80057fa:	4413      	add	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4a13      	ldr	r2, [pc, #76]	; (800584c <xTaskRemoveFromEventList+0xb4>)
 8005800:	441a      	add	r2, r3
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	3304      	adds	r3, #4
 8005806:	4619      	mov	r1, r3
 8005808:	4610      	mov	r0, r2
 800580a:	f7fe fa04 	bl	8003c16 <vListInsertEnd>
 800580e:	e005      	b.n	800581c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	3318      	adds	r3, #24
 8005814:	4619      	mov	r1, r3
 8005816:	480e      	ldr	r0, [pc, #56]	; (8005850 <xTaskRemoveFromEventList+0xb8>)
 8005818:	f7fe f9fd 	bl	8003c16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800581c:	693b      	ldr	r3, [r7, #16]
 800581e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005820:	4b0c      	ldr	r3, [pc, #48]	; (8005854 <xTaskRemoveFromEventList+0xbc>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005826:	429a      	cmp	r2, r3
 8005828:	d905      	bls.n	8005836 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800582a:	2301      	movs	r3, #1
 800582c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800582e:	4b0a      	ldr	r3, [pc, #40]	; (8005858 <xTaskRemoveFromEventList+0xc0>)
 8005830:	2201      	movs	r2, #1
 8005832:	601a      	str	r2, [r3, #0]
 8005834:	e001      	b.n	800583a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8005836:	2300      	movs	r3, #0
 8005838:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800583a:	697b      	ldr	r3, [r7, #20]
}
 800583c:	4618      	mov	r0, r3
 800583e:	3718      	adds	r7, #24
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	20008a20 	.word	0x20008a20
 8005848:	20008a00 	.word	0x20008a00
 800584c:	20008528 	.word	0x20008528
 8005850:	200089b8 	.word	0x200089b8
 8005854:	20008524 	.word	0x20008524
 8005858:	20008a0c 	.word	0x20008a0c

0800585c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800585c:	b480      	push	{r7}
 800585e:	b083      	sub	sp, #12
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005864:	4b06      	ldr	r3, [pc, #24]	; (8005880 <vTaskInternalSetTimeOutState+0x24>)
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800586c:	4b05      	ldr	r3, [pc, #20]	; (8005884 <vTaskInternalSetTimeOutState+0x28>)
 800586e:	681a      	ldr	r2, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	605a      	str	r2, [r3, #4]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr
 8005880:	20008a10 	.word	0x20008a10
 8005884:	200089fc 	.word	0x200089fc

08005888 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b088      	sub	sp, #32
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d109      	bne.n	80058ac <xTaskCheckForTimeOut+0x24>
 8005898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	613b      	str	r3, [r7, #16]
 80058aa:	e7fe      	b.n	80058aa <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d109      	bne.n	80058c6 <xTaskCheckForTimeOut+0x3e>
 80058b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b6:	f383 8811 	msr	BASEPRI, r3
 80058ba:	f3bf 8f6f 	isb	sy
 80058be:	f3bf 8f4f 	dsb	sy
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	e7fe      	b.n	80058c4 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80058c6:	f7fe fb51 	bl	8003f6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058ca:	4b1d      	ldr	r3, [pc, #116]	; (8005940 <xTaskCheckForTimeOut+0xb8>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	69ba      	ldr	r2, [r7, #24]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058e2:	d102      	bne.n	80058ea <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058e4:	2300      	movs	r3, #0
 80058e6:	61fb      	str	r3, [r7, #28]
 80058e8:	e023      	b.n	8005932 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	4b15      	ldr	r3, [pc, #84]	; (8005944 <xTaskCheckForTimeOut+0xbc>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d007      	beq.n	8005906 <xTaskCheckForTimeOut+0x7e>
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	685a      	ldr	r2, [r3, #4]
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d802      	bhi.n	8005906 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005900:	2301      	movs	r3, #1
 8005902:	61fb      	str	r3, [r7, #28]
 8005904:	e015      	b.n	8005932 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	681a      	ldr	r2, [r3, #0]
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	429a      	cmp	r2, r3
 800590e:	d90b      	bls.n	8005928 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	1ad2      	subs	r2, r2, r3
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f7ff ff9d 	bl	800585c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005922:	2300      	movs	r3, #0
 8005924:	61fb      	str	r3, [r7, #28]
 8005926:	e004      	b.n	8005932 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	2200      	movs	r2, #0
 800592c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800592e:	2301      	movs	r3, #1
 8005930:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005932:	f7fe fb49 	bl	8003fc8 <vPortExitCritical>

	return xReturn;
 8005936:	69fb      	ldr	r3, [r7, #28]
}
 8005938:	4618      	mov	r0, r3
 800593a:	3720      	adds	r7, #32
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	200089fc 	.word	0x200089fc
 8005944:	20008a10 	.word	0x20008a10

08005948 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005948:	b480      	push	{r7}
 800594a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800594c:	4b03      	ldr	r3, [pc, #12]	; (800595c <vTaskMissedYield+0x14>)
 800594e:	2201      	movs	r2, #1
 8005950:	601a      	str	r2, [r3, #0]
}
 8005952:	bf00      	nop
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	20008a0c 	.word	0x20008a0c

08005960 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005968:	f000 f852 	bl	8005a10 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800596c:	4b06      	ldr	r3, [pc, #24]	; (8005988 <prvIdleTask+0x28>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d9f9      	bls.n	8005968 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005974:	4b05      	ldr	r3, [pc, #20]	; (800598c <prvIdleTask+0x2c>)
 8005976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800597a:	601a      	str	r2, [r3, #0]
 800597c:	f3bf 8f4f 	dsb	sy
 8005980:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005984:	e7f0      	b.n	8005968 <prvIdleTask+0x8>
 8005986:	bf00      	nop
 8005988:	20008528 	.word	0x20008528
 800598c:	e000ed04 	.word	0xe000ed04

08005990 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b082      	sub	sp, #8
 8005994:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005996:	2300      	movs	r3, #0
 8005998:	607b      	str	r3, [r7, #4]
 800599a:	e00c      	b.n	80059b6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	4413      	add	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4a12      	ldr	r2, [pc, #72]	; (80059f0 <prvInitialiseTaskLists+0x60>)
 80059a8:	4413      	add	r3, r2
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fe f906 	bl	8003bbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3301      	adds	r3, #1
 80059b4:	607b      	str	r3, [r7, #4]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b37      	cmp	r3, #55	; 0x37
 80059ba:	d9ef      	bls.n	800599c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80059bc:	480d      	ldr	r0, [pc, #52]	; (80059f4 <prvInitialiseTaskLists+0x64>)
 80059be:	f7fe f8fd 	bl	8003bbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059c2:	480d      	ldr	r0, [pc, #52]	; (80059f8 <prvInitialiseTaskLists+0x68>)
 80059c4:	f7fe f8fa 	bl	8003bbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059c8:	480c      	ldr	r0, [pc, #48]	; (80059fc <prvInitialiseTaskLists+0x6c>)
 80059ca:	f7fe f8f7 	bl	8003bbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059ce:	480c      	ldr	r0, [pc, #48]	; (8005a00 <prvInitialiseTaskLists+0x70>)
 80059d0:	f7fe f8f4 	bl	8003bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059d4:	480b      	ldr	r0, [pc, #44]	; (8005a04 <prvInitialiseTaskLists+0x74>)
 80059d6:	f7fe f8f1 	bl	8003bbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059da:	4b0b      	ldr	r3, [pc, #44]	; (8005a08 <prvInitialiseTaskLists+0x78>)
 80059dc:	4a05      	ldr	r2, [pc, #20]	; (80059f4 <prvInitialiseTaskLists+0x64>)
 80059de:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059e0:	4b0a      	ldr	r3, [pc, #40]	; (8005a0c <prvInitialiseTaskLists+0x7c>)
 80059e2:	4a05      	ldr	r2, [pc, #20]	; (80059f8 <prvInitialiseTaskLists+0x68>)
 80059e4:	601a      	str	r2, [r3, #0]
}
 80059e6:	bf00      	nop
 80059e8:	3708      	adds	r7, #8
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20008528 	.word	0x20008528
 80059f4:	20008988 	.word	0x20008988
 80059f8:	2000899c 	.word	0x2000899c
 80059fc:	200089b8 	.word	0x200089b8
 8005a00:	200089cc 	.word	0x200089cc
 8005a04:	200089e4 	.word	0x200089e4
 8005a08:	200089b0 	.word	0x200089b0
 8005a0c:	200089b4 	.word	0x200089b4

08005a10 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a16:	e019      	b.n	8005a4c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005a18:	f7fe faa8 	bl	8003f6c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a1c:	4b0f      	ldr	r3, [pc, #60]	; (8005a5c <prvCheckTasksWaitingTermination+0x4c>)
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	3304      	adds	r3, #4
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7fe f951 	bl	8003cd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a2e:	4b0c      	ldr	r3, [pc, #48]	; (8005a60 <prvCheckTasksWaitingTermination+0x50>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3b01      	subs	r3, #1
 8005a34:	4a0a      	ldr	r2, [pc, #40]	; (8005a60 <prvCheckTasksWaitingTermination+0x50>)
 8005a36:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a38:	4b0a      	ldr	r3, [pc, #40]	; (8005a64 <prvCheckTasksWaitingTermination+0x54>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3b01      	subs	r3, #1
 8005a3e:	4a09      	ldr	r2, [pc, #36]	; (8005a64 <prvCheckTasksWaitingTermination+0x54>)
 8005a40:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a42:	f7fe fac1 	bl	8003fc8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f80e 	bl	8005a68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a4c:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <prvCheckTasksWaitingTermination+0x54>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e1      	bne.n	8005a18 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a54:	bf00      	nop
 8005a56:	3708      	adds	r7, #8
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	200089cc 	.word	0x200089cc
 8005a60:	200089f8 	.word	0x200089f8
 8005a64:	200089e0 	.word	0x200089e0

08005a68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b084      	sub	sp, #16
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d108      	bne.n	8005a8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f7fe fc50 	bl	8004324 <vPortFree>
				vPortFree( pxTCB );
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7fe fc4d 	bl	8004324 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a8a:	e017      	b.n	8005abc <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005a92:	2b01      	cmp	r3, #1
 8005a94:	d103      	bne.n	8005a9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fe fc44 	bl	8004324 <vPortFree>
	}
 8005a9c:	e00e      	b.n	8005abc <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d009      	beq.n	8005abc <prvDeleteTCB+0x54>
 8005aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005aac:	f383 8811 	msr	BASEPRI, r3
 8005ab0:	f3bf 8f6f 	isb	sy
 8005ab4:	f3bf 8f4f 	dsb	sy
 8005ab8:	60fb      	str	r3, [r7, #12]
 8005aba:	e7fe      	b.n	8005aba <prvDeleteTCB+0x52>
	}
 8005abc:	bf00      	nop
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}

08005ac4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005aca:	4b0c      	ldr	r3, [pc, #48]	; (8005afc <prvResetNextTaskUnblockTime+0x38>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ad4:	4b0a      	ldr	r3, [pc, #40]	; (8005b00 <prvResetNextTaskUnblockTime+0x3c>)
 8005ad6:	f04f 32ff 	mov.w	r2, #4294967295
 8005ada:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005adc:	e008      	b.n	8005af0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ade:	4b07      	ldr	r3, [pc, #28]	; (8005afc <prvResetNextTaskUnblockTime+0x38>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	4a04      	ldr	r2, [pc, #16]	; (8005b00 <prvResetNextTaskUnblockTime+0x3c>)
 8005aee:	6013      	str	r3, [r2, #0]
}
 8005af0:	bf00      	nop
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	200089b0 	.word	0x200089b0
 8005b00:	20008a18 	.word	0x20008a18

08005b04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005b0a:	4b0b      	ldr	r3, [pc, #44]	; (8005b38 <xTaskGetSchedulerState+0x34>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d102      	bne.n	8005b18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b12:	2301      	movs	r3, #1
 8005b14:	607b      	str	r3, [r7, #4]
 8005b16:	e008      	b.n	8005b2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b18:	4b08      	ldr	r3, [pc, #32]	; (8005b3c <xTaskGetSchedulerState+0x38>)
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d102      	bne.n	8005b26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b20:	2302      	movs	r3, #2
 8005b22:	607b      	str	r3, [r7, #4]
 8005b24:	e001      	b.n	8005b2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b26:	2300      	movs	r3, #0
 8005b28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b2a:	687b      	ldr	r3, [r7, #4]
	}
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	20008a04 	.word	0x20008a04
 8005b3c:	20008a20 	.word	0x20008a20

08005b40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b086      	sub	sp, #24
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d054      	beq.n	8005c00 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b56:	4b2d      	ldr	r3, [pc, #180]	; (8005c0c <xTaskPriorityDisinherit+0xcc>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	693a      	ldr	r2, [r7, #16]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d009      	beq.n	8005b74 <xTaskPriorityDisinherit+0x34>
 8005b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b64:	f383 8811 	msr	BASEPRI, r3
 8005b68:	f3bf 8f6f 	isb	sy
 8005b6c:	f3bf 8f4f 	dsb	sy
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	e7fe      	b.n	8005b72 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d109      	bne.n	8005b90 <xTaskPriorityDisinherit+0x50>
 8005b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	60bb      	str	r3, [r7, #8]
 8005b8e:	e7fe      	b.n	8005b8e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005b90:	693b      	ldr	r3, [r7, #16]
 8005b92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b94:	1e5a      	subs	r2, r3, #1
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ba2:	429a      	cmp	r2, r3
 8005ba4:	d02c      	beq.n	8005c00 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d128      	bne.n	8005c00 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	3304      	adds	r3, #4
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	f7fe f88c 	bl	8003cd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bd0:	4b0f      	ldr	r3, [pc, #60]	; (8005c10 <xTaskPriorityDisinherit+0xd0>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d903      	bls.n	8005be0 <xTaskPriorityDisinherit+0xa0>
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bdc:	4a0c      	ldr	r2, [pc, #48]	; (8005c10 <xTaskPriorityDisinherit+0xd0>)
 8005bde:	6013      	str	r3, [r2, #0]
 8005be0:	693b      	ldr	r3, [r7, #16]
 8005be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be4:	4613      	mov	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	4a09      	ldr	r2, [pc, #36]	; (8005c14 <xTaskPriorityDisinherit+0xd4>)
 8005bee:	441a      	add	r2, r3
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	3304      	adds	r3, #4
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	f7fe f80d 	bl	8003c16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c00:	697b      	ldr	r3, [r7, #20]
	}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3718      	adds	r7, #24
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	20008524 	.word	0x20008524
 8005c10:	20008a00 	.word	0x20008a00
 8005c14:	20008528 	.word	0x20008528

08005c18 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c22:	4b21      	ldr	r3, [pc, #132]	; (8005ca8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c28:	4b20      	ldr	r3, [pc, #128]	; (8005cac <prvAddCurrentTaskToDelayedList+0x94>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	3304      	adds	r3, #4
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fe f84e 	bl	8003cd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3a:	d10a      	bne.n	8005c52 <prvAddCurrentTaskToDelayedList+0x3a>
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d007      	beq.n	8005c52 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c42:	4b1a      	ldr	r3, [pc, #104]	; (8005cac <prvAddCurrentTaskToDelayedList+0x94>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	3304      	adds	r3, #4
 8005c48:	4619      	mov	r1, r3
 8005c4a:	4819      	ldr	r0, [pc, #100]	; (8005cb0 <prvAddCurrentTaskToDelayedList+0x98>)
 8005c4c:	f7fd ffe3 	bl	8003c16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c50:	e026      	b.n	8005ca0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c52:	68fa      	ldr	r2, [r7, #12]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4413      	add	r3, r2
 8005c58:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c5a:	4b14      	ldr	r3, [pc, #80]	; (8005cac <prvAddCurrentTaskToDelayedList+0x94>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	68ba      	ldr	r2, [r7, #8]
 8005c60:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c62:	68ba      	ldr	r2, [r7, #8]
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d209      	bcs.n	8005c7e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c6a:	4b12      	ldr	r3, [pc, #72]	; (8005cb4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	4b0f      	ldr	r3, [pc, #60]	; (8005cac <prvAddCurrentTaskToDelayedList+0x94>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	3304      	adds	r3, #4
 8005c74:	4619      	mov	r1, r3
 8005c76:	4610      	mov	r0, r2
 8005c78:	f7fd fff1 	bl	8003c5e <vListInsert>
}
 8005c7c:	e010      	b.n	8005ca0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c7e:	4b0e      	ldr	r3, [pc, #56]	; (8005cb8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	4b0a      	ldr	r3, [pc, #40]	; (8005cac <prvAddCurrentTaskToDelayedList+0x94>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3304      	adds	r3, #4
 8005c88:	4619      	mov	r1, r3
 8005c8a:	4610      	mov	r0, r2
 8005c8c:	f7fd ffe7 	bl	8003c5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c90:	4b0a      	ldr	r3, [pc, #40]	; (8005cbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d202      	bcs.n	8005ca0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005c9a:	4a08      	ldr	r2, [pc, #32]	; (8005cbc <prvAddCurrentTaskToDelayedList+0xa4>)
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	6013      	str	r3, [r2, #0]
}
 8005ca0:	bf00      	nop
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	200089fc 	.word	0x200089fc
 8005cac:	20008524 	.word	0x20008524
 8005cb0:	200089e4 	.word	0x200089e4
 8005cb4:	200089b4 	.word	0x200089b4
 8005cb8:	200089b0 	.word	0x200089b0
 8005cbc:	20008a18 	.word	0x20008a18

08005cc0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08a      	sub	sp, #40	; 0x28
 8005cc4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005cca:	f000 faff 	bl	80062cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005cce:	4b1c      	ldr	r3, [pc, #112]	; (8005d40 <xTimerCreateTimerTask+0x80>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d021      	beq.n	8005d1a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005cde:	1d3a      	adds	r2, r7, #4
 8005ce0:	f107 0108 	add.w	r1, r7, #8
 8005ce4:	f107 030c 	add.w	r3, r7, #12
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f7fd ff4d 	bl	8003b88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005cee:	6879      	ldr	r1, [r7, #4]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	9202      	str	r2, [sp, #8]
 8005cf6:	9301      	str	r3, [sp, #4]
 8005cf8:	2302      	movs	r3, #2
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	460a      	mov	r2, r1
 8005d00:	4910      	ldr	r1, [pc, #64]	; (8005d44 <xTimerCreateTimerTask+0x84>)
 8005d02:	4811      	ldr	r0, [pc, #68]	; (8005d48 <xTimerCreateTimerTask+0x88>)
 8005d04:	f7ff f8f6 	bl	8004ef4 <xTaskCreateStatic>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <xTimerCreateTimerTask+0x8c>)
 8005d0c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005d0e:	4b0f      	ldr	r3, [pc, #60]	; (8005d4c <xTimerCreateTimerTask+0x8c>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d001      	beq.n	8005d1a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005d16:	2301      	movs	r3, #1
 8005d18:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d109      	bne.n	8005d34 <xTimerCreateTimerTask+0x74>
 8005d20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d24:	f383 8811 	msr	BASEPRI, r3
 8005d28:	f3bf 8f6f 	isb	sy
 8005d2c:	f3bf 8f4f 	dsb	sy
 8005d30:	613b      	str	r3, [r7, #16]
 8005d32:	e7fe      	b.n	8005d32 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005d34:	697b      	ldr	r3, [r7, #20]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	20008a54 	.word	0x20008a54
 8005d44:	08009fe4 	.word	0x08009fe4
 8005d48:	08005e81 	.word	0x08005e81
 8005d4c:	20008a58 	.word	0x20008a58

08005d50 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b08a      	sub	sp, #40	; 0x28
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
 8005d5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d109      	bne.n	8005d7c <xTimerGenericCommand+0x2c>
 8005d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d6c:	f383 8811 	msr	BASEPRI, r3
 8005d70:	f3bf 8f6f 	isb	sy
 8005d74:	f3bf 8f4f 	dsb	sy
 8005d78:	623b      	str	r3, [r7, #32]
 8005d7a:	e7fe      	b.n	8005d7a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005d7c:	4b19      	ldr	r3, [pc, #100]	; (8005de4 <xTimerGenericCommand+0x94>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d02a      	beq.n	8005dda <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b05      	cmp	r3, #5
 8005d94:	dc18      	bgt.n	8005dc8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005d96:	f7ff feb5 	bl	8005b04 <xTaskGetSchedulerState>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d109      	bne.n	8005db4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005da0:	4b10      	ldr	r3, [pc, #64]	; (8005de4 <xTimerGenericCommand+0x94>)
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	f107 0110 	add.w	r1, r7, #16
 8005da8:	2300      	movs	r3, #0
 8005daa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dac:	f7fe fccc 	bl	8004748 <xQueueGenericSend>
 8005db0:	6278      	str	r0, [r7, #36]	; 0x24
 8005db2:	e012      	b.n	8005dda <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005db4:	4b0b      	ldr	r3, [pc, #44]	; (8005de4 <xTimerGenericCommand+0x94>)
 8005db6:	6818      	ldr	r0, [r3, #0]
 8005db8:	f107 0110 	add.w	r1, r7, #16
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	f7fe fcc2 	bl	8004748 <xQueueGenericSend>
 8005dc4:	6278      	str	r0, [r7, #36]	; 0x24
 8005dc6:	e008      	b.n	8005dda <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005dc8:	4b06      	ldr	r3, [pc, #24]	; (8005de4 <xTimerGenericCommand+0x94>)
 8005dca:	6818      	ldr	r0, [r3, #0]
 8005dcc:	f107 0110 	add.w	r1, r7, #16
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	683a      	ldr	r2, [r7, #0]
 8005dd4:	f7fe fdb2 	bl	800493c <xQueueGenericSendFromISR>
 8005dd8:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3728      	adds	r7, #40	; 0x28
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	20008a54 	.word	0x20008a54

08005de8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b088      	sub	sp, #32
 8005dec:	af02      	add	r7, sp, #8
 8005dee:	6078      	str	r0, [r7, #4]
 8005df0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005df2:	4b22      	ldr	r3, [pc, #136]	; (8005e7c <prvProcessExpiredTimer+0x94>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	4618      	mov	r0, r3
 8005e02:	f7fd ff65 	bl	8003cd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e0c:	f003 0304 	and.w	r3, r3, #4
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d021      	beq.n	8005e58 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	699a      	ldr	r2, [r3, #24]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	18d1      	adds	r1, r2, r3
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	683a      	ldr	r2, [r7, #0]
 8005e20:	6978      	ldr	r0, [r7, #20]
 8005e22:	f000 f8d1 	bl	8005fc8 <prvInsertTimerInActiveList>
 8005e26:	4603      	mov	r3, r0
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d01e      	beq.n	8005e6a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	2300      	movs	r3, #0
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	2100      	movs	r1, #0
 8005e36:	6978      	ldr	r0, [r7, #20]
 8005e38:	f7ff ff8a 	bl	8005d50 <xTimerGenericCommand>
 8005e3c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d112      	bne.n	8005e6a <prvProcessExpiredTimer+0x82>
 8005e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e48:	f383 8811 	msr	BASEPRI, r3
 8005e4c:	f3bf 8f6f 	isb	sy
 8005e50:	f3bf 8f4f 	dsb	sy
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	e7fe      	b.n	8005e56 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e5e:	f023 0301 	bic.w	r3, r3, #1
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	6a1b      	ldr	r3, [r3, #32]
 8005e6e:	6978      	ldr	r0, [r7, #20]
 8005e70:	4798      	blx	r3
}
 8005e72:	bf00      	nop
 8005e74:	3718      	adds	r7, #24
 8005e76:	46bd      	mov	sp, r7
 8005e78:	bd80      	pop	{r7, pc}
 8005e7a:	bf00      	nop
 8005e7c:	20008a4c 	.word	0x20008a4c

08005e80 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b084      	sub	sp, #16
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e88:	f107 0308 	add.w	r3, r7, #8
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f000 f857 	bl	8005f40 <prvGetNextExpireTime>
 8005e92:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	4619      	mov	r1, r3
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 f803 	bl	8005ea4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005e9e:	f000 f8d5 	bl	800604c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005ea2:	e7f1      	b.n	8005e88 <prvTimerTask+0x8>

08005ea4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005eae:	f7ff fa57 	bl	8005360 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005eb2:	f107 0308 	add.w	r3, r7, #8
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 f866 	bl	8005f88 <prvSampleTimeNow>
 8005ebc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d130      	bne.n	8005f26 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10a      	bne.n	8005ee0 <prvProcessTimerOrBlockTask+0x3c>
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d806      	bhi.n	8005ee0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005ed2:	f7ff fa53 	bl	800537c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005ed6:	68f9      	ldr	r1, [r7, #12]
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f7ff ff85 	bl	8005de8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005ede:	e024      	b.n	8005f2a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d008      	beq.n	8005ef8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005ee6:	4b13      	ldr	r3, [pc, #76]	; (8005f34 <prvProcessTimerOrBlockTask+0x90>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d101      	bne.n	8005ef4 <prvProcessTimerOrBlockTask+0x50>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e000      	b.n	8005ef6 <prvProcessTimerOrBlockTask+0x52>
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005ef8:	4b0f      	ldr	r3, [pc, #60]	; (8005f38 <prvProcessTimerOrBlockTask+0x94>)
 8005efa:	6818      	ldr	r0, [r3, #0]
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	683a      	ldr	r2, [r7, #0]
 8005f04:	4619      	mov	r1, r3
 8005f06:	f7fe ffc1 	bl	8004e8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005f0a:	f7ff fa37 	bl	800537c <xTaskResumeAll>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10a      	bne.n	8005f2a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005f14:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <prvProcessTimerOrBlockTask+0x98>)
 8005f16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f1a:	601a      	str	r2, [r3, #0]
 8005f1c:	f3bf 8f4f 	dsb	sy
 8005f20:	f3bf 8f6f 	isb	sy
}
 8005f24:	e001      	b.n	8005f2a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005f26:	f7ff fa29 	bl	800537c <xTaskResumeAll>
}
 8005f2a:	bf00      	nop
 8005f2c:	3710      	adds	r7, #16
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	bd80      	pop	{r7, pc}
 8005f32:	bf00      	nop
 8005f34:	20008a50 	.word	0x20008a50
 8005f38:	20008a54 	.word	0x20008a54
 8005f3c:	e000ed04 	.word	0xe000ed04

08005f40 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005f40:	b480      	push	{r7}
 8005f42:	b085      	sub	sp, #20
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005f48:	4b0e      	ldr	r3, [pc, #56]	; (8005f84 <prvGetNextExpireTime+0x44>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <prvGetNextExpireTime+0x16>
 8005f52:	2201      	movs	r2, #1
 8005f54:	e000      	b.n	8005f58 <prvGetNextExpireTime+0x18>
 8005f56:	2200      	movs	r2, #0
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d105      	bne.n	8005f70 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f64:	4b07      	ldr	r3, [pc, #28]	; (8005f84 <prvGetNextExpireTime+0x44>)
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	60fb      	str	r3, [r7, #12]
 8005f6e:	e001      	b.n	8005f74 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005f70:	2300      	movs	r3, #0
 8005f72:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005f74:	68fb      	ldr	r3, [r7, #12]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3714      	adds	r7, #20
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f80:	4770      	bx	lr
 8005f82:	bf00      	nop
 8005f84:	20008a4c 	.word	0x20008a4c

08005f88 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b084      	sub	sp, #16
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005f90:	f7ff fa90 	bl	80054b4 <xTaskGetTickCount>
 8005f94:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005f96:	4b0b      	ldr	r3, [pc, #44]	; (8005fc4 <prvSampleTimeNow+0x3c>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d205      	bcs.n	8005fac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005fa0:	f000 f930 	bl	8006204 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	601a      	str	r2, [r3, #0]
 8005faa:	e002      	b.n	8005fb2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005fb2:	4a04      	ldr	r2, [pc, #16]	; (8005fc4 <prvSampleTimeNow+0x3c>)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20008a5c 	.word	0x20008a5c

08005fc8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d812      	bhi.n	8006014 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	1ad2      	subs	r2, r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	699b      	ldr	r3, [r3, #24]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d302      	bcc.n	8006002 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	617b      	str	r3, [r7, #20]
 8006000:	e01b      	b.n	800603a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006002:	4b10      	ldr	r3, [pc, #64]	; (8006044 <prvInsertTimerInActiveList+0x7c>)
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	3304      	adds	r3, #4
 800600a:	4619      	mov	r1, r3
 800600c:	4610      	mov	r0, r2
 800600e:	f7fd fe26 	bl	8003c5e <vListInsert>
 8006012:	e012      	b.n	800603a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	429a      	cmp	r2, r3
 800601a:	d206      	bcs.n	800602a <prvInsertTimerInActiveList+0x62>
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	429a      	cmp	r2, r3
 8006022:	d302      	bcc.n	800602a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	617b      	str	r3, [r7, #20]
 8006028:	e007      	b.n	800603a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800602a:	4b07      	ldr	r3, [pc, #28]	; (8006048 <prvInsertTimerInActiveList+0x80>)
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	3304      	adds	r3, #4
 8006032:	4619      	mov	r1, r3
 8006034:	4610      	mov	r0, r2
 8006036:	f7fd fe12 	bl	8003c5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800603a:	697b      	ldr	r3, [r7, #20]
}
 800603c:	4618      	mov	r0, r3
 800603e:	3718      	adds	r7, #24
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	20008a50 	.word	0x20008a50
 8006048:	20008a4c 	.word	0x20008a4c

0800604c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08e      	sub	sp, #56	; 0x38
 8006050:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006052:	e0c6      	b.n	80061e2 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	da17      	bge.n	800608a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800605a:	1d3b      	adds	r3, r7, #4
 800605c:	3304      	adds	r3, #4
 800605e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006062:	2b00      	cmp	r3, #0
 8006064:	d109      	bne.n	800607a <prvProcessReceivedCommands+0x2e>
 8006066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800606a:	f383 8811 	msr	BASEPRI, r3
 800606e:	f3bf 8f6f 	isb	sy
 8006072:	f3bf 8f4f 	dsb	sy
 8006076:	61fb      	str	r3, [r7, #28]
 8006078:	e7fe      	b.n	8006078 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800607a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006080:	6850      	ldr	r0, [r2, #4]
 8006082:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006084:	6892      	ldr	r2, [r2, #8]
 8006086:	4611      	mov	r1, r2
 8006088:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2b00      	cmp	r3, #0
 800608e:	f2c0 80a8 	blt.w	80061e2 <prvProcessReceivedCommands+0x196>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d004      	beq.n	80060a8 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800609e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060a0:	3304      	adds	r3, #4
 80060a2:	4618      	mov	r0, r3
 80060a4:	f7fd fe14 	bl	8003cd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80060a8:	463b      	mov	r3, r7
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7ff ff6c 	bl	8005f88 <prvSampleTimeNow>
 80060b0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2b09      	cmp	r3, #9
 80060b6:	f200 8093 	bhi.w	80061e0 <prvProcessReceivedCommands+0x194>
 80060ba:	a201      	add	r2, pc, #4	; (adr r2, 80060c0 <prvProcessReceivedCommands+0x74>)
 80060bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c0:	080060e9 	.word	0x080060e9
 80060c4:	080060e9 	.word	0x080060e9
 80060c8:	080060e9 	.word	0x080060e9
 80060cc:	0800615b 	.word	0x0800615b
 80060d0:	0800616f 	.word	0x0800616f
 80060d4:	080061b7 	.word	0x080061b7
 80060d8:	080060e9 	.word	0x080060e9
 80060dc:	080060e9 	.word	0x080060e9
 80060e0:	0800615b 	.word	0x0800615b
 80060e4:	0800616f 	.word	0x0800616f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80060e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80060ee:	f043 0301 	orr.w	r3, r3, #1
 80060f2:	b2da      	uxtb	r2, r3
 80060f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	18d1      	adds	r1, r2, r3
 8006102:	68bb      	ldr	r3, [r7, #8]
 8006104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006106:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006108:	f7ff ff5e 	bl	8005fc8 <prvInsertTimerInActiveList>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d067      	beq.n	80061e2 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006114:	6a1b      	ldr	r3, [r3, #32]
 8006116:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006118:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800611a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800611c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006120:	f003 0304 	and.w	r3, r3, #4
 8006124:	2b00      	cmp	r3, #0
 8006126:	d05c      	beq.n	80061e2 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006128:	68ba      	ldr	r2, [r7, #8]
 800612a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	441a      	add	r2, r3
 8006130:	2300      	movs	r3, #0
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	2300      	movs	r3, #0
 8006136:	2100      	movs	r1, #0
 8006138:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800613a:	f7ff fe09 	bl	8005d50 <xTimerGenericCommand>
 800613e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d14d      	bne.n	80061e2 <prvProcessReceivedCommands+0x196>
 8006146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800614a:	f383 8811 	msr	BASEPRI, r3
 800614e:	f3bf 8f6f 	isb	sy
 8006152:	f3bf 8f4f 	dsb	sy
 8006156:	61bb      	str	r3, [r7, #24]
 8006158:	e7fe      	b.n	8006158 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800615a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800615c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006160:	f023 0301 	bic.w	r3, r3, #1
 8006164:	b2da      	uxtb	r2, r3
 8006166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006168:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800616c:	e039      	b.n	80061e2 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800616e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006170:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006174:	f043 0301 	orr.w	r3, r3, #1
 8006178:	b2da      	uxtb	r2, r3
 800617a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800617c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006184:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006188:	699b      	ldr	r3, [r3, #24]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d109      	bne.n	80061a2 <prvProcessReceivedCommands+0x156>
 800618e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006192:	f383 8811 	msr	BASEPRI, r3
 8006196:	f3bf 8f6f 	isb	sy
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	e7fe      	b.n	80061a0 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80061a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061a4:	699a      	ldr	r2, [r3, #24]
 80061a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a8:	18d1      	adds	r1, r2, r3
 80061aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061b0:	f7ff ff0a 	bl	8005fc8 <prvInsertTimerInActiveList>
					break;
 80061b4:	e015      	b.n	80061e2 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80061b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061bc:	f003 0302 	and.w	r3, r3, #2
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d103      	bne.n	80061cc <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 80061c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80061c6:	f7fe f8ad 	bl	8004324 <vPortFree>
 80061ca:	e00a      	b.n	80061e2 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80061cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	b2da      	uxtb	r2, r3
 80061d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80061de:	e000      	b.n	80061e2 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
 80061e0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061e2:	4b07      	ldr	r3, [pc, #28]	; (8006200 <prvProcessReceivedCommands+0x1b4>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	1d39      	adds	r1, r7, #4
 80061e8:	2200      	movs	r2, #0
 80061ea:	4618      	mov	r0, r3
 80061ec:	f7fe fc3a 	bl	8004a64 <xQueueReceive>
 80061f0:	4603      	mov	r3, r0
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	f47f af2e 	bne.w	8006054 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80061f8:	bf00      	nop
 80061fa:	3730      	adds	r7, #48	; 0x30
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20008a54 	.word	0x20008a54

08006204 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006204:	b580      	push	{r7, lr}
 8006206:	b088      	sub	sp, #32
 8006208:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800620a:	e047      	b.n	800629c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800620c:	4b2d      	ldr	r3, [pc, #180]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68db      	ldr	r3, [r3, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006216:	4b2b      	ldr	r3, [pc, #172]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68db      	ldr	r3, [r3, #12]
 800621c:	68db      	ldr	r3, [r3, #12]
 800621e:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006220:	693b      	ldr	r3, [r7, #16]
 8006222:	3304      	adds	r3, #4
 8006224:	4618      	mov	r0, r3
 8006226:	f7fd fd53 	bl	8003cd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	6a1b      	ldr	r3, [r3, #32]
 800622e:	6938      	ldr	r0, [r7, #16]
 8006230:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006232:	693b      	ldr	r3, [r7, #16]
 8006234:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006238:	f003 0304 	and.w	r3, r3, #4
 800623c:	2b00      	cmp	r3, #0
 800623e:	d02d      	beq.n	800629c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	699a      	ldr	r2, [r3, #24]
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	4413      	add	r3, r2
 8006248:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	429a      	cmp	r2, r3
 8006250:	d90e      	bls.n	8006270 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006252:	693b      	ldr	r3, [r7, #16]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800625e:	4b19      	ldr	r3, [pc, #100]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	693b      	ldr	r3, [r7, #16]
 8006264:	3304      	adds	r3, #4
 8006266:	4619      	mov	r1, r3
 8006268:	4610      	mov	r0, r2
 800626a:	f7fd fcf8 	bl	8003c5e <vListInsert>
 800626e:	e015      	b.n	800629c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006270:	2300      	movs	r3, #0
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	2300      	movs	r3, #0
 8006276:	697a      	ldr	r2, [r7, #20]
 8006278:	2100      	movs	r1, #0
 800627a:	6938      	ldr	r0, [r7, #16]
 800627c:	f7ff fd68 	bl	8005d50 <xTimerGenericCommand>
 8006280:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8006282:	68bb      	ldr	r3, [r7, #8]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d109      	bne.n	800629c <prvSwitchTimerLists+0x98>
 8006288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800628c:	f383 8811 	msr	BASEPRI, r3
 8006290:	f3bf 8f6f 	isb	sy
 8006294:	f3bf 8f4f 	dsb	sy
 8006298:	603b      	str	r3, [r7, #0]
 800629a:	e7fe      	b.n	800629a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800629c:	4b09      	ldr	r3, [pc, #36]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1b2      	bne.n	800620c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80062a6:	4b07      	ldr	r3, [pc, #28]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 80062ac:	4b06      	ldr	r3, [pc, #24]	; (80062c8 <prvSwitchTimerLists+0xc4>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a04      	ldr	r2, [pc, #16]	; (80062c4 <prvSwitchTimerLists+0xc0>)
 80062b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80062b4:	4a04      	ldr	r2, [pc, #16]	; (80062c8 <prvSwitchTimerLists+0xc4>)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6013      	str	r3, [r2, #0]
}
 80062ba:	bf00      	nop
 80062bc:	3718      	adds	r7, #24
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	20008a4c 	.word	0x20008a4c
 80062c8:	20008a50 	.word	0x20008a50

080062cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80062d2:	f7fd fe4b 	bl	8003f6c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80062d6:	4b15      	ldr	r3, [pc, #84]	; (800632c <prvCheckForValidListAndQueue+0x60>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d120      	bne.n	8006320 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80062de:	4814      	ldr	r0, [pc, #80]	; (8006330 <prvCheckForValidListAndQueue+0x64>)
 80062e0:	f7fd fc6c 	bl	8003bbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80062e4:	4813      	ldr	r0, [pc, #76]	; (8006334 <prvCheckForValidListAndQueue+0x68>)
 80062e6:	f7fd fc69 	bl	8003bbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80062ea:	4b13      	ldr	r3, [pc, #76]	; (8006338 <prvCheckForValidListAndQueue+0x6c>)
 80062ec:	4a10      	ldr	r2, [pc, #64]	; (8006330 <prvCheckForValidListAndQueue+0x64>)
 80062ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80062f0:	4b12      	ldr	r3, [pc, #72]	; (800633c <prvCheckForValidListAndQueue+0x70>)
 80062f2:	4a10      	ldr	r2, [pc, #64]	; (8006334 <prvCheckForValidListAndQueue+0x68>)
 80062f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80062f6:	2300      	movs	r3, #0
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	4b11      	ldr	r3, [pc, #68]	; (8006340 <prvCheckForValidListAndQueue+0x74>)
 80062fc:	4a11      	ldr	r2, [pc, #68]	; (8006344 <prvCheckForValidListAndQueue+0x78>)
 80062fe:	2110      	movs	r1, #16
 8006300:	200a      	movs	r0, #10
 8006302:	f7fe f98b 	bl	800461c <xQueueGenericCreateStatic>
 8006306:	4602      	mov	r2, r0
 8006308:	4b08      	ldr	r3, [pc, #32]	; (800632c <prvCheckForValidListAndQueue+0x60>)
 800630a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800630c:	4b07      	ldr	r3, [pc, #28]	; (800632c <prvCheckForValidListAndQueue+0x60>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d005      	beq.n	8006320 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006314:	4b05      	ldr	r3, [pc, #20]	; (800632c <prvCheckForValidListAndQueue+0x60>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	490b      	ldr	r1, [pc, #44]	; (8006348 <prvCheckForValidListAndQueue+0x7c>)
 800631a:	4618      	mov	r0, r3
 800631c:	f7fe fd8e 	bl	8004e3c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006320:	f7fd fe52 	bl	8003fc8 <vPortExitCritical>
}
 8006324:	bf00      	nop
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}
 800632a:	bf00      	nop
 800632c:	20008a54 	.word	0x20008a54
 8006330:	20008a24 	.word	0x20008a24
 8006334:	20008a38 	.word	0x20008a38
 8006338:	20008a4c 	.word	0x20008a4c
 800633c:	20008a50 	.word	0x20008a50
 8006340:	20008b00 	.word	0x20008b00
 8006344:	20008a60 	.word	0x20008a60
 8006348:	08009fec 	.word	0x08009fec

0800634c <Get_OutValue>:
#include "task.h"

static uint16_t out_value = 0;

uint16_t Get_OutValue()
{
 800634c:	b480      	push	{r7}
 800634e:	af00      	add	r7, sp, #0
	return out_value;
 8006350:	4b03      	ldr	r3, [pc, #12]	; (8006360 <Get_OutValue+0x14>)
 8006352:	881b      	ldrh	r3, [r3, #0]
}
 8006354:	4618      	mov	r0, r3
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20008b50 	.word	0x20008b50

08006364 <update_info_from_json>:

void update_info_from_json(char* buff, struct OUTPUTS* out, uint16_t out_n)
{
 8006364:	b590      	push	{r4, r7, lr}
 8006366:	b085      	sub	sp, #20
 8006368:	af00      	add	r7, sp, #0
 800636a:	60f8      	str	r0, [r7, #12]
 800636c:	60b9      	str	r1, [r7, #8]
 800636e:	4613      	mov	r3, r2
 8006370:	80fb      	strh	r3, [r7, #6]
	out[out_n].branch_n = -1;
 8006372:	88fb      	ldrh	r3, [r7, #6]
 8006374:	f640 1284 	movw	r2, #2436	; 0x984
 8006378:	fb02 f303 	mul.w	r3, r2, r3
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	4413      	add	r3, r2
 8006380:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006384:	f8a3 2980 	strh.w	r2, [r3, #2432]	; 0x980
	out[out_n].branch_n = json_get_op(buff, out[out_n].par, out[out_n].root_par, out[out_n].tim);
 8006388:	88fb      	ldrh	r3, [r7, #6]
 800638a:	f640 1284 	movw	r2, #2436	; 0x984
 800638e:	fb02 f303 	mul.w	r3, r2, r3
 8006392:	68ba      	ldr	r2, [r7, #8]
 8006394:	18d4      	adds	r4, r2, r3
 8006396:	88fb      	ldrh	r3, [r7, #6]
 8006398:	f640 1284 	movw	r2, #2436	; 0x984
 800639c:	fb02 f303 	mul.w	r3, r2, r3
 80063a0:	68ba      	ldr	r2, [r7, #8]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 7110 	add.w	r1, r3, #576	; 0x240
 80063a8:	88fb      	ldrh	r3, [r7, #6]
 80063aa:	f640 1284 	movw	r2, #2436	; 0x984
 80063ae:	fb02 f303 	mul.w	r3, r2, r3
 80063b2:	68ba      	ldr	r2, [r7, #8]
 80063b4:	4413      	add	r3, r2
 80063b6:	f503 6004 	add.w	r0, r3, #2112	; 0x840
 80063ba:	88fb      	ldrh	r3, [r7, #6]
 80063bc:	f640 1284 	movw	r2, #2436	; 0x984
 80063c0:	fb02 f303 	mul.w	r3, r2, r3
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	4413      	add	r3, r2
 80063c8:	4602      	mov	r2, r0
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7fa ffd6 	bl	800137c <json_get_op>
 80063d0:	4603      	mov	r3, r0
 80063d2:	b29b      	uxth	r3, r3
 80063d4:	f8a4 3980 	strh.w	r3, [r4, #2432]	; 0x980
	map_op_on_root(out[out_n].par, out[out_n].root_par, out[out_n].branch_n);
 80063d8:	88fb      	ldrh	r3, [r7, #6]
 80063da:	f640 1284 	movw	r2, #2436	; 0x984
 80063de:	fb02 f303 	mul.w	r3, r2, r3
 80063e2:	68ba      	ldr	r2, [r7, #8]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 7010 	add.w	r0, r3, #576	; 0x240
 80063ea:	88fb      	ldrh	r3, [r7, #6]
 80063ec:	f640 1284 	movw	r2, #2436	; 0x984
 80063f0:	fb02 f303 	mul.w	r3, r2, r3
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	4413      	add	r3, r2
 80063f8:	f503 6104 	add.w	r1, r3, #2112	; 0x840
 80063fc:	88fb      	ldrh	r3, [r7, #6]
 80063fe:	f640 1284 	movw	r2, #2436	; 0x984
 8006402:	fb02 f303 	mul.w	r3, r2, r3
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	4413      	add	r3, r2
 800640a:	f8b3 3980 	ldrh.w	r3, [r3, #2432]	; 0x980
 800640e:	461a      	mov	r2, r3
 8006410:	f7fa fa0e 	bl	8000830 <map_op_on_root>
}
 8006414:	bf00      	nop
 8006416:	3714      	adds	r7, #20
 8006418:	46bd      	mov	sp, r7
 800641a:	bd90      	pop	{r4, r7, pc}

0800641c <clear_info>:

void clear_info(struct OUTPUTS* out, uint16_t out_n)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b082      	sub	sp, #8
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	460b      	mov	r3, r1
 8006426:	807b      	strh	r3, [r7, #2]
	out[out_n].branch_n = 0;
 8006428:	887b      	ldrh	r3, [r7, #2]
 800642a:	f640 1284 	movw	r2, #2436	; 0x984
 800642e:	fb02 f303 	mul.w	r3, r2, r3
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	4413      	add	r3, r2
 8006436:	2200      	movs	r2, #0
 8006438:	f8a3 2980 	strh.w	r2, [r3, #2432]	; 0x980
	memset(out[out_n].par, 0, sizeof(struct OP));
 800643c:	887b      	ldrh	r3, [r7, #2]
 800643e:	f640 1284 	movw	r2, #2436	; 0x984
 8006442:	fb02 f303 	mul.w	r3, r2, r3
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	4413      	add	r3, r2
 800644a:	f503 7310 	add.w	r3, r3, #576	; 0x240
 800644e:	220c      	movs	r2, #12
 8006450:	2100      	movs	r1, #0
 8006452:	4618      	mov	r0, r3
 8006454:	f002 f8aa 	bl	80085ac <memset>
	memset(out[out_n].tim, 0, sizeof(struct TM));
 8006458:	887b      	ldrh	r3, [r7, #2]
 800645a:	f640 1284 	movw	r2, #2436	; 0x984
 800645e:	fb02 f303 	mul.w	r3, r2, r3
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	4413      	add	r3, r2
 8006466:	2248      	movs	r2, #72	; 0x48
 8006468:	2100      	movs	r1, #0
 800646a:	4618      	mov	r0, r3
 800646c:	f002 f89e 	bl	80085ac <memset>
	memset(out[out_n].root_par, 0, sizeof(struct OP_ROOT));
 8006470:	887b      	ldrh	r3, [r7, #2]
 8006472:	f640 1284 	movw	r2, #2436	; 0x984
 8006476:	fb02 f303 	mul.w	r3, r2, r3
 800647a:	687a      	ldr	r2, [r7, #4]
 800647c:	4413      	add	r3, r2
 800647e:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 8006482:	2214      	movs	r2, #20
 8006484:	2100      	movs	r1, #0
 8006486:	4618      	mov	r0, r3
 8006488:	f002 f890 	bl	80085ac <memset>
}
 800648c:	bf00      	nop
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <BitEngine_task>:

void BitEngine_task( void * pvParameters )
{
 8006494:	b580      	push	{r7, lr}
 8006496:	b084      	sub	sp, #16
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2b01      	cmp	r3, #1
 80064a0:	d009      	beq.n	80064b6 <BitEngine_task+0x22>
 80064a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064a6:	f383 8811 	msr	BASEPRI, r3
 80064aa:	f3bf 8f6f 	isb	sy
 80064ae:	f3bf 8f4f 	dsb	sy
 80064b2:	60bb      	str	r3, [r7, #8]
 80064b4:	e7fe      	b.n	80064b4 <BitEngine_task+0x20>

    INO_Init();
 80064b6:	f000 f9fd 	bl	80068b4 <INO_Init>

    for (uint8_t out_n = 0; out_n < 16; ++out_n)
 80064ba:	2300      	movs	r3, #0
 80064bc:	73fb      	strb	r3, [r7, #15]
 80064be:	e008      	b.n	80064d2 <BitEngine_task+0x3e>
    {
    	clear_info(outputs, out_n);
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	b29b      	uxth	r3, r3
 80064c4:	4619      	mov	r1, r3
 80064c6:	4831      	ldr	r0, [pc, #196]	; (800658c <BitEngine_task+0xf8>)
 80064c8:	f7ff ffa8 	bl	800641c <clear_info>
    for (uint8_t out_n = 0; out_n < 16; ++out_n)
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	3301      	adds	r3, #1
 80064d0:	73fb      	strb	r3, [r7, #15]
 80064d2:	7bfb      	ldrb	r3, [r7, #15]
 80064d4:	2b0f      	cmp	r3, #15
 80064d6:	d9f3      	bls.n	80064c0 <BitEngine_task+0x2c>
    }

    while(1)
    {
		//BIT ENGINE
    	for (uint8_t i = 0; i < 16; ++i)
 80064d8:	2300      	movs	r3, #0
 80064da:	73bb      	strb	r3, [r7, #14]
 80064dc:	e04e      	b.n	800657c <BitEngine_task+0xe8>
    	{
			if (outputs[i].branch_n == 0 || outputs[i].branch_n > 1024)
 80064de:	7bbb      	ldrb	r3, [r7, #14]
 80064e0:	4a2a      	ldr	r2, [pc, #168]	; (800658c <BitEngine_task+0xf8>)
 80064e2:	f640 1184 	movw	r1, #2436	; 0x984
 80064e6:	fb01 f303 	mul.w	r3, r1, r3
 80064ea:	4413      	add	r3, r2
 80064ec:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 80064f0:	881b      	ldrh	r3, [r3, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d03e      	beq.n	8006574 <BitEngine_task+0xe0>
 80064f6:	7bbb      	ldrb	r3, [r7, #14]
 80064f8:	4a24      	ldr	r2, [pc, #144]	; (800658c <BitEngine_task+0xf8>)
 80064fa:	f640 1184 	movw	r1, #2436	; 0x984
 80064fe:	fb01 f303 	mul.w	r3, r1, r3
 8006502:	4413      	add	r3, r2
 8006504:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 8006508:	881b      	ldrh	r3, [r3, #0]
 800650a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800650e:	d831      	bhi.n	8006574 <BitEngine_task+0xe0>
			{
				continue;
			}
			start_bit_engine(0xFFFF, outputs[i].root_par, outputs[i].branch_n, out_value);
 8006510:	7bbb      	ldrb	r3, [r7, #14]
 8006512:	f640 1284 	movw	r2, #2436	; 0x984
 8006516:	fb02 f303 	mul.w	r3, r2, r3
 800651a:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 800651e:	4a1b      	ldr	r2, [pc, #108]	; (800658c <BitEngine_task+0xf8>)
 8006520:	1898      	adds	r0, r3, r2
 8006522:	7bbb      	ldrb	r3, [r7, #14]
 8006524:	4a19      	ldr	r2, [pc, #100]	; (800658c <BitEngine_task+0xf8>)
 8006526:	f640 1184 	movw	r1, #2436	; 0x984
 800652a:	fb01 f303 	mul.w	r3, r1, r3
 800652e:	4413      	add	r3, r2
 8006530:	f503 6318 	add.w	r3, r3, #2432	; 0x980
 8006534:	881a      	ldrh	r2, [r3, #0]
 8006536:	4b16      	ldr	r3, [pc, #88]	; (8006590 <BitEngine_task+0xfc>)
 8006538:	881b      	ldrh	r3, [r3, #0]
 800653a:	4601      	mov	r1, r0
 800653c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006540:	f7fa f9cc 	bl	80008dc <start_bit_engine>

			out_value |= outputs[i].root_par[0].result << i;
 8006544:	7bbb      	ldrb	r3, [r7, #14]
 8006546:	4a11      	ldr	r2, [pc, #68]	; (800658c <BitEngine_task+0xf8>)
 8006548:	f640 1184 	movw	r1, #2436	; 0x984
 800654c:	fb01 f303 	mul.w	r3, r1, r3
 8006550:	4413      	add	r3, r2
 8006552:	f503 6305 	add.w	r3, r3, #2128	; 0x850
 8006556:	881b      	ldrh	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	7bbb      	ldrb	r3, [r7, #14]
 800655c:	fa02 f303 	lsl.w	r3, r2, r3
 8006560:	b21a      	sxth	r2, r3
 8006562:	4b0b      	ldr	r3, [pc, #44]	; (8006590 <BitEngine_task+0xfc>)
 8006564:	881b      	ldrh	r3, [r3, #0]
 8006566:	b21b      	sxth	r3, r3
 8006568:	4313      	orrs	r3, r2
 800656a:	b21b      	sxth	r3, r3
 800656c:	b29a      	uxth	r2, r3
 800656e:	4b08      	ldr	r3, [pc, #32]	; (8006590 <BitEngine_task+0xfc>)
 8006570:	801a      	strh	r2, [r3, #0]
 8006572:	e000      	b.n	8006576 <BitEngine_task+0xe2>
				continue;
 8006574:	bf00      	nop
    	for (uint8_t i = 0; i < 16; ++i)
 8006576:	7bbb      	ldrb	r3, [r7, #14]
 8006578:	3301      	adds	r3, #1
 800657a:	73bb      	strb	r3, [r7, #14]
 800657c:	7bbb      	ldrb	r3, [r7, #14]
 800657e:	2b0f      	cmp	r3, #15
 8006580:	d9ad      	bls.n	80064de <BitEngine_task+0x4a>
		}

    	vTaskDelay(pdMS_TO_TICKS(500));
 8006582:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006586:	f7fe fe53 	bl	8005230 <vTaskDelay>
    	for (uint8_t i = 0; i < 16; ++i)
 800658a:	e7a5      	b.n	80064d8 <BitEngine_task+0x44>
 800658c:	2000a16c 	.word	0x2000a16c
 8006590:	20008b50 	.word	0x20008b50

08006594 <BitEngine_TaskInit>:
    }
}


void BitEngine_TaskInit( void )
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 800659a:	2300      	movs	r3, #0
 800659c:	607b      	str	r3, [r7, #4]

    //xReturned =
	xTaskCreate(
 800659e:	1d3b      	adds	r3, r7, #4
 80065a0:	9301      	str	r3, [sp, #4]
 80065a2:	2304      	movs	r3, #4
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	2301      	movs	r3, #1
 80065a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80065ac:	4903      	ldr	r1, [pc, #12]	; (80065bc <BitEngine_TaskInit+0x28>)
 80065ae:	4804      	ldr	r0, [pc, #16]	; (80065c0 <BitEngine_TaskInit+0x2c>)
 80065b0:	f7fe fcfa 	bl	8004fa8 <xTaskCreate>
					4096,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */

}
 80065b4:	bf00      	nop
 80065b6:	3708      	adds	r7, #8
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	08009ff4 	.word	0x08009ff4
 80065c0:	08006495 	.word	0x08006495

080065c4 <ESP_GetJson>:
#include "task.h"

const char url_t[] = "192.168.1.210";

void ESP_GetJson()
{
 80065c4:	b5b0      	push	{r4, r5, r7, lr}
 80065c6:	b094      	sub	sp, #80	; 0x50
 80065c8:	af02      	add	r7, sp, #8
	const char get_t[] = "GET http://192.168.1.210/test HTTP/1.1\r\nHost: 192.168.1.210\r\n\r\n";
 80065ca:	4b1a      	ldr	r3, [pc, #104]	; (8006634 <ESP_GetJson+0x70>)
 80065cc:	1d3c      	adds	r4, r7, #4
 80065ce:	461d      	mov	r5, r3
 80065d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80065da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80065dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80065e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	ESP_SendData(url_t, 5002, get_t, sizeof(get_t) - 1, 1);
 80065e4:	1d3a      	adds	r2, r7, #4
 80065e6:	2301      	movs	r3, #1
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	233f      	movs	r3, #63	; 0x3f
 80065ec:	f241 318a 	movw	r1, #5002	; 0x138a
 80065f0:	4811      	ldr	r0, [pc, #68]	; (8006638 <ESP_GetJson+0x74>)
 80065f2:	f7fb fc5f 	bl	8001eb4 <ESP_SendData>
	vTaskDelay(pdMS_TO_TICKS(1000));
 80065f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065fa:	f7fe fe19 	bl	8005230 <vTaskDelay>

	char* ptr = NULL;
 80065fe:	2300      	movs	r3, #0
 8006600:	647b      	str	r3, [r7, #68]	; 0x44
	if( (ptr = strstr(ESP_GetRxData(), "{")) != NULL )
 8006602:	f7fb fba9 	bl	8001d58 <ESP_GetRxData>
 8006606:	4603      	mov	r3, r0
 8006608:	217b      	movs	r1, #123	; 0x7b
 800660a:	4618      	mov	r0, r3
 800660c:	f002 f809 	bl	8008622 <strchr>
 8006610:	6478      	str	r0, [r7, #68]	; 0x44
 8006612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006614:	2b00      	cmp	r3, #0
 8006616:	d008      	beq.n	800662a <ESP_GetJson+0x66>
	{
		clear_info(outputs, 0);
 8006618:	2100      	movs	r1, #0
 800661a:	4808      	ldr	r0, [pc, #32]	; (800663c <ESP_GetJson+0x78>)
 800661c:	f7ff fefe 	bl	800641c <clear_info>
		update_info_from_json(ptr, outputs, 0);
 8006620:	2200      	movs	r2, #0
 8006622:	4906      	ldr	r1, [pc, #24]	; (800663c <ESP_GetJson+0x78>)
 8006624:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8006626:	f7ff fe9d 	bl	8006364 <update_info_from_json>
	}
}
 800662a:	bf00      	nop
 800662c:	3748      	adds	r7, #72	; 0x48
 800662e:	46bd      	mov	sp, r7
 8006630:	bdb0      	pop	{r4, r5, r7, pc}
 8006632:	bf00      	nop
 8006634:	0800a004 	.word	0x0800a004
 8006638:	0800a18c 	.word	0x0800a18c
 800663c:	2000a16c 	.word	0x2000a16c

08006640 <ESP_UpdateTime>:

void ESP_UpdateTime()
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b0a0      	sub	sp, #128	; 0x80
 8006644:	af02      	add	r7, sp, #8
	const char get_t[] = "GET http://192.168.1.210/timestamp HTTP/1.1\r\nHost: 192.168.1.210\r\n\r\n";
 8006646:	4a2b      	ldr	r2, [pc, #172]	; (80066f4 <ESP_UpdateTime+0xb4>)
 8006648:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800664c:	4611      	mov	r1, r2
 800664e:	2245      	movs	r2, #69	; 0x45
 8006650:	4618      	mov	r0, r3
 8006652:	f001 ffa0 	bl	8008596 <memcpy>
	ESP_SendData(url_t, 5002, get_t, sizeof(get_t) - 1, 1);
 8006656:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800665a:	2301      	movs	r3, #1
 800665c:	9300      	str	r3, [sp, #0]
 800665e:	2344      	movs	r3, #68	; 0x44
 8006660:	f241 318a 	movw	r1, #5002	; 0x138a
 8006664:	4824      	ldr	r0, [pc, #144]	; (80066f8 <ESP_UpdateTime+0xb8>)
 8006666:	f7fb fc25 	bl	8001eb4 <ESP_SendData>
	vTaskDelay(pdMS_TO_TICKS(1000));
 800666a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800666e:	f7fe fddf 	bl	8005230 <vTaskDelay>

	char* ptr_tm = NULL;
 8006672:	2300      	movs	r3, #0
 8006674:	677b      	str	r3, [r7, #116]	; 0x74
	char* ptr_tz = NULL;
 8006676:	2300      	movs	r3, #0
 8006678:	673b      	str	r3, [r7, #112]	; 0x70
	if( (ptr_tm = strstr(ESP_GetRxData(), "\"tm:")) != NULL
 800667a:	f7fb fb6d 	bl	8001d58 <ESP_GetRxData>
 800667e:	4603      	mov	r3, r0
 8006680:	491e      	ldr	r1, [pc, #120]	; (80066fc <ESP_UpdateTime+0xbc>)
 8006682:	4618      	mov	r0, r3
 8006684:	f001 fff5 	bl	8008672 <strstr>
 8006688:	6778      	str	r0, [r7, #116]	; 0x74
 800668a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800668c:	2b00      	cmp	r3, #0
 800668e:	d02d      	beq.n	80066ec <ESP_UpdateTime+0xac>
	 && (ptr_tz = strstr(ESP_GetRxData(),  ",tz:")) != NULL )
 8006690:	f7fb fb62 	bl	8001d58 <ESP_GetRxData>
 8006694:	4603      	mov	r3, r0
 8006696:	491a      	ldr	r1, [pc, #104]	; (8006700 <ESP_UpdateTime+0xc0>)
 8006698:	4618      	mov	r0, r3
 800669a:	f001 ffea 	bl	8008672 <strstr>
 800669e:	6738      	str	r0, [r7, #112]	; 0x70
 80066a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d022      	beq.n	80066ec <ESP_UpdateTime+0xac>
	{
		struct tm tmp;
		long tm = strtol(ptr_tm + 4, NULL, 10);
 80066a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066a8:	3304      	adds	r3, #4
 80066aa:	220a      	movs	r2, #10
 80066ac:	2100      	movs	r1, #0
 80066ae:	4618      	mov	r0, r3
 80066b0:	f002 f88c 	bl	80087cc <strtol>
 80066b4:	4603      	mov	r3, r0
 80066b6:	627b      	str	r3, [r7, #36]	; 0x24
		int8_t tz = strtol(ptr_tz + 4, NULL, 10);
 80066b8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066ba:	3304      	adds	r3, #4
 80066bc:	220a      	movs	r2, #10
 80066be:	2100      	movs	r1, #0
 80066c0:	4618      	mov	r0, r3
 80066c2:	f002 f883 	bl	80087cc <strtol>
 80066c6:	4603      	mov	r3, r0
 80066c8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		(void) localtime_r((time_t *)&tm, &tmp);
 80066cc:	463a      	mov	r2, r7
 80066ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066d2:	4611      	mov	r1, r2
 80066d4:	4618      	mov	r0, r3
 80066d6:	f001 fe6b 	bl	80083b0 <localtime_r>
		tmp.tm_hour += tz;
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 80066e0:	4413      	add	r3, r2
 80066e2:	60bb      	str	r3, [r7, #8]
		RTC_SetTime(&tmp);
 80066e4:	463b      	mov	r3, r7
 80066e6:	4618      	mov	r0, r3
 80066e8:	f001 fcae 	bl	8008048 <RTC_SetTime>
	}
}
 80066ec:	bf00      	nop
 80066ee:	3778      	adds	r7, #120	; 0x78
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	0800a054 	.word	0x0800a054
 80066f8:	0800a18c 	.word	0x0800a18c
 80066fc:	0800a044 	.word	0x0800a044
 8006700:	0800a04c 	.word	0x0800a04c

08006704 <ESP_SendSensorList>:

void ESP_SendSensorList()
{
 8006704:	b580      	push	{r7, lr}
 8006706:	f5ad 7d2a 	sub.w	sp, sp, #680	; 0x2a8
 800670a:	af02      	add	r7, sp, #8
	char buff[512] = { 0 };
 800670c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006710:	4618      	mov	r0, r3
 8006712:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006716:	461a      	mov	r2, r3
 8006718:	2100      	movs	r1, #0
 800671a:	f001 ff47 	bl	80085ac <memset>

	char prefix[] = "POST http://192.168.1.210:5002/register HTTP/1.1\r\nHost: 192.168.1.210\r\n\r\n{\"SENSOR\":[";
 800671e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006722:	4a36      	ldr	r2, [pc, #216]	; (80067fc <ESP_SendSensorList+0xf8>)
 8006724:	4618      	mov	r0, r3
 8006726:	4611      	mov	r1, r2
 8006728:	2355      	movs	r3, #85	; 0x55
 800672a:	461a      	mov	r2, r3
 800672c:	f001 ff33 	bl	8008596 <memcpy>
	char postfix[] = "]}";
 8006730:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006734:	4a32      	ldr	r2, [pc, #200]	; (8006800 <ESP_SendSensorList+0xfc>)
 8006736:	6812      	ldr	r2, [r2, #0]
 8006738:	4611      	mov	r1, r2
 800673a:	8019      	strh	r1, [r3, #0]
 800673c:	3302      	adds	r3, #2
 800673e:	0c12      	lsrs	r2, r2, #16
 8006740:	701a      	strb	r2, [r3, #0]

	strcpy(buff, prefix);
 8006742:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8006746:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800674a:	4611      	mov	r1, r2
 800674c:	4618      	mov	r0, r3
 800674e:	f001 ff76 	bl	800863e <strcpy>
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006752:	2300      	movs	r3, #0
 8006754:	f887 329f 	strb.w	r3, [r7, #671]	; 0x29f
 8006758:	e029      	b.n	80067ae <ESP_SendSensorList+0xaa>
	{
		char temp[64];
		if(sensor_list[i].addr == 0) {
 800675a:	f897 229f 	ldrb.w	r2, [r7, #671]	; 0x29f
 800675e:	4929      	ldr	r1, [pc, #164]	; (8006804 <ESP_SendSensorList+0x100>)
 8006760:	4613      	mov	r3, r2
 8006762:	005b      	lsls	r3, r3, #1
 8006764:	4413      	add	r3, r2
 8006766:	009b      	lsls	r3, r3, #2
 8006768:	440b      	add	r3, r1
 800676a:	3302      	adds	r3, #2
 800676c:	881b      	ldrh	r3, [r3, #0]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d017      	beq.n	80067a2 <ESP_SendSensorList+0x9e>
			continue;
		}
		sprintf(temp, "{\"SN\": %04" PRIx16 "\"TYPE\": %d},", sensor_list[i].addr, 1); //TODO: refactor sen enum
 8006772:	f897 229f 	ldrb.w	r2, [r7, #671]	; 0x29f
 8006776:	4923      	ldr	r1, [pc, #140]	; (8006804 <ESP_SendSensorList+0x100>)
 8006778:	4613      	mov	r3, r2
 800677a:	005b      	lsls	r3, r3, #1
 800677c:	4413      	add	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	440b      	add	r3, r1
 8006782:	3302      	adds	r3, #2
 8006784:	881b      	ldrh	r3, [r3, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	4638      	mov	r0, r7
 800678a:	2301      	movs	r3, #1
 800678c:	491e      	ldr	r1, [pc, #120]	; (8006808 <ESP_SendSensorList+0x104>)
 800678e:	f001 ff15 	bl	80085bc <siprintf>
		strcat(buff, temp);
 8006792:	463a      	mov	r2, r7
 8006794:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f001 ff32 	bl	8008604 <strcat>
 80067a0:	e000      	b.n	80067a4 <ESP_SendSensorList+0xa0>
			continue;
 80067a2:	bf00      	nop
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 80067a4:	f897 329f 	ldrb.w	r3, [r7, #671]	; 0x29f
 80067a8:	3301      	adds	r3, #1
 80067aa:	f887 329f 	strb.w	r3, [r7, #671]	; 0x29f
 80067ae:	f897 329f 	ldrb.w	r3, [r7, #671]	; 0x29f
 80067b2:	2b1f      	cmp	r3, #31
 80067b4:	d9d1      	bls.n	800675a <ESP_SendSensorList+0x56>
	}
	buff[strlen(buff) - 1] = 0;
 80067b6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7f9 fd08 	bl	80001d0 <strlen>
 80067c0:	4603      	mov	r3, r0
 80067c2:	3b01      	subs	r3, #1
 80067c4:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 80067c8:	2100      	movs	r1, #0
 80067ca:	54d1      	strb	r1, [r2, r3]
	strcpy(buff, postfix);
 80067cc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80067d0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80067d4:	4611      	mov	r1, r2
 80067d6:	4618      	mov	r0, r3
 80067d8:	f001 ff31 	bl	800863e <strcpy>

	ESP_SendData(url_t, 5002, buff, sizeof(buff) - 1, 1);
 80067dc:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 80067e0:	2301      	movs	r3, #1
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	f240 13ff 	movw	r3, #511	; 0x1ff
 80067e8:	f241 318a 	movw	r1, #5002	; 0x138a
 80067ec:	4807      	ldr	r0, [pc, #28]	; (800680c <ESP_SendSensorList+0x108>)
 80067ee:	f7fb fb61 	bl	8001eb4 <ESP_SendData>
}
 80067f2:	bf00      	nop
 80067f4:	f507 7728 	add.w	r7, r7, #672	; 0x2a0
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	0800a0b8 	.word	0x0800a0b8
 8006800:	0800a110 	.word	0x0800a110
 8006804:	20008ba4 	.word	0x20008ba4
 8006808:	0800a09c 	.word	0x0800a09c
 800680c:	0800a18c 	.word	0x0800a18c

08006810 <ESP_Task>:

void ESP_Task( void * pvParameters )
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b084      	sub	sp, #16
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b01      	cmp	r3, #1
 800681c:	d009      	beq.n	8006832 <ESP_Task+0x22>
 800681e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006822:	f383 8811 	msr	BASEPRI, r3
 8006826:	f3bf 8f6f 	isb	sy
 800682a:	f3bf 8f4f 	dsb	sy
 800682e:	60fb      	str	r3, [r7, #12]
 8006830:	e7fe      	b.n	8006830 <ESP_Task+0x20>

    ESP_Init(vTaskDelay);
 8006832:	480b      	ldr	r0, [pc, #44]	; (8006860 <ESP_Task+0x50>)
 8006834:	f7fb fa14 	bl	8001c60 <ESP_Init>

    ESP_SetMode(ESP_MODE_BOTH);
 8006838:	2003      	movs	r0, #3
 800683a:	f7fb fa97 	bl	8001d6c <ESP_SetMode>
    ESP_SetCipmuxZero();
 800683e:	f7fb fad5 	bl	8001dec <ESP_SetCipmuxZero>
    ESP_SetParamsSoftAP("DontTouchAnything", "save_809");
 8006842:	4908      	ldr	r1, [pc, #32]	; (8006864 <ESP_Task+0x54>)
 8006844:	4808      	ldr	r0, [pc, #32]	; (8006868 <ESP_Task+0x58>)
 8006846:	f7fb faff 	bl	8001e48 <ESP_SetParamsSoftAP>

    ESP_UpdateTime();
 800684a:	f7ff fef9 	bl	8006640 <ESP_UpdateTime>

    ESP_GetJson();
 800684e:	f7ff feb9 	bl	80065c4 <ESP_GetJson>

    while(1)
    {
    	if(1)
    	{
    		ESP_SendSensorList();
 8006852:	f7ff ff57 	bl	8006704 <ESP_SendSensorList>
    	}

    	vTaskDelay(pdMS_TO_TICKS(500));
 8006856:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800685a:	f7fe fce9 	bl	8005230 <vTaskDelay>
    	if(1)
 800685e:	e7f8      	b.n	8006852 <ESP_Task+0x42>
 8006860:	08005231 	.word	0x08005231
 8006864:	0800a114 	.word	0x0800a114
 8006868:	0800a120 	.word	0x0800a120

0800686c <ESP_TaskInit>:
    }
}

void ESP_TaskInit( void )
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 8006872:	2300      	movs	r3, #0
 8006874:	607b      	str	r3, [r7, #4]

    //xReturned =
    xTaskCreate(
 8006876:	1d3b      	adds	r3, r7, #4
 8006878:	9301      	str	r3, [sp, #4]
 800687a:	2304      	movs	r3, #4
 800687c:	9300      	str	r3, [sp, #0]
 800687e:	2301      	movs	r3, #1
 8006880:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006884:	4903      	ldr	r1, [pc, #12]	; (8006894 <ESP_TaskInit+0x28>)
 8006886:	4804      	ldr	r0, [pc, #16]	; (8006898 <ESP_TaskInit+0x2c>)
 8006888:	f7fe fb8e 	bl	8004fa8 <xTaskCreate>
                    "ESP_Task",    				 /* Text name for the task. */
					2048,	 					 /* Stack size in words, not bytes. */
                    ( void * ) 1,     		 	 /* Parameter passed into the task. */
                    4,				 			 /* Priority at which the task is created. */
                    &xHandle );   		   	     /* Used to pass out the created task's handle. */
}
 800688c:	bf00      	nop
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	0800a134 	.word	0x0800a134
 8006898:	08006811 	.word	0x08006811

0800689c <LL_GPIO_ReadInputPort>:
  * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
  * @param  GPIOx GPIO Port
  * @retval Input data register value of port
  */
__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	691b      	ldr	r3, [r3, #16]
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <INO_Init>:
/*
 * INO - PE8-PE15 inputs pins
 */

void INO_Init()
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b086      	sub	sp, #24
 80068b8:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068ba:	463b      	mov	r3, r7
 80068bc:	2200      	movs	r2, #0
 80068be:	601a      	str	r2, [r3, #0]
 80068c0:	605a      	str	r2, [r3, #4]
 80068c2:	609a      	str	r2, [r3, #8]
 80068c4:	60da      	str	r2, [r3, #12]
 80068c6:	611a      	str	r2, [r3, #16]
 80068c8:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_8 || LL_GPIO_PIN_9 || LL_GPIO_PIN_10 || LL_GPIO_PIN_11
 80068ca:	2301      	movs	r3, #1
 80068cc:	603b      	str	r3, [r7, #0]
					 || LL_GPIO_PIN_12 || LL_GPIO_PIN_13 || LL_GPIO_PIN_14 || LL_GPIO_PIN_15;
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80068ce:	2300      	movs	r3, #0
 80068d0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80068d2:	2302      	movs	r3, #2
 80068d4:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80068d6:	463b      	mov	r3, r7
 80068d8:	4619      	mov	r1, r3
 80068da:	4803      	ldr	r0, [pc, #12]	; (80068e8 <INO_Init+0x34>)
 80068dc:	f7fc f863 	bl	80029a6 <LL_GPIO_Init>
}
 80068e0:	bf00      	nop
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	40021000 	.word	0x40021000

080068ec <INO_GetValue>:

uint8_t INO_GetValue(uint8_t pin)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	4603      	mov	r3, r0
 80068f4:	71fb      	strb	r3, [r7, #7]
	return LL_GPIO_ReadInputPort(GPIOE) & (1 << pin);
 80068f6:	4808      	ldr	r0, [pc, #32]	; (8006918 <INO_GetValue+0x2c>)
 80068f8:	f7ff ffd0 	bl	800689c <LL_GPIO_ReadInputPort>
 80068fc:	4603      	mov	r3, r0
 80068fe:	b2da      	uxtb	r2, r3
 8006900:	79fb      	ldrb	r3, [r7, #7]
 8006902:	2101      	movs	r1, #1
 8006904:	fa01 f303 	lsl.w	r3, r1, r3
 8006908:	b2db      	uxtb	r3, r3
 800690a:	4013      	ands	r3, r2
 800690c:	b2db      	uxtb	r3, r3
}
 800690e:	4618      	mov	r0, r3
 8006910:	3708      	adds	r7, #8
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40021000 	.word	0x40021000

0800691c <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
 8006924:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	619a      	str	r2, [r3, #24]
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006938:	b480      	push	{r7}
 800693a:	b083      	sub	sp, #12
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	041a      	lsls	r2, r3, #16
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	619a      	str	r2, [r3, #24]
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr
	...

08006958 <BoardLED_Init>:
#include "FreeRTOSConfig.h"
#include "FreeRTOS.h"
#include "task.h"

static void BoardLED_Init()
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b086      	sub	sp, #24
 800695c:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800695e:	463b      	mov	r3, r7
 8006960:	2200      	movs	r2, #0
 8006962:	601a      	str	r2, [r3, #0]
 8006964:	605a      	str	r2, [r3, #4]
 8006966:	609a      	str	r2, [r3, #8]
 8006968:	60da      	str	r2, [r3, #12]
 800696a:	611a      	str	r2, [r3, #16]
 800696c:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800696e:	2302      	movs	r3, #2
 8006970:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006972:	2301      	movs	r3, #1
 8006974:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006976:	2302      	movs	r3, #2
 8006978:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800697a:	2301      	movs	r3, #1
 800697c:	60fb      	str	r3, [r7, #12]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800697e:	463b      	mov	r3, r7
 8006980:	4619      	mov	r1, r3
 8006982:	4803      	ldr	r0, [pc, #12]	; (8006990 <BoardLED_Init+0x38>)
 8006984:	f7fc f80f 	bl	80029a6 <LL_GPIO_Init>
}
 8006988:	bf00      	nop
 800698a:	3718      	adds	r7, #24
 800698c:	46bd      	mov	sp, r7
 800698e:	bd80      	pop	{r7, pc}
 8006990:	40020000 	.word	0x40020000

08006994 <BoardLED_Set>:

static void BoardLED_Set(uint8_t val)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b082      	sub	sp, #8
 8006998:	af00      	add	r7, sp, #0
 800699a:	4603      	mov	r3, r0
 800699c:	71fb      	strb	r3, [r7, #7]
	if(val) {
 800699e:	79fb      	ldrb	r3, [r7, #7]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d004      	beq.n	80069ae <BoardLED_Set+0x1a>
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_1);
 80069a4:	2102      	movs	r1, #2
 80069a6:	4806      	ldr	r0, [pc, #24]	; (80069c0 <BoardLED_Set+0x2c>)
 80069a8:	f7ff ffb8 	bl	800691c <LL_GPIO_SetOutputPin>
	} else {
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
	}
}
 80069ac:	e003      	b.n	80069b6 <BoardLED_Set+0x22>
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_1);
 80069ae:	2102      	movs	r1, #2
 80069b0:	4803      	ldr	r0, [pc, #12]	; (80069c0 <BoardLED_Set+0x2c>)
 80069b2:	f7ff ffc1 	bl	8006938 <LL_GPIO_ResetOutputPin>
}
 80069b6:	bf00      	nop
 80069b8:	3708      	adds	r7, #8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40020000 	.word	0x40020000

080069c4 <Led_Task>:

void Led_Task( void * pvParameters )
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b084      	sub	sp, #16
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d009      	beq.n	80069e6 <Led_Task+0x22>
 80069d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	60fb      	str	r3, [r7, #12]
 80069e4:	e7fe      	b.n	80069e4 <Led_Task+0x20>

    BoardLED_Init();
 80069e6:	f7ff ffb7 	bl	8006958 <BoardLED_Init>
    while(1)
    {
    	BoardLED_Set(1);
 80069ea:	2001      	movs	r0, #1
 80069ec:	f7ff ffd2 	bl	8006994 <BoardLED_Set>
    	vTaskDelay(pdMS_TO_TICKS(500));
 80069f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80069f4:	f7fe fc1c 	bl	8005230 <vTaskDelay>
    	BoardLED_Set(0);
 80069f8:	2000      	movs	r0, #0
 80069fa:	f7ff ffcb 	bl	8006994 <BoardLED_Set>
    	vTaskDelay(pdMS_TO_TICKS(500));
 80069fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006a02:	f7fe fc15 	bl	8005230 <vTaskDelay>
    	BoardLED_Set(1);
 8006a06:	e7f0      	b.n	80069ea <Led_Task+0x26>

08006a08 <Led_TaskInit>:
    }
}

void Led_TaskInit( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	607b      	str	r3, [r7, #4]

    //xReturned =
	xTaskCreate(
 8006a12:	1d3b      	adds	r3, r7, #4
 8006a14:	9301      	str	r3, [sp, #4]
 8006a16:	2304      	movs	r3, #4
 8006a18:	9300      	str	r3, [sp, #0]
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	2280      	movs	r2, #128	; 0x80
 8006a1e:	4904      	ldr	r1, [pc, #16]	; (8006a30 <Led_TaskInit+0x28>)
 8006a20:	4804      	ldr	r0, [pc, #16]	; (8006a34 <Led_TaskInit+0x2c>)
 8006a22:	f7fe fac1 	bl	8004fa8 <xTaskCreate>
                    "Led_Task",    				 /* Text name for the task. */
					128,	 					 /* Stack size in words, not bytes. */
                    ( void * ) 1,     		 	 /* Parameter passed into the task. */
                    4,				 			 /* Priority at which the task is created. */
                    &xHandle );   		   	     /* Used to pass out the created task's handle. */
}
 8006a26:	bf00      	nop
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	0800a140 	.word	0x0800a140
 8006a34:	080069c5 	.word	0x080069c5

08006a38 <LL_SPI_Enable>:
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	601a      	str	r2, [r3, #0]
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a56:	4770      	bx	lr

08006a58 <LL_SPI_SetStandard>:
{
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f023 0210 	bic.w	r2, r3, #16
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	431a      	orrs	r2, r3
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	605a      	str	r2, [r3, #4]
}
 8006a72:	bf00      	nop
 8006a74:	370c      	adds	r7, #12
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b085      	sub	sp, #20
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	330c      	adds	r3, #12
 8006a8e:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	78fa      	ldrb	r2, [r7, #3]
 8006a94:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8006a96:	bf00      	nop
 8006a98:	3714      	adds	r7, #20
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa0:	4770      	bx	lr

08006aa2 <LL_GPIO_SetOutputPin>:
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b083      	sub	sp, #12
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	619a      	str	r2, [r3, #24]
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <LL_GPIO_ResetOutputPin>:
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
 8006ac6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	041a      	lsls	r2, r3, #16
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	619a      	str	r2, [r3, #24]
}
 8006ad0:	bf00      	nop
 8006ad2:	370c      	adds	r7, #12
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr

08006adc <SPI2_Init>:
#include "FreeRTOS.h"
#include "task.h"


void SPI2_Init(void)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b090      	sub	sp, #64	; 0x40
 8006ae0:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8006ae2:	f107 0318 	add.w	r3, r7, #24
 8006ae6:	2228      	movs	r2, #40	; 0x28
 8006ae8:	2100      	movs	r1, #0
 8006aea:	4618      	mov	r0, r3
 8006aec:	f001 fd5e 	bl	80085ac <memset>
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006af0:	463b      	mov	r3, r7
 8006af2:	2200      	movs	r2, #0
 8006af4:	601a      	str	r2, [r3, #0]
 8006af6:	605a      	str	r2, [r3, #4]
 8006af8:	609a      	str	r2, [r3, #8]
 8006afa:	60da      	str	r2, [r3, #12]
 8006afc:	611a      	str	r2, [r3, #16]
 8006afe:	615a      	str	r2, [r3, #20]
	/**SPI2 GPIO Configuration
	PC2   ------> SPI2_MISO
	PC3   ------> SPI2_MOSI
	PB13  ------> SPI2_SCK
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 8006b00:	230c      	movs	r3, #12
 8006b02:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b04:	2302      	movs	r3, #2
 8006b06:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b10:	2300      	movs	r3, #0
 8006b12:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8006b14:	2305      	movs	r3, #5
 8006b16:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006b18:	463b      	mov	r3, r7
 8006b1a:	4619      	mov	r1, r3
 8006b1c:	481d      	ldr	r0, [pc, #116]	; (8006b94 <SPI2_Init+0xb8>)
 8006b1e:	f7fb ff42 	bl	80029a6 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8006b22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b26:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006b28:	2302      	movs	r3, #2
 8006b2a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b30:	2300      	movs	r3, #0
 8006b32:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006b34:	2300      	movs	r3, #0
 8006b36:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8006b38:	2305      	movs	r3, #5
 8006b3a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b3c:	463b      	mov	r3, r7
 8006b3e:	4619      	mov	r1, r3
 8006b40:	4815      	ldr	r0, [pc, #84]	; (8006b98 <SPI2_Init+0xbc>)
 8006b42:	f7fb ff30 	bl	80029a6 <LL_GPIO_Init>

	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8006b46:	2300      	movs	r3, #0
 8006b48:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8006b4a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8006b4e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8006b50:	2300      	movs	r3, #0
 8006b52:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8006b54:	2300      	movs	r3, #0
 8006b56:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8006b5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006b60:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8006b62:	2310      	movs	r3, #16
 8006b64:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8006b66:	2300      	movs	r3, #0
 8006b68:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8006b6e:	230a      	movs	r3, #10
 8006b70:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(SPI2, &SPI_InitStruct);
 8006b72:	f107 0318 	add.w	r3, r7, #24
 8006b76:	4619      	mov	r1, r3
 8006b78:	4808      	ldr	r0, [pc, #32]	; (8006b9c <SPI2_Init+0xc0>)
 8006b7a:	f7fc fc12 	bl	80033a2 <LL_SPI_Init>
	LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8006b7e:	2100      	movs	r1, #0
 8006b80:	4806      	ldr	r0, [pc, #24]	; (8006b9c <SPI2_Init+0xc0>)
 8006b82:	f7ff ff69 	bl	8006a58 <LL_SPI_SetStandard>
	LL_SPI_Enable(SPI2);
 8006b86:	4805      	ldr	r0, [pc, #20]	; (8006b9c <SPI2_Init+0xc0>)
 8006b88:	f7ff ff56 	bl	8006a38 <LL_SPI_Enable>
}
 8006b8c:	bf00      	nop
 8006b8e:	3740      	adds	r7, #64	; 0x40
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	40020800 	.word	0x40020800
 8006b98:	40020400 	.word	0x40020400
 8006b9c:	40003800 	.word	0x40003800

08006ba0 <SPI2_SendByte>:

static void SPI2_SendByte(uint8_t byte)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	71fb      	strb	r3, [r7, #7]
	while (!(SPI2->SR & SPI_SR_TXE));
 8006baa:	bf00      	nop
 8006bac:	4b0a      	ldr	r3, [pc, #40]	; (8006bd8 <SPI2_SendByte+0x38>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0f9      	beq.n	8006bac <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(SPI2, byte);
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
 8006bba:	4619      	mov	r1, r3
 8006bbc:	4806      	ldr	r0, [pc, #24]	; (8006bd8 <SPI2_SendByte+0x38>)
 8006bbe:	f7ff ff5e 	bl	8006a7e <LL_SPI_TransmitData8>
	while (SPI2->SR & SPI_SR_BSY);
 8006bc2:	bf00      	nop
 8006bc4:	4b04      	ldr	r3, [pc, #16]	; (8006bd8 <SPI2_SendByte+0x38>)
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d1f9      	bne.n	8006bc4 <SPI2_SendByte+0x24>
}
 8006bd0:	bf00      	nop
 8006bd2:	3708      	adds	r7, #8
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	40003800 	.word	0x40003800

08006bdc <GPIO_Init>:

static void GPIO_Init()
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006be2:	463b      	mov	r3, r7
 8006be4:	2200      	movs	r2, #0
 8006be6:	601a      	str	r2, [r3, #0]
 8006be8:	605a      	str	r2, [r3, #4]
 8006bea:	609a      	str	r2, [r3, #8]
 8006bec:	60da      	str	r2, [r3, #12]
 8006bee:	611a      	str	r2, [r3, #16]
 8006bf0:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_1; //ST_CP latchPin
 8006bf2:	2302      	movs	r3, #2
 8006bf4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006bfa:	2302      	movs	r3, #2
 8006bfc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	60fb      	str	r3, [r7, #12]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006c02:	463b      	mov	r3, r7
 8006c04:	4619      	mov	r1, r3
 8006c06:	4803      	ldr	r0, [pc, #12]	; (8006c14 <GPIO_Init+0x38>)
 8006c08:	f7fb fecd 	bl	80029a6 <LL_GPIO_Init>
}
 8006c0c:	bf00      	nop
 8006c0e:	3718      	adds	r7, #24
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	40020800 	.word	0x40020800

08006c18 <LATCH_Set>:

static void LATCH_Set(uint8_t val)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b082      	sub	sp, #8
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	71fb      	strb	r3, [r7, #7]
	if(val) {
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d004      	beq.n	8006c32 <LATCH_Set+0x1a>
		LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_1);
 8006c28:	2102      	movs	r1, #2
 8006c2a:	4806      	ldr	r0, [pc, #24]	; (8006c44 <LATCH_Set+0x2c>)
 8006c2c:	f7ff ff39 	bl	8006aa2 <LL_GPIO_SetOutputPin>
	} else {
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
	}
}
 8006c30:	e003      	b.n	8006c3a <LATCH_Set+0x22>
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1);
 8006c32:	2102      	movs	r1, #2
 8006c34:	4803      	ldr	r0, [pc, #12]	; (8006c44 <LATCH_Set+0x2c>)
 8006c36:	f7ff ff42 	bl	8006abe <LL_GPIO_ResetOutputPin>
}
 8006c3a:	bf00      	nop
 8006c3c:	3708      	adds	r7, #8
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
 8006c42:	bf00      	nop
 8006c44:	40020800 	.word	0x40020800

08006c48 <Relay_Task>:

void Relay_Task( void * pvParameters )
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
    configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d009      	beq.n	8006c6a <Relay_Task+0x22>
 8006c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c5a:	f383 8811 	msr	BASEPRI, r3
 8006c5e:	f3bf 8f6f 	isb	sy
 8006c62:	f3bf 8f4f 	dsb	sy
 8006c66:	60bb      	str	r3, [r7, #8]
 8006c68:	e7fe      	b.n	8006c68 <Relay_Task+0x20>

    uint16_t out_value = 0;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	81fb      	strh	r3, [r7, #14]

    SPI2_Init();
 8006c6e:	f7ff ff35 	bl	8006adc <SPI2_Init>
    GPIO_Init();
 8006c72:	f7ff ffb3 	bl	8006bdc <GPIO_Init>

    while(1)
    {
    	out_value = Get_OutValue();
 8006c76:	f7ff fb69 	bl	800634c <Get_OutValue>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	81fb      	strh	r3, [r7, #14]
    	LATCH_Set(0);
 8006c7e:	2000      	movs	r0, #0
 8006c80:	f7ff ffca 	bl	8006c18 <LATCH_Set>
    	SPI2_SendByte((uint8_t)(out_value >> 8));
 8006c84:	89fb      	ldrh	r3, [r7, #14]
 8006c86:	0a1b      	lsrs	r3, r3, #8
 8006c88:	b29b      	uxth	r3, r3
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	f7ff ff87 	bl	8006ba0 <SPI2_SendByte>
    	SPI2_SendByte((uint8_t)(out_value & 0xFF));
 8006c92:	89fb      	ldrh	r3, [r7, #14]
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	4618      	mov	r0, r3
 8006c98:	f7ff ff82 	bl	8006ba0 <SPI2_SendByte>
    	LATCH_Set(1);
 8006c9c:	2001      	movs	r0, #1
 8006c9e:	f7ff ffbb 	bl	8006c18 <LATCH_Set>

    	vTaskDelay(pdMS_TO_TICKS(1000));
 8006ca2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006ca6:	f7fe fac3 	bl	8005230 <vTaskDelay>
    	out_value = Get_OutValue();
 8006caa:	e7e4      	b.n	8006c76 <Relay_Task+0x2e>

08006cac <Relay_TaskInit>:
    }
}

void Relay_TaskInit( void )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af02      	add	r7, sp, #8
	//BaseType_t xReturned;
	TaskHandle_t xHandle = NULL;
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	607b      	str	r3, [r7, #4]

    //xReturned =
	xTaskCreate(
 8006cb6:	1d3b      	adds	r3, r7, #4
 8006cb8:	9301      	str	r3, [sp, #4]
 8006cba:	2304      	movs	r3, #4
 8006cbc:	9300      	str	r3, [sp, #0]
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	2280      	movs	r2, #128	; 0x80
 8006cc2:	4904      	ldr	r1, [pc, #16]	; (8006cd4 <Relay_TaskInit+0x28>)
 8006cc4:	4804      	ldr	r0, [pc, #16]	; (8006cd8 <Relay_TaskInit+0x2c>)
 8006cc6:	f7fe f96f 	bl	8004fa8 <xTaskCreate>
                    "Relay_Task",    				 /* Text name for the task. */
					128,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */
}
 8006cca:	bf00      	nop
 8006ccc:	3708      	adds	r7, #8
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	0800a14c 	.word	0x0800a14c
 8006cd8:	08006c49 	.word	0x08006c49

08006cdc <Sensor_ClearList>:
static uint8_t sensor_counter = 0;
static char buff[16] = { 0 };
static f_ptr delay;

void Sensor_ClearList()
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
	sensor_counter = 0;
 8006ce0:	4b05      	ldr	r3, [pc, #20]	; (8006cf8 <Sensor_ClearList+0x1c>)
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	701a      	strb	r2, [r3, #0]
	memset(sensor_list, 0, sizeof(struct SENSOR) * SENSOR_MAX);
 8006ce6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8006cea:	2100      	movs	r1, #0
 8006cec:	4803      	ldr	r0, [pc, #12]	; (8006cfc <Sensor_ClearList+0x20>)
 8006cee:	f001 fc5d 	bl	80085ac <memset>
}
 8006cf2:	bf00      	nop
 8006cf4:	bd80      	pop	{r7, pc}
 8006cf6:	bf00      	nop
 8006cf8:	20008b52 	.word	0x20008b52
 8006cfc:	20008ba4 	.word	0x20008ba4

08006d00 <Sensor_Init>:

void Sensor_Init(f_ptr delay_function)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
	UART3_Init(&UART3_rx_data);
 8006d08:	4806      	ldr	r0, [pc, #24]	; (8006d24 <Sensor_Init+0x24>)
 8006d0a:	f000 fc9f 	bl	800764c <UART3_Init>
	Sensor_UpdateGpioInit();
 8006d0e:	f000 fd03 	bl	8007718 <Sensor_UpdateGpioInit>
	Sensor_ClearList();
 8006d12:	f7ff ffe3 	bl	8006cdc <Sensor_ClearList>
	delay = delay_function;
 8006d16:	4a04      	ldr	r2, [pc, #16]	; (8006d28 <Sensor_Init+0x28>)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6013      	str	r3, [r2, #0]
}
 8006d1c:	bf00      	nop
 8006d1e:	3708      	adds	r7, #8
 8006d20:	46bd      	mov	sp, r7
 8006d22:	bd80      	pop	{r7, pc}
 8006d24:	200139ac 	.word	0x200139ac
 8006d28:	20008b64 	.word	0x20008b64

08006d2c <Sensor_GPIOUpdateList>:

uint8_t Sensor_GPIOUpdateList()
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	af00      	add	r7, sp, #0
	return Sensor_GpioValue();
 8006d30:	f000 fd0e 	bl	8007750 <Sensor_GpioValue>
 8006d34:	4603      	mov	r3, r0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <Sensor_UpdateList>:

void Sensor_UpdateList()
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
	Sensor_ClearList();
 8006d42:	f7ff ffcb 	bl	8006cdc <Sensor_ClearList>

	for(uint32_t addr = 0; addr <= 0xFFFF; ++addr)
 8006d46:	2300      	movs	r3, #0
 8006d48:	607b      	str	r3, [r7, #4]
 8006d4a:	e04f      	b.n	8006dec <Sensor_UpdateList+0xb0>
	{
		RingBuffClear(&UART3_rx_data);
 8006d4c:	482b      	ldr	r0, [pc, #172]	; (8006dfc <Sensor_UpdateList+0xc0>)
 8006d4e:	f7fb f958 	bl	8002002 <RingBuffClear>

		sprintf(buff, "%04" PRIx16 "t", (uint16_t)addr);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	461a      	mov	r2, r3
 8006d58:	4929      	ldr	r1, [pc, #164]	; (8006e00 <Sensor_UpdateList+0xc4>)
 8006d5a:	482a      	ldr	r0, [pc, #168]	; (8006e04 <Sensor_UpdateList+0xc8>)
 8006d5c:	f001 fc2e 	bl	80085bc <siprintf>
		UART3_SendData(buff, 5);
 8006d60:	2105      	movs	r1, #5
 8006d62:	4828      	ldr	r0, [pc, #160]	; (8006e04 <Sensor_UpdateList+0xc8>)
 8006d64:	f000 fd1a 	bl	800779c <UART3_SendData>

		delay(1);
 8006d68:	4b27      	ldr	r3, [pc, #156]	; (8006e08 <Sensor_UpdateList+0xcc>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2001      	movs	r0, #1
 8006d6e:	4798      	blx	r3
		char* ptr = NULL;
 8006d70:	2300      	movs	r3, #0
 8006d72:	603b      	str	r3, [r7, #0]
		if( (ptr = strstr(RingBuffGetArray(&UART3_rx_data), "/")) != NULL )
 8006d74:	4821      	ldr	r0, [pc, #132]	; (8006dfc <Sensor_UpdateList+0xc0>)
 8006d76:	f7fb f95e 	bl	8002036 <RingBuffGetArray>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	212f      	movs	r1, #47	; 0x2f
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f001 fc4f 	bl	8008622 <strchr>
 8006d84:	6038      	str	r0, [r7, #0]
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d029      	beq.n	8006de0 <Sensor_UpdateList+0xa4>
		{
			sensor_list[sensor_counter].addr = addr;
 8006d8c:	4b1f      	ldr	r3, [pc, #124]	; (8006e0c <Sensor_UpdateList+0xd0>)
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	4619      	mov	r1, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	b298      	uxth	r0, r3
 8006d96:	4a1e      	ldr	r2, [pc, #120]	; (8006e10 <Sensor_UpdateList+0xd4>)
 8006d98:	460b      	mov	r3, r1
 8006d9a:	005b      	lsls	r3, r3, #1
 8006d9c:	440b      	add	r3, r1
 8006d9e:	009b      	lsls	r3, r3, #2
 8006da0:	4413      	add	r3, r2
 8006da2:	3302      	adds	r3, #2
 8006da4:	4602      	mov	r2, r0
 8006da6:	801a      	strh	r2, [r3, #0]
			sensor_list[sensor_counter].type = (enum SENSOR_TYPE) *(ptr + 1);
 8006da8:	4b18      	ldr	r3, [pc, #96]	; (8006e0c <Sensor_UpdateList+0xd0>)
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	4619      	mov	r1, r3
 8006dae:	683b      	ldr	r3, [r7, #0]
 8006db0:	3301      	adds	r3, #1
 8006db2:	7818      	ldrb	r0, [r3, #0]
 8006db4:	4a16      	ldr	r2, [pc, #88]	; (8006e10 <Sensor_UpdateList+0xd4>)
 8006db6:	460b      	mov	r3, r1
 8006db8:	005b      	lsls	r3, r3, #1
 8006dba:	440b      	add	r3, r1
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	701a      	strb	r2, [r3, #0]
			sensor_counter++;
 8006dc4:	4b11      	ldr	r3, [pc, #68]	; (8006e0c <Sensor_UpdateList+0xd0>)
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	b2da      	uxtb	r2, r3
 8006dcc:	4b0f      	ldr	r3, [pc, #60]	; (8006e0c <Sensor_UpdateList+0xd0>)
 8006dce:	701a      	strb	r2, [r3, #0]
			if(sensor_counter >= 16)
 8006dd0:	4b0e      	ldr	r3, [pc, #56]	; (8006e0c <Sensor_UpdateList+0xd0>)
 8006dd2:	781b      	ldrb	r3, [r3, #0]
 8006dd4:	2b0f      	cmp	r3, #15
 8006dd6:	d903      	bls.n	8006de0 <Sensor_UpdateList+0xa4>
			{
				UART3_SendData_byte('/');
 8006dd8:	202f      	movs	r0, #47	; 0x2f
 8006dda:	f000 fcc7 	bl	800776c <UART3_SendData_byte>
				return;
 8006dde:	e009      	b.n	8006df4 <Sensor_UpdateList+0xb8>
			}
		}
		UART3_SendData_byte('/');
 8006de0:	202f      	movs	r0, #47	; 0x2f
 8006de2:	f000 fcc3 	bl	800776c <UART3_SendData_byte>
	for(uint32_t addr = 0; addr <= 0xFFFF; ++addr)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	3301      	adds	r3, #1
 8006dea:	607b      	str	r3, [r7, #4]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006df2:	d3ab      	bcc.n	8006d4c <Sensor_UpdateList+0x10>
	}
}
 8006df4:	3708      	adds	r7, #8
 8006df6:	46bd      	mov	sp, r7
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	200139ac 	.word	0x200139ac
 8006e00:	0800a158 	.word	0x0800a158
 8006e04:	20008b54 	.word	0x20008b54
 8006e08:	20008b64 	.word	0x20008b64
 8006e0c:	20008b52 	.word	0x20008b52
 8006e10:	20008ba4 	.word	0x20008ba4

08006e14 <Sensor_UpdateValue>:

void Sensor_UpdateValue()
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	71fb      	strb	r3, [r7, #7]
 8006e1e:	e08a      	b.n	8006f36 <Sensor_UpdateValue+0x122>
	{
		if(sensor_list[i].addr == 0) {
 8006e20:	79fa      	ldrb	r2, [r7, #7]
 8006e22:	4949      	ldr	r1, [pc, #292]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006e24:	4613      	mov	r3, r2
 8006e26:	005b      	lsls	r3, r3, #1
 8006e28:	4413      	add	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	3302      	adds	r3, #2
 8006e30:	881b      	ldrh	r3, [r3, #0]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d07b      	beq.n	8006f2e <Sensor_UpdateValue+0x11a>
			continue;
		}

		RingBuffClear(&UART3_rx_data);
 8006e36:	4845      	ldr	r0, [pc, #276]	; (8006f4c <Sensor_UpdateValue+0x138>)
 8006e38:	f7fb f8e3 	bl	8002002 <RingBuffClear>

		sprintf(buff, "%04" PRIx16 "v", sensor_list[i].addr);
 8006e3c:	79fa      	ldrb	r2, [r7, #7]
 8006e3e:	4942      	ldr	r1, [pc, #264]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006e40:	4613      	mov	r3, r2
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	4413      	add	r3, r2
 8006e46:	009b      	lsls	r3, r3, #2
 8006e48:	440b      	add	r3, r1
 8006e4a:	3302      	adds	r3, #2
 8006e4c:	881b      	ldrh	r3, [r3, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	493f      	ldr	r1, [pc, #252]	; (8006f50 <Sensor_UpdateValue+0x13c>)
 8006e52:	4840      	ldr	r0, [pc, #256]	; (8006f54 <Sensor_UpdateValue+0x140>)
 8006e54:	f001 fbb2 	bl	80085bc <siprintf>
		UART3_SendData(buff, 5);
 8006e58:	2105      	movs	r1, #5
 8006e5a:	483e      	ldr	r0, [pc, #248]	; (8006f54 <Sensor_UpdateValue+0x140>)
 8006e5c:	f000 fc9e 	bl	800779c <UART3_SendData>

		delay(5);
 8006e60:	4b3d      	ldr	r3, [pc, #244]	; (8006f58 <Sensor_UpdateValue+0x144>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2005      	movs	r0, #5
 8006e66:	4798      	blx	r3
		char* ptr = NULL;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	603b      	str	r3, [r7, #0]
		if( (ptr = strstr(RingBuffGetArray(&UART3_rx_data), "/")) != NULL )
 8006e6c:	4837      	ldr	r0, [pc, #220]	; (8006f4c <Sensor_UpdateValue+0x138>)
 8006e6e:	f7fb f8e2 	bl	8002036 <RingBuffGetArray>
 8006e72:	4603      	mov	r3, r0
 8006e74:	212f      	movs	r1, #47	; 0x2f
 8006e76:	4618      	mov	r0, r3
 8006e78:	f001 fbd3 	bl	8008622 <strchr>
 8006e7c:	6038      	str	r0, [r7, #0]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d01c      	beq.n	8006ebe <Sensor_UpdateValue+0xaa>
		{
			sensor_list[i].value = *(ptr + 1) << 24 | *(ptr + 2) << 16 | *(ptr + 3) << 8 | *(ptr + 4);
 8006e84:	79fa      	ldrb	r2, [r7, #7]
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	3301      	adds	r3, #1
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	0619      	lsls	r1, r3, #24
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	3302      	adds	r3, #2
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	041b      	lsls	r3, r3, #16
 8006e96:	4319      	orrs	r1, r3
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	3303      	adds	r3, #3
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	021b      	lsls	r3, r3, #8
 8006ea0:	430b      	orrs	r3, r1
 8006ea2:	6839      	ldr	r1, [r7, #0]
 8006ea4:	3104      	adds	r1, #4
 8006ea6:	7809      	ldrb	r1, [r1, #0]
 8006ea8:	430b      	orrs	r3, r1
 8006eaa:	4618      	mov	r0, r3
 8006eac:	4926      	ldr	r1, [pc, #152]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006eae:	4613      	mov	r3, r2
 8006eb0:	005b      	lsls	r3, r3, #1
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	440b      	add	r3, r1
 8006eb8:	3304      	adds	r3, #4
 8006eba:	6018      	str	r0, [r3, #0]
 8006ebc:	e033      	b.n	8006f26 <Sensor_UpdateValue+0x112>
		} else {
			if(sensor_list[i].error_counter > REQ_TO_DISABLE)
 8006ebe:	79fa      	ldrb	r2, [r7, #7]
 8006ec0:	4921      	ldr	r1, [pc, #132]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006ec2:	4613      	mov	r3, r2
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	4413      	add	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	440b      	add	r3, r1
 8006ecc:	3308      	adds	r3, #8
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	2b06      	cmp	r3, #6
 8006ed2:	d90a      	bls.n	8006eea <Sensor_UpdateValue+0xd6>
			{
				sensor_list[i].addr = 0;
 8006ed4:	79fa      	ldrb	r2, [r7, #7]
 8006ed6:	491c      	ldr	r1, [pc, #112]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006ed8:	4613      	mov	r3, r2
 8006eda:	005b      	lsls	r3, r3, #1
 8006edc:	4413      	add	r3, r2
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	440b      	add	r3, r1
 8006ee2:	3302      	adds	r3, #2
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	801a      	strh	r2, [r3, #0]
 8006ee8:	e01d      	b.n	8006f26 <Sensor_UpdateValue+0x112>
			} else {
				sensor_list[i].value = 0;
 8006eea:	79fa      	ldrb	r2, [r7, #7]
 8006eec:	4916      	ldr	r1, [pc, #88]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006eee:	4613      	mov	r3, r2
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	4413      	add	r3, r2
 8006ef4:	009b      	lsls	r3, r3, #2
 8006ef6:	440b      	add	r3, r1
 8006ef8:	3304      	adds	r3, #4
 8006efa:	2200      	movs	r2, #0
 8006efc:	601a      	str	r2, [r3, #0]
				sensor_list[i].error_counter++;
 8006efe:	79fa      	ldrb	r2, [r7, #7]
 8006f00:	4911      	ldr	r1, [pc, #68]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006f02:	4613      	mov	r3, r2
 8006f04:	005b      	lsls	r3, r3, #1
 8006f06:	4413      	add	r3, r2
 8006f08:	009b      	lsls	r3, r3, #2
 8006f0a:	440b      	add	r3, r1
 8006f0c:	3308      	adds	r3, #8
 8006f0e:	781b      	ldrb	r3, [r3, #0]
 8006f10:	3301      	adds	r3, #1
 8006f12:	b2d8      	uxtb	r0, r3
 8006f14:	490c      	ldr	r1, [pc, #48]	; (8006f48 <Sensor_UpdateValue+0x134>)
 8006f16:	4613      	mov	r3, r2
 8006f18:	005b      	lsls	r3, r3, #1
 8006f1a:	4413      	add	r3, r2
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	440b      	add	r3, r1
 8006f20:	3308      	adds	r3, #8
 8006f22:	4602      	mov	r2, r0
 8006f24:	701a      	strb	r2, [r3, #0]
			}
		}

		UART3_SendData_byte('/');
 8006f26:	202f      	movs	r0, #47	; 0x2f
 8006f28:	f000 fc20 	bl	800776c <UART3_SendData_byte>
 8006f2c:	e000      	b.n	8006f30 <Sensor_UpdateValue+0x11c>
			continue;
 8006f2e:	bf00      	nop
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006f30:	79fb      	ldrb	r3, [r7, #7]
 8006f32:	3301      	adds	r3, #1
 8006f34:	71fb      	strb	r3, [r7, #7]
 8006f36:	79fb      	ldrb	r3, [r7, #7]
 8006f38:	2b1f      	cmp	r3, #31
 8006f3a:	f67f af71 	bls.w	8006e20 <Sensor_UpdateValue+0xc>
	}
}
 8006f3e:	bf00      	nop
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20008ba4 	.word	0x20008ba4
 8006f4c:	200139ac 	.word	0x200139ac
 8006f50:	0800a160 	.word	0x0800a160
 8006f54:	20008b54 	.word	0x20008b54
 8006f58:	20008b64 	.word	0x20008b64

08006f5c <Sensor_CheckValue>:

uint8_t Sensor_CheckValue(uint16_t sen_addr, uint32_t value)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b085      	sub	sp, #20
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	4603      	mov	r3, r0
 8006f64:	6039      	str	r1, [r7, #0]
 8006f66:	80fb      	strh	r3, [r7, #6]
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	73fb      	strb	r3, [r7, #15]
 8006f6c:	e01e      	b.n	8006fac <Sensor_CheckValue+0x50>
	{
		if(sensor_list[i].addr == sen_addr)
 8006f6e:	7bfa      	ldrb	r2, [r7, #15]
 8006f70:	4913      	ldr	r1, [pc, #76]	; (8006fc0 <Sensor_CheckValue+0x64>)
 8006f72:	4613      	mov	r3, r2
 8006f74:	005b      	lsls	r3, r3, #1
 8006f76:	4413      	add	r3, r2
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	440b      	add	r3, r1
 8006f7c:	3302      	adds	r3, #2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	88fa      	ldrh	r2, [r7, #6]
 8006f82:	429a      	cmp	r2, r3
 8006f84:	d10f      	bne.n	8006fa6 <Sensor_CheckValue+0x4a>
		{
			return sensor_list[i].value >= value ? 1 : 0;
 8006f86:	7bfa      	ldrb	r2, [r7, #15]
 8006f88:	490d      	ldr	r1, [pc, #52]	; (8006fc0 <Sensor_CheckValue+0x64>)
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	005b      	lsls	r3, r3, #1
 8006f8e:	4413      	add	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	440b      	add	r3, r1
 8006f94:	3304      	adds	r3, #4
 8006f96:	681a      	ldr	r2, [r3, #0]
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	bf2c      	ite	cs
 8006f9e:	2301      	movcs	r3, #1
 8006fa0:	2300      	movcc	r3, #0
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	e006      	b.n	8006fb4 <Sensor_CheckValue+0x58>
	for(uint8_t i = 0; i < SENSOR_MAX; ++i)
 8006fa6:	7bfb      	ldrb	r3, [r7, #15]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	73fb      	strb	r3, [r7, #15]
 8006fac:	7bfb      	ldrb	r3, [r7, #15]
 8006fae:	2b1f      	cmp	r3, #31
 8006fb0:	d9dd      	bls.n	8006f6e <Sensor_CheckValue+0x12>
		}
	}
	return 0;
 8006fb2:	2300      	movs	r3, #0
}
 8006fb4:	4618      	mov	r0, r3
 8006fb6:	3714      	adds	r7, #20
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr
 8006fc0:	20008ba4 	.word	0x20008ba4

08006fc4 <Sensor_task>:
#include "FreeRTOS.h"
#include "task.h"


void Sensor_task( void * pvParameters )
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( uint32_t ) pvParameters ) == 1 );
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d009      	beq.n	8006fe6 <Sensor_task+0x22>
 8006fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd6:	f383 8811 	msr	BASEPRI, r3
 8006fda:	f3bf 8f6f 	isb	sy
 8006fde:	f3bf 8f4f 	dsb	sy
 8006fe2:	60fb      	str	r3, [r7, #12]
 8006fe4:	e7fe      	b.n	8006fe4 <Sensor_task+0x20>

	Sensor_Init(vTaskDelay);
 8006fe6:	4809      	ldr	r0, [pc, #36]	; (800700c <Sensor_task+0x48>)
 8006fe8:	f7ff fe8a 	bl	8006d00 <Sensor_Init>
	Sensor_UpdateList();
 8006fec:	f7ff fea6 	bl	8006d3c <Sensor_UpdateList>

	while(1)
	{
		if(Sensor_GPIOUpdateList())
 8006ff0:	f7ff fe9c 	bl	8006d2c <Sensor_GPIOUpdateList>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d001      	beq.n	8006ffe <Sensor_task+0x3a>
		{
			Sensor_UpdateList();
 8006ffa:	f7ff fe9f 	bl	8006d3c <Sensor_UpdateList>
		}

		Sensor_UpdateValue();
 8006ffe:	f7ff ff09 	bl	8006e14 <Sensor_UpdateValue>

		vTaskDelay(pdMS_TO_TICKS(500));
 8007002:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007006:	f7fe f913 	bl	8005230 <vTaskDelay>
		if(Sensor_GPIOUpdateList())
 800700a:	e7f1      	b.n	8006ff0 <Sensor_task+0x2c>
 800700c:	08005231 	.word	0x08005231

08007010 <Sensor_TaskInit>:
	}
}

void Sensor_TaskInit( void )
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af02      	add	r7, sp, #8
	TaskHandle_t xHandle = NULL;
 8007016:	2300      	movs	r3, #0
 8007018:	603b      	str	r3, [r7, #0]

	BaseType_t xReturned =
 800701a:	463b      	mov	r3, r7
 800701c:	9301      	str	r3, [sp, #4]
 800701e:	2304      	movs	r3, #4
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	2301      	movs	r3, #1
 8007024:	2280      	movs	r2, #128	; 0x80
 8007026:	4904      	ldr	r1, [pc, #16]	; (8007038 <Sensor_TaskInit+0x28>)
 8007028:	4804      	ldr	r0, [pc, #16]	; (800703c <Sensor_TaskInit+0x2c>)
 800702a:	f7fd ffbd 	bl	8004fa8 <xTaskCreate>
 800702e:	6078      	str	r0, [r7, #4]
					128,	 						 /* Stack size in words, not bytes. */
                    ( void * ) 1,     			 	 /* Parameter passed into the task. */
                    4,				 				 /* Priority at which the task is created. */
                    &xHandle );   			   	     /* Used to pass out the created task's handle. */

}
 8007030:	bf00      	nop
 8007032:	3708      	adds	r7, #8
 8007034:	46bd      	mov	sp, r7
 8007036:	bd80      	pop	{r7, pc}
 8007038:	0800a168 	.word	0x0800a168
 800703c:	08006fc5 	.word	0x08006fc5

08007040 <__NVIC_GetPriorityGrouping>:
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007044:	4b04      	ldr	r3, [pc, #16]	; (8007058 <__NVIC_GetPriorityGrouping+0x18>)
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	0a1b      	lsrs	r3, r3, #8
 800704a:	f003 0307 	and.w	r3, r3, #7
}
 800704e:	4618      	mov	r0, r3
 8007050:	46bd      	mov	sp, r7
 8007052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007056:	4770      	bx	lr
 8007058:	e000ed00 	.word	0xe000ed00

0800705c <__NVIC_EnableIRQ>:
{
 800705c:	b480      	push	{r7}
 800705e:	b083      	sub	sp, #12
 8007060:	af00      	add	r7, sp, #0
 8007062:	4603      	mov	r3, r0
 8007064:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800706a:	2b00      	cmp	r3, #0
 800706c:	db0b      	blt.n	8007086 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800706e:	4909      	ldr	r1, [pc, #36]	; (8007094 <__NVIC_EnableIRQ+0x38>)
 8007070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007074:	095b      	lsrs	r3, r3, #5
 8007076:	79fa      	ldrb	r2, [r7, #7]
 8007078:	f002 021f 	and.w	r2, r2, #31
 800707c:	2001      	movs	r0, #1
 800707e:	fa00 f202 	lsl.w	r2, r0, r2
 8007082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr
 8007092:	bf00      	nop
 8007094:	e000e100 	.word	0xe000e100

08007098 <__NVIC_SetPriority>:
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	4603      	mov	r3, r0
 80070a0:	6039      	str	r1, [r7, #0]
 80070a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	db0a      	blt.n	80070c2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070ac:	490d      	ldr	r1, [pc, #52]	; (80070e4 <__NVIC_SetPriority+0x4c>)
 80070ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	b2d2      	uxtb	r2, r2
 80070b6:	0112      	lsls	r2, r2, #4
 80070b8:	b2d2      	uxtb	r2, r2
 80070ba:	440b      	add	r3, r1
 80070bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80070c0:	e00a      	b.n	80070d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070c2:	4909      	ldr	r1, [pc, #36]	; (80070e8 <__NVIC_SetPriority+0x50>)
 80070c4:	79fb      	ldrb	r3, [r7, #7]
 80070c6:	f003 030f 	and.w	r3, r3, #15
 80070ca:	3b04      	subs	r3, #4
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	0112      	lsls	r2, r2, #4
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	440b      	add	r3, r1
 80070d6:	761a      	strb	r2, [r3, #24]
}
 80070d8:	bf00      	nop
 80070da:	370c      	adds	r7, #12
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr
 80070e4:	e000e100 	.word	0xe000e100
 80070e8:	e000ed00 	.word	0xe000ed00

080070ec <NVIC_EncodePriority>:
{
 80070ec:	b480      	push	{r7}
 80070ee:	b089      	sub	sp, #36	; 0x24
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f003 0307 	and.w	r3, r3, #7
 80070fe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	f1c3 0307 	rsb	r3, r3, #7
 8007106:	2b04      	cmp	r3, #4
 8007108:	bf28      	it	cs
 800710a:	2304      	movcs	r3, #4
 800710c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800710e:	69fb      	ldr	r3, [r7, #28]
 8007110:	3304      	adds	r3, #4
 8007112:	2b06      	cmp	r3, #6
 8007114:	d902      	bls.n	800711c <NVIC_EncodePriority+0x30>
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	3b03      	subs	r3, #3
 800711a:	e000      	b.n	800711e <NVIC_EncodePriority+0x32>
 800711c:	2300      	movs	r3, #0
 800711e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007120:	2201      	movs	r2, #1
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	fa02 f303 	lsl.w	r3, r2, r3
 8007128:	1e5a      	subs	r2, r3, #1
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	401a      	ands	r2, r3
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007132:	2101      	movs	r1, #1
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	fa01 f303 	lsl.w	r3, r1, r3
 800713a:	1e59      	subs	r1, r3, #1
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007140:	4313      	orrs	r3, r2
}
 8007142:	4618      	mov	r0, r3
 8007144:	3724      	adds	r7, #36	; 0x24
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <LL_USART_Enable>:
{
 800714e:	b480      	push	{r7}
 8007150:	b083      	sub	sp, #12
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	60da      	str	r2, [r3, #12]
}
 8007162:	bf00      	nop
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	615a      	str	r2, [r3, #20]
}
 800718e:	bf00      	nop
 8007190:	370c      	adds	r7, #12
 8007192:	46bd      	mov	sp, r7
 8007194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007198:	4770      	bx	lr

0800719a <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 0320 	and.w	r3, r3, #32
 80071aa:	2b20      	cmp	r3, #32
 80071ac:	bf0c      	ite	eq
 80071ae:	2301      	moveq	r3, #1
 80071b0:	2300      	movne	r3, #0
 80071b2:	b2db      	uxtb	r3, r3
}
 80071b4:	4618      	mov	r0, r3
 80071b6:	370c      	adds	r7, #12
 80071b8:	46bd      	mov	sp, r7
 80071ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071be:	4770      	bx	lr

080071c0 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80071c0:	b480      	push	{r7}
 80071c2:	b083      	sub	sp, #12
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071d0:	2b40      	cmp	r3, #64	; 0x40
 80071d2:	bf0c      	ite	eq
 80071d4:	2301      	moveq	r3, #1
 80071d6:	2300      	movne	r3, #0
 80071d8:	b2db      	uxtb	r3, r3
}
 80071da:	4618      	mov	r0, r3
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <LL_USART_ClearFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_ClearFlag_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_RXNE(USART_TypeDef *USARTx)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b083      	sub	sp, #12
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f06f 0220 	mvn.w	r2, #32
 80071f4:	601a      	str	r2, [r3, #0]
}
 80071f6:	bf00      	nop
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr

08007202 <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 8007202:	b480      	push	{r7}
 8007204:	b083      	sub	sp, #12
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	f043 0220 	orr.w	r2, r3, #32
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	60da      	str	r2, [r3, #12]
}
 8007216:	bf00      	nop
 8007218:	370c      	adds	r7, #12
 800721a:	46bd      	mov	sp, r7
 800721c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007220:	4770      	bx	lr

08007222 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 8007222:	b480      	push	{r7}
 8007224:	b083      	sub	sp, #12
 8007226:	af00      	add	r7, sp, #0
 8007228:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	b2db      	uxtb	r3, r3
}
 8007230:	4618      	mov	r0, r3
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr

0800723c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800723c:	b480      	push	{r7}
 800723e:	b083      	sub	sp, #12
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
 8007244:	460b      	mov	r3, r1
 8007246:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8007248:	78fa      	ldrb	r2, [r7, #3]
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	605a      	str	r2, [r3, #4]
}
 800724e:	bf00      	nop
 8007250:	370c      	adds	r7, #12
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr
	...

0800725c <UART2_Init>:
#include "stm32f4xx_ll_utils.h"

static struct ring_buffer_struct* UART_rx_data;

void UART2_Init(struct ring_buffer_struct* rx_data)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b090      	sub	sp, #64	; 0x40
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
	LL_USART_InitTypeDef USART_InitStruct = {0};
 8007264:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007268:	2200      	movs	r2, #0
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	605a      	str	r2, [r3, #4]
 800726e:	609a      	str	r2, [r3, #8]
 8007270:	60da      	str	r2, [r3, #12]
 8007272:	611a      	str	r2, [r3, #16]
 8007274:	615a      	str	r2, [r3, #20]
 8007276:	619a      	str	r2, [r3, #24]
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007278:	f107 030c 	add.w	r3, r7, #12
 800727c:	2200      	movs	r2, #0
 800727e:	601a      	str	r2, [r3, #0]
 8007280:	605a      	str	r2, [r3, #4]
 8007282:	609a      	str	r2, [r3, #8]
 8007284:	60da      	str	r2, [r3, #12]
 8007286:	611a      	str	r2, [r3, #16]
 8007288:	615a      	str	r2, [r3, #20]

	/**USART2 GPIO Configuration
	PA3   ------> USART2_RX
	PD5   ------> USART2_TX
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800728a:	2308      	movs	r3, #8
 800728c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800728e:	2302      	movs	r3, #2
 8007290:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007292:	2303      	movs	r3, #3
 8007294:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007296:	2300      	movs	r3, #0
 8007298:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800729a:	2300      	movs	r3, #0
 800729c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800729e:	2307      	movs	r3, #7
 80072a0:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072a2:	f107 030c 	add.w	r3, r7, #12
 80072a6:	4619      	mov	r1, r3
 80072a8:	4824      	ldr	r0, [pc, #144]	; (800733c <UART2_Init+0xe0>)
 80072aa:	f7fb fb7c 	bl	80029a6 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80072ae:	2320      	movs	r3, #32
 80072b0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80072b2:	2302      	movs	r3, #2
 80072b4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80072b6:	2303      	movs	r3, #3
 80072b8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80072ba:	2300      	movs	r3, #0
 80072bc:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80072be:	2300      	movs	r3, #0
 80072c0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80072c2:	2307      	movs	r3, #7
 80072c4:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80072c6:	f107 030c 	add.w	r3, r7, #12
 80072ca:	4619      	mov	r1, r3
 80072cc:	481c      	ldr	r0, [pc, #112]	; (8007340 <UART2_Init+0xe4>)
 80072ce:	f7fb fb6a 	bl	80029a6 <LL_GPIO_Init>

	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80072d2:	f7ff feb5 	bl	8007040 <__NVIC_GetPriorityGrouping>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2200      	movs	r2, #0
 80072da:	2100      	movs	r1, #0
 80072dc:	4618      	mov	r0, r3
 80072de:	f7ff ff05 	bl	80070ec <NVIC_EncodePriority>
 80072e2:	4603      	mov	r3, r0
 80072e4:	4619      	mov	r1, r3
 80072e6:	2026      	movs	r0, #38	; 0x26
 80072e8:	f7ff fed6 	bl	8007098 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 80072ec:	2026      	movs	r0, #38	; 0x26
 80072ee:	f7ff feb5 	bl	800705c <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 115200;
 80072f2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80072f6:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80072f8:	2300      	movs	r3, #0
 80072fa:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80072fc:	2300      	movs	r3, #0
 80072fe:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8007300:	2300      	movs	r3, #0
 8007302:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8007304:	230c      	movs	r3, #12
 8007306:	637b      	str	r3, [r7, #52]	; 0x34
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8007308:	2300      	movs	r3, #0
 800730a:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800730c:	2300      	movs	r3, #0
 800730e:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_USART_Init(USART2, &USART_InitStruct);
 8007310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007314:	4619      	mov	r1, r3
 8007316:	480b      	ldr	r0, [pc, #44]	; (8007344 <UART2_Init+0xe8>)
 8007318:	f7fc fa46 	bl	80037a8 <LL_USART_Init>
	LL_USART_EnableIT_RXNE(USART2);
 800731c:	4809      	ldr	r0, [pc, #36]	; (8007344 <UART2_Init+0xe8>)
 800731e:	f7ff ff70 	bl	8007202 <LL_USART_EnableIT_RXNE>
	LL_USART_ConfigAsyncMode(USART2);
 8007322:	4808      	ldr	r0, [pc, #32]	; (8007344 <UART2_Init+0xe8>)
 8007324:	f7ff ff23 	bl	800716e <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART2);
 8007328:	4806      	ldr	r0, [pc, #24]	; (8007344 <UART2_Init+0xe8>)
 800732a:	f7ff ff10 	bl	800714e <LL_USART_Enable>

	UART_rx_data = rx_data;
 800732e:	4a06      	ldr	r2, [pc, #24]	; (8007348 <UART2_Init+0xec>)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6013      	str	r3, [r2, #0]
}
 8007334:	bf00      	nop
 8007336:	3740      	adds	r7, #64	; 0x40
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}
 800733c:	40020000 	.word	0x40020000
 8007340:	40020c00 	.word	0x40020c00
 8007344:	40004400 	.word	0x40004400
 8007348:	20008b68 	.word	0x20008b68

0800734c <UART2_SendData_byte>:

void UART2_SendData_byte(char data)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	4603      	mov	r3, r0
 8007354:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART2, data);
 8007356:	79fb      	ldrb	r3, [r7, #7]
 8007358:	4619      	mov	r1, r3
 800735a:	4807      	ldr	r0, [pc, #28]	; (8007378 <UART2_SendData_byte+0x2c>)
 800735c:	f7ff ff6e 	bl	800723c <LL_USART_TransmitData8>
	while (!LL_USART_IsActiveFlag_TC(USART2));
 8007360:	bf00      	nop
 8007362:	4805      	ldr	r0, [pc, #20]	; (8007378 <UART2_SendData_byte+0x2c>)
 8007364:	f7ff ff2c 	bl	80071c0 <LL_USART_IsActiveFlag_TC>
 8007368:	4603      	mov	r3, r0
 800736a:	2b00      	cmp	r3, #0
 800736c:	d0f9      	beq.n	8007362 <UART2_SendData_byte+0x16>
}
 800736e:	bf00      	nop
 8007370:	3708      	adds	r7, #8
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	40004400 	.word	0x40004400

0800737c <UART2_SendData>:

void UART2_SendData(char* data, uint32_t data_length)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < data_length; ++i)
 8007386:	2300      	movs	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
 800738a:	e009      	b.n	80073a0 <UART2_SendData+0x24>
	{
		UART2_SendData_byte(data[i]);
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	4413      	add	r3, r2
 8007392:	781b      	ldrb	r3, [r3, #0]
 8007394:	4618      	mov	r0, r3
 8007396:	f7ff ffd9 	bl	800734c <UART2_SendData_byte>
	for(uint32_t i = 0; i < data_length; ++i)
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	3301      	adds	r3, #1
 800739e:	60fb      	str	r3, [r7, #12]
 80073a0:	68fa      	ldr	r2, [r7, #12]
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d3f1      	bcc.n	800738c <UART2_SendData+0x10>
	}
}
 80073a8:	bf00      	nop
 80073aa:	3710      	adds	r7, #16
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <UART2_CharReception_Callback>:

void UART2_CharReception_Callback(void)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
	__IO uint8_t received_char;
	received_char = LL_USART_ReceiveData8(USART2);
 80073b6:	4808      	ldr	r0, [pc, #32]	; (80073d8 <UART2_CharReception_Callback+0x28>)
 80073b8:	f7ff ff33 	bl	8007222 <LL_USART_ReceiveData8>
 80073bc:	4603      	mov	r3, r0
 80073be:	71fb      	strb	r3, [r7, #7]

	RingBuffPush(UART_rx_data, (char)received_char);
 80073c0:	4b06      	ldr	r3, [pc, #24]	; (80073dc <UART2_CharReception_Callback+0x2c>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	79fa      	ldrb	r2, [r7, #7]
 80073c6:	b2d2      	uxtb	r2, r2
 80073c8:	4611      	mov	r1, r2
 80073ca:	4618      	mov	r0, r3
 80073cc:	f7fa fdfb 	bl	8001fc6 <RingBuffPush>
}
 80073d0:	bf00      	nop
 80073d2:	3708      	adds	r7, #8
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40004400 	.word	0x40004400
 80073dc:	20008b68 	.word	0x20008b68

080073e0 <Error_Callback>:

static void Error_Callback(void)
{
 80073e0:	b480      	push	{r7}
 80073e2:	af00      	add	r7, sp, #0
	//dummy
}
 80073e4:	bf00      	nop
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr
	...

080073f0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART2)) {
 80073f4:	4807      	ldr	r0, [pc, #28]	; (8007414 <USART2_IRQHandler+0x24>)
 80073f6:	f7ff fed0 	bl	800719a <LL_USART_IsActiveFlag_RXNE>
 80073fa:	4603      	mov	r3, r0
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d005      	beq.n	800740c <USART2_IRQHandler+0x1c>
		UART2_CharReception_Callback();
 8007400:	f7ff ffd6 	bl	80073b0 <UART2_CharReception_Callback>
		LL_USART_ClearFlag_RXNE(USART2);
 8007404:	4803      	ldr	r0, [pc, #12]	; (8007414 <USART2_IRQHandler+0x24>)
 8007406:	f7ff feee 	bl	80071e6 <LL_USART_ClearFlag_RXNE>
	} else {
		Error_Callback();
	}
}
 800740a:	e001      	b.n	8007410 <USART2_IRQHandler+0x20>
		Error_Callback();
 800740c:	f7ff ffe8 	bl	80073e0 <Error_Callback>
}
 8007410:	bf00      	nop
 8007412:	bd80      	pop	{r7, pc}
 8007414:	40004400 	.word	0x40004400

08007418 <__NVIC_GetPriorityGrouping>:
{
 8007418:	b480      	push	{r7}
 800741a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800741c:	4b04      	ldr	r3, [pc, #16]	; (8007430 <__NVIC_GetPriorityGrouping+0x18>)
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	0a1b      	lsrs	r3, r3, #8
 8007422:	f003 0307 	and.w	r3, r3, #7
}
 8007426:	4618      	mov	r0, r3
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr
 8007430:	e000ed00 	.word	0xe000ed00

08007434 <__NVIC_EnableIRQ>:
{
 8007434:	b480      	push	{r7}
 8007436:	b083      	sub	sp, #12
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800743e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007442:	2b00      	cmp	r3, #0
 8007444:	db0b      	blt.n	800745e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007446:	4909      	ldr	r1, [pc, #36]	; (800746c <__NVIC_EnableIRQ+0x38>)
 8007448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800744c:	095b      	lsrs	r3, r3, #5
 800744e:	79fa      	ldrb	r2, [r7, #7]
 8007450:	f002 021f 	and.w	r2, r2, #31
 8007454:	2001      	movs	r0, #1
 8007456:	fa00 f202 	lsl.w	r2, r0, r2
 800745a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800745e:	bf00      	nop
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	e000e100 	.word	0xe000e100

08007470 <__NVIC_SetPriority>:
{
 8007470:	b480      	push	{r7}
 8007472:	b083      	sub	sp, #12
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	6039      	str	r1, [r7, #0]
 800747a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800747c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007480:	2b00      	cmp	r3, #0
 8007482:	db0a      	blt.n	800749a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007484:	490d      	ldr	r1, [pc, #52]	; (80074bc <__NVIC_SetPriority+0x4c>)
 8007486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800748a:	683a      	ldr	r2, [r7, #0]
 800748c:	b2d2      	uxtb	r2, r2
 800748e:	0112      	lsls	r2, r2, #4
 8007490:	b2d2      	uxtb	r2, r2
 8007492:	440b      	add	r3, r1
 8007494:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007498:	e00a      	b.n	80074b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800749a:	4909      	ldr	r1, [pc, #36]	; (80074c0 <__NVIC_SetPriority+0x50>)
 800749c:	79fb      	ldrb	r3, [r7, #7]
 800749e:	f003 030f 	and.w	r3, r3, #15
 80074a2:	3b04      	subs	r3, #4
 80074a4:	683a      	ldr	r2, [r7, #0]
 80074a6:	b2d2      	uxtb	r2, r2
 80074a8:	0112      	lsls	r2, r2, #4
 80074aa:	b2d2      	uxtb	r2, r2
 80074ac:	440b      	add	r3, r1
 80074ae:	761a      	strb	r2, [r3, #24]
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr
 80074bc:	e000e100 	.word	0xe000e100
 80074c0:	e000ed00 	.word	0xe000ed00

080074c4 <NVIC_EncodePriority>:
{
 80074c4:	b480      	push	{r7}
 80074c6:	b089      	sub	sp, #36	; 0x24
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	60f8      	str	r0, [r7, #12]
 80074cc:	60b9      	str	r1, [r7, #8]
 80074ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f003 0307 	and.w	r3, r3, #7
 80074d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	f1c3 0307 	rsb	r3, r3, #7
 80074de:	2b04      	cmp	r3, #4
 80074e0:	bf28      	it	cs
 80074e2:	2304      	movcs	r3, #4
 80074e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80074e6:	69fb      	ldr	r3, [r7, #28]
 80074e8:	3304      	adds	r3, #4
 80074ea:	2b06      	cmp	r3, #6
 80074ec:	d902      	bls.n	80074f4 <NVIC_EncodePriority+0x30>
 80074ee:	69fb      	ldr	r3, [r7, #28]
 80074f0:	3b03      	subs	r3, #3
 80074f2:	e000      	b.n	80074f6 <NVIC_EncodePriority+0x32>
 80074f4:	2300      	movs	r3, #0
 80074f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80074f8:	2201      	movs	r2, #1
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007500:	1e5a      	subs	r2, r3, #1
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	401a      	ands	r2, r3
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800750a:	2101      	movs	r1, #1
 800750c:	697b      	ldr	r3, [r7, #20]
 800750e:	fa01 f303 	lsl.w	r3, r1, r3
 8007512:	1e59      	subs	r1, r3, #1
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007518:	4313      	orrs	r3, r2
}
 800751a:	4618      	mov	r0, r3
 800751c:	3724      	adds	r7, #36	; 0x24
 800751e:	46bd      	mov	sp, r7
 8007520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007524:	4770      	bx	lr

08007526 <LL_GPIO_ReadInputPort>:
{
 8007526:	b480      	push	{r7}
 8007528:	b083      	sub	sp, #12
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	691b      	ldr	r3, [r3, #16]
}
 8007532:	4618      	mov	r0, r3
 8007534:	370c      	adds	r7, #12
 8007536:	46bd      	mov	sp, r7
 8007538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753c:	4770      	bx	lr

0800753e <LL_USART_Enable>:
{
 800753e:	b480      	push	{r7}
 8007540:	b083      	sub	sp, #12
 8007542:	af00      	add	r7, sp, #0
 8007544:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	68db      	ldr	r3, [r3, #12]
 800754a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	60da      	str	r2, [r3, #12]
}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755c:	4770      	bx	lr

0800755e <LL_USART_ConfigAsyncMode>:
{
 800755e:	b480      	push	{r7}
 8007560:	b083      	sub	sp, #12
 8007562:	af00      	add	r7, sp, #0
 8007564:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	691b      	ldr	r3, [r3, #16]
 800756a:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	615a      	str	r2, [r3, #20]
}
 800757e:	bf00      	nop
 8007580:	370c      	adds	r7, #12
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr

0800758a <LL_USART_IsActiveFlag_RXNE>:
{
 800758a:	b480      	push	{r7}
 800758c:	b083      	sub	sp, #12
 800758e:	af00      	add	r7, sp, #0
 8007590:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f003 0320 	and.w	r3, r3, #32
 800759a:	2b20      	cmp	r3, #32
 800759c:	bf0c      	ite	eq
 800759e:	2301      	moveq	r3, #1
 80075a0:	2300      	movne	r3, #0
 80075a2:	b2db      	uxtb	r3, r3
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <LL_USART_IsActiveFlag_TC>:
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075c0:	2b40      	cmp	r3, #64	; 0x40
 80075c2:	bf0c      	ite	eq
 80075c4:	2301      	moveq	r3, #1
 80075c6:	2300      	movne	r3, #0
 80075c8:	b2db      	uxtb	r3, r3
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	370c      	adds	r7, #12
 80075ce:	46bd      	mov	sp, r7
 80075d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d4:	4770      	bx	lr

080075d6 <LL_USART_ClearFlag_RXNE>:
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f06f 0220 	mvn.w	r2, #32
 80075e4:	601a      	str	r2, [r3, #0]
}
 80075e6:	bf00      	nop
 80075e8:	370c      	adds	r7, #12
 80075ea:	46bd      	mov	sp, r7
 80075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f0:	4770      	bx	lr

080075f2 <LL_USART_EnableIT_RXNE>:
{
 80075f2:	b480      	push	{r7}
 80075f4:	b083      	sub	sp, #12
 80075f6:	af00      	add	r7, sp, #0
 80075f8:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	f043 0220 	orr.w	r2, r3, #32
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	60da      	str	r2, [r3, #12]
}
 8007606:	bf00      	nop
 8007608:	370c      	adds	r7, #12
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr

08007612 <LL_USART_ReceiveData8>:
{
 8007612:	b480      	push	{r7}
 8007614:	b083      	sub	sp, #12
 8007616:	af00      	add	r7, sp, #0
 8007618:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	685b      	ldr	r3, [r3, #4]
 800761e:	b2db      	uxtb	r3, r3
}
 8007620:	4618      	mov	r0, r3
 8007622:	370c      	adds	r7, #12
 8007624:	46bd      	mov	sp, r7
 8007626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762a:	4770      	bx	lr

0800762c <LL_USART_TransmitData8>:
{
 800762c:	b480      	push	{r7}
 800762e:	b083      	sub	sp, #12
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	460b      	mov	r3, r1
 8007636:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8007638:	78fa      	ldrb	r2, [r7, #3]
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	605a      	str	r2, [r3, #4]
}
 800763e:	bf00      	nop
 8007640:	370c      	adds	r7, #12
 8007642:	46bd      	mov	sp, r7
 8007644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007648:	4770      	bx	lr
	...

0800764c <UART3_Init>:
#include "stm32f4xx_ll_utils.h"

static struct ring_buffer_struct* UART_rx_data;

void UART3_Init(struct ring_buffer_struct* rx_data)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b090      	sub	sp, #64	; 0x40
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
	LL_USART_InitTypeDef USART_InitStruct = {0};
 8007654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007658:	2200      	movs	r2, #0
 800765a:	601a      	str	r2, [r3, #0]
 800765c:	605a      	str	r2, [r3, #4]
 800765e:	609a      	str	r2, [r3, #8]
 8007660:	60da      	str	r2, [r3, #12]
 8007662:	611a      	str	r2, [r3, #16]
 8007664:	615a      	str	r2, [r3, #20]
 8007666:	619a      	str	r2, [r3, #24]

	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007668:	f107 030c 	add.w	r3, r7, #12
 800766c:	2200      	movs	r2, #0
 800766e:	601a      	str	r2, [r3, #0]
 8007670:	605a      	str	r2, [r3, #4]
 8007672:	609a      	str	r2, [r3, #8]
 8007674:	60da      	str	r2, [r3, #12]
 8007676:	611a      	str	r2, [r3, #16]
 8007678:	615a      	str	r2, [r3, #20]

	/**USART3 GPIO Configuration
	PD8   ------> USART3_TX
	PD9   ------> USART3_RX
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 800767a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800767e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007680:	2302      	movs	r3, #2
 8007682:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007684:	2303      	movs	r3, #3
 8007686:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007688:	2300      	movs	r3, #0
 800768a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800768c:	2300      	movs	r3, #0
 800768e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8007690:	2307      	movs	r3, #7
 8007692:	623b      	str	r3, [r7, #32]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007694:	f107 030c 	add.w	r3, r7, #12
 8007698:	4619      	mov	r1, r3
 800769a:	481c      	ldr	r0, [pc, #112]	; (800770c <UART3_Init+0xc0>)
 800769c:	f7fb f983 	bl	80029a6 <LL_GPIO_Init>

	NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80076a0:	f7ff feba 	bl	8007418 <__NVIC_GetPriorityGrouping>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2200      	movs	r2, #0
 80076a8:	2100      	movs	r1, #0
 80076aa:	4618      	mov	r0, r3
 80076ac:	f7ff ff0a 	bl	80074c4 <NVIC_EncodePriority>
 80076b0:	4603      	mov	r3, r0
 80076b2:	4619      	mov	r1, r3
 80076b4:	2027      	movs	r0, #39	; 0x27
 80076b6:	f7ff fedb 	bl	8007470 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART3_IRQn);
 80076ba:	2027      	movs	r0, #39	; 0x27
 80076bc:	f7ff feba 	bl	8007434 <__NVIC_EnableIRQ>

	USART_InitStruct.BaudRate = 115200;
 80076c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80076c4:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80076c6:	2300      	movs	r3, #0
 80076c8:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80076ca:	2300      	movs	r3, #0
 80076cc:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80076ce:	2300      	movs	r3, #0
 80076d0:	633b      	str	r3, [r7, #48]	; 0x30
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80076d2:	230c      	movs	r3, #12
 80076d4:	637b      	str	r3, [r7, #52]	; 0x34
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80076d6:	2300      	movs	r3, #0
 80076d8:	63bb      	str	r3, [r7, #56]	; 0x38
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80076da:	2300      	movs	r3, #0
 80076dc:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_USART_Init(USART3, &USART_InitStruct);
 80076de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80076e2:	4619      	mov	r1, r3
 80076e4:	480a      	ldr	r0, [pc, #40]	; (8007710 <UART3_Init+0xc4>)
 80076e6:	f7fc f85f 	bl	80037a8 <LL_USART_Init>
	LL_USART_EnableIT_RXNE(USART3);
 80076ea:	4809      	ldr	r0, [pc, #36]	; (8007710 <UART3_Init+0xc4>)
 80076ec:	f7ff ff81 	bl	80075f2 <LL_USART_EnableIT_RXNE>
	LL_USART_ConfigAsyncMode(USART3);
 80076f0:	4807      	ldr	r0, [pc, #28]	; (8007710 <UART3_Init+0xc4>)
 80076f2:	f7ff ff34 	bl	800755e <LL_USART_ConfigAsyncMode>
	LL_USART_Enable(USART3);
 80076f6:	4806      	ldr	r0, [pc, #24]	; (8007710 <UART3_Init+0xc4>)
 80076f8:	f7ff ff21 	bl	800753e <LL_USART_Enable>

	UART_rx_data = rx_data;
 80076fc:	4a05      	ldr	r2, [pc, #20]	; (8007714 <UART3_Init+0xc8>)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6013      	str	r3, [r2, #0]
}
 8007702:	bf00      	nop
 8007704:	3740      	adds	r7, #64	; 0x40
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	40020c00 	.word	0x40020c00
 8007710:	40004800 	.word	0x40004800
 8007714:	20008b6c 	.word	0x20008b6c

08007718 <Sensor_UpdateGpioInit>:

void Sensor_UpdateGpioInit()
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b086      	sub	sp, #24
 800771c:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800771e:	463b      	mov	r3, r7
 8007720:	2200      	movs	r2, #0
 8007722:	601a      	str	r2, [r3, #0]
 8007724:	605a      	str	r2, [r3, #4]
 8007726:	609a      	str	r2, [r3, #8]
 8007728:	60da      	str	r2, [r3, #12]
 800772a:	611a      	str	r2, [r3, #16]
 800772c:	615a      	str	r2, [r3, #20]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 800772e:	2301      	movs	r3, #1
 8007730:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8007732:	2300      	movs	r3, #0
 8007734:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8007736:	2302      	movs	r3, #2
 8007738:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800773a:	463b      	mov	r3, r7
 800773c:	4619      	mov	r1, r3
 800773e:	4803      	ldr	r0, [pc, #12]	; (800774c <Sensor_UpdateGpioInit+0x34>)
 8007740:	f7fb f931 	bl	80029a6 <LL_GPIO_Init>
}
 8007744:	bf00      	nop
 8007746:	3718      	adds	r7, #24
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	40020000 	.word	0x40020000

08007750 <Sensor_GpioValue>:

uint8_t Sensor_GpioValue()
{
 8007750:	b580      	push	{r7, lr}
 8007752:	af00      	add	r7, sp, #0
	return LL_GPIO_ReadInputPort(GPIOA) & LL_GPIO_PIN_0;
 8007754:	4804      	ldr	r0, [pc, #16]	; (8007768 <Sensor_GpioValue+0x18>)
 8007756:	f7ff fee6 	bl	8007526 <LL_GPIO_ReadInputPort>
 800775a:	4603      	mov	r3, r0
 800775c:	b2db      	uxtb	r3, r3
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	b2db      	uxtb	r3, r3
}
 8007764:	4618      	mov	r0, r3
 8007766:	bd80      	pop	{r7, pc}
 8007768:	40020000 	.word	0x40020000

0800776c <UART3_SendData_byte>:

void UART3_SendData_byte(char data)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b082      	sub	sp, #8
 8007770:	af00      	add	r7, sp, #0
 8007772:	4603      	mov	r3, r0
 8007774:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART3, data);
 8007776:	79fb      	ldrb	r3, [r7, #7]
 8007778:	4619      	mov	r1, r3
 800777a:	4807      	ldr	r0, [pc, #28]	; (8007798 <UART3_SendData_byte+0x2c>)
 800777c:	f7ff ff56 	bl	800762c <LL_USART_TransmitData8>
	while (!LL_USART_IsActiveFlag_TC(USART3));
 8007780:	bf00      	nop
 8007782:	4805      	ldr	r0, [pc, #20]	; (8007798 <UART3_SendData_byte+0x2c>)
 8007784:	f7ff ff14 	bl	80075b0 <LL_USART_IsActiveFlag_TC>
 8007788:	4603      	mov	r3, r0
 800778a:	2b00      	cmp	r3, #0
 800778c:	d0f9      	beq.n	8007782 <UART3_SendData_byte+0x16>
}
 800778e:	bf00      	nop
 8007790:	3708      	adds	r7, #8
 8007792:	46bd      	mov	sp, r7
 8007794:	bd80      	pop	{r7, pc}
 8007796:	bf00      	nop
 8007798:	40004800 	.word	0x40004800

0800779c <UART3_SendData>:

void UART3_SendData(char* data, uint32_t data_length)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b084      	sub	sp, #16
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
	for(uint32_t i = 0; i < data_length; ++i)
 80077a6:	2300      	movs	r3, #0
 80077a8:	60fb      	str	r3, [r7, #12]
 80077aa:	e009      	b.n	80077c0 <UART3_SendData+0x24>
	{
		UART3_SendData_byte(data[i]);
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	4413      	add	r3, r2
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	4618      	mov	r0, r3
 80077b6:	f7ff ffd9 	bl	800776c <UART3_SendData_byte>
	for(uint32_t i = 0; i < data_length; ++i)
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	3301      	adds	r3, #1
 80077be:	60fb      	str	r3, [r7, #12]
 80077c0:	68fa      	ldr	r2, [r7, #12]
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d3f1      	bcc.n	80077ac <UART3_SendData+0x10>
	}
}
 80077c8:	bf00      	nop
 80077ca:	3710      	adds	r7, #16
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bd80      	pop	{r7, pc}

080077d0 <UART3_CharReception_Callback>:

void UART3_CharReception_Callback(void)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b082      	sub	sp, #8
 80077d4:	af00      	add	r7, sp, #0
	__IO uint8_t received_char;
	received_char = LL_USART_ReceiveData8(USART3);
 80077d6:	4808      	ldr	r0, [pc, #32]	; (80077f8 <UART3_CharReception_Callback+0x28>)
 80077d8:	f7ff ff1b 	bl	8007612 <LL_USART_ReceiveData8>
 80077dc:	4603      	mov	r3, r0
 80077de:	71fb      	strb	r3, [r7, #7]

	RingBuffPush(UART_rx_data, (char)received_char);
 80077e0:	4b06      	ldr	r3, [pc, #24]	; (80077fc <UART3_CharReception_Callback+0x2c>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	79fa      	ldrb	r2, [r7, #7]
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fbeb 	bl	8001fc6 <RingBuffPush>
}
 80077f0:	bf00      	nop
 80077f2:	3708      	adds	r7, #8
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	40004800 	.word	0x40004800
 80077fc:	20008b6c 	.word	0x20008b6c

08007800 <Error_Callback>:

static void Error_Callback(void)
{
 8007800:	b480      	push	{r7}
 8007802:	af00      	add	r7, sp, #0
	//dummy
}
 8007804:	bf00      	nop
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
	...

08007810 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_RXNE(USART3)) {
 8007814:	4807      	ldr	r0, [pc, #28]	; (8007834 <USART3_IRQHandler+0x24>)
 8007816:	f7ff feb8 	bl	800758a <LL_USART_IsActiveFlag_RXNE>
 800781a:	4603      	mov	r3, r0
 800781c:	2b00      	cmp	r3, #0
 800781e:	d005      	beq.n	800782c <USART3_IRQHandler+0x1c>
		UART3_CharReception_Callback();
 8007820:	f7ff ffd6 	bl	80077d0 <UART3_CharReception_Callback>
		LL_USART_ClearFlag_RXNE(USART3);
 8007824:	4803      	ldr	r0, [pc, #12]	; (8007834 <USART3_IRQHandler+0x24>)
 8007826:	f7ff fed6 	bl	80075d6 <LL_USART_ClearFlag_RXNE>
	} else {
		Error_Callback();
	}
}
 800782a:	e001      	b.n	8007830 <USART3_IRQHandler+0x20>
		Error_Callback();
 800782c:	f7ff ffe8 	bl	8007800 <Error_Callback>
}
 8007830:	bf00      	nop
 8007832:	bd80      	pop	{r7, pc}
 8007834:	40004800 	.word	0x40004800

08007838 <MX_FREERTOS_Init>:

void StartDefaultTask(void *argument);
void MX_FREERTOS_Init(void); /* (MISRA C 2004 rule 8.1) */

void MX_FREERTOS_Init(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0
	Led_TaskInit();
 800783c:	f7ff f8e4 	bl	8006a08 <Led_TaskInit>
	Relay_TaskInit();
 8007840:	f7ff fa34 	bl	8006cac <Relay_TaskInit>

	ESP_TaskInit();
 8007844:	f7ff f812 	bl	800686c <ESP_TaskInit>

	BitEngine_TaskInit();
 8007848:	f7fe fea4 	bl	8006594 <BitEngine_TaskInit>
	Sensor_TaskInit();
 800784c:	f7ff fbe0 	bl	8007010 <Sensor_TaskInit>

	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8007850:	4a04      	ldr	r2, [pc, #16]	; (8007864 <MX_FREERTOS_Init+0x2c>)
 8007852:	2100      	movs	r1, #0
 8007854:	4804      	ldr	r0, [pc, #16]	; (8007868 <MX_FREERTOS_Init+0x30>)
 8007856:	f7fc f8a9 	bl	80039ac <osThreadNew>
 800785a:	4602      	mov	r2, r0
 800785c:	4b03      	ldr	r3, [pc, #12]	; (800786c <MX_FREERTOS_Init+0x34>)
 800785e:	601a      	str	r2, [r3, #0]
}
 8007860:	bf00      	nop
 8007862:	bd80      	pop	{r7, pc}
 8007864:	0800a19c 	.word	0x0800a19c
 8007868:	08007871 	.word	0x08007871
 800786c:	200149b0 	.word	0x200149b0

08007870 <StartDefaultTask>:

void StartDefaultTask(void *argument)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b082      	sub	sp, #8
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    osDelay(1);
 8007878:	2001      	movs	r0, #1
 800787a:	f7fc f93d 	bl	8003af8 <osDelay>
 800787e:	e7fb      	b.n	8007878 <StartDefaultTask+0x8>

08007880 <LL_RCC_HSI_Enable>:
{
 8007880:	b480      	push	{r7}
 8007882:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8007884:	4a05      	ldr	r2, [pc, #20]	; (800789c <LL_RCC_HSI_Enable+0x1c>)
 8007886:	4b05      	ldr	r3, [pc, #20]	; (800789c <LL_RCC_HSI_Enable+0x1c>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f043 0301 	orr.w	r3, r3, #1
 800788e:	6013      	str	r3, [r2, #0]
}
 8007890:	bf00      	nop
 8007892:	46bd      	mov	sp, r7
 8007894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	40023800 	.word	0x40023800

080078a0 <LL_RCC_HSI_IsReady>:
{
 80078a0:	b480      	push	{r7}
 80078a2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80078a4:	4b06      	ldr	r3, [pc, #24]	; (80078c0 <LL_RCC_HSI_IsReady+0x20>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f003 0302 	and.w	r3, r3, #2
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	bf0c      	ite	eq
 80078b0:	2301      	moveq	r3, #1
 80078b2:	2300      	movne	r3, #0
 80078b4:	b2db      	uxtb	r3, r3
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr
 80078c0:	40023800 	.word	0x40023800

080078c4 <LL_RCC_HSI_SetCalibTrimming>:
{
 80078c4:	b480      	push	{r7}
 80078c6:	b083      	sub	sp, #12
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80078cc:	4907      	ldr	r1, [pc, #28]	; (80078ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80078ce:	4b07      	ldr	r3, [pc, #28]	; (80078ec <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	00db      	lsls	r3, r3, #3
 80078da:	4313      	orrs	r3, r2
 80078dc:	600b      	str	r3, [r1, #0]
}
 80078de:	bf00      	nop
 80078e0:	370c      	adds	r7, #12
 80078e2:	46bd      	mov	sp, r7
 80078e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e8:	4770      	bx	lr
 80078ea:	bf00      	nop
 80078ec:	40023800 	.word	0x40023800

080078f0 <LL_RCC_LSI_Enable>:
{
 80078f0:	b480      	push	{r7}
 80078f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80078f4:	4a05      	ldr	r2, [pc, #20]	; (800790c <LL_RCC_LSI_Enable+0x1c>)
 80078f6:	4b05      	ldr	r3, [pc, #20]	; (800790c <LL_RCC_LSI_Enable+0x1c>)
 80078f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078fa:	f043 0301 	orr.w	r3, r3, #1
 80078fe:	6753      	str	r3, [r2, #116]	; 0x74
}
 8007900:	bf00      	nop
 8007902:	46bd      	mov	sp, r7
 8007904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007908:	4770      	bx	lr
 800790a:	bf00      	nop
 800790c:	40023800 	.word	0x40023800

08007910 <LL_RCC_LSI_IsReady>:
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
 8007914:	4b06      	ldr	r3, [pc, #24]	; (8007930 <LL_RCC_LSI_IsReady+0x20>)
 8007916:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007918:	f003 0302 	and.w	r3, r3, #2
 800791c:	2b02      	cmp	r3, #2
 800791e:	bf0c      	ite	eq
 8007920:	2301      	moveq	r3, #1
 8007922:	2300      	movne	r3, #0
 8007924:	b2db      	uxtb	r3, r3
}
 8007926:	4618      	mov	r0, r3
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr
 8007930:	40023800 	.word	0x40023800

08007934 <LL_RCC_SetSysClkSource>:
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800793c:	4906      	ldr	r1, [pc, #24]	; (8007958 <LL_RCC_SetSysClkSource+0x24>)
 800793e:	4b06      	ldr	r3, [pc, #24]	; (8007958 <LL_RCC_SetSysClkSource+0x24>)
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	f023 0203 	bic.w	r2, r3, #3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4313      	orrs	r3, r2
 800794a:	608b      	str	r3, [r1, #8]
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr
 8007958:	40023800 	.word	0x40023800

0800795c <LL_RCC_GetSysClkSource>:
{
 800795c:	b480      	push	{r7}
 800795e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8007960:	4b04      	ldr	r3, [pc, #16]	; (8007974 <LL_RCC_GetSysClkSource+0x18>)
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 030c 	and.w	r3, r3, #12
}
 8007968:	4618      	mov	r0, r3
 800796a:	46bd      	mov	sp, r7
 800796c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007970:	4770      	bx	lr
 8007972:	bf00      	nop
 8007974:	40023800 	.word	0x40023800

08007978 <LL_RCC_SetAHBPrescaler>:
{
 8007978:	b480      	push	{r7}
 800797a:	b083      	sub	sp, #12
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8007980:	4906      	ldr	r1, [pc, #24]	; (800799c <LL_RCC_SetAHBPrescaler+0x24>)
 8007982:	4b06      	ldr	r3, [pc, #24]	; (800799c <LL_RCC_SetAHBPrescaler+0x24>)
 8007984:	689b      	ldr	r3, [r3, #8]
 8007986:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4313      	orrs	r3, r2
 800798e:	608b      	str	r3, [r1, #8]
}
 8007990:	bf00      	nop
 8007992:	370c      	adds	r7, #12
 8007994:	46bd      	mov	sp, r7
 8007996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799a:	4770      	bx	lr
 800799c:	40023800 	.word	0x40023800

080079a0 <LL_RCC_SetAPB1Prescaler>:
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80079a8:	4906      	ldr	r1, [pc, #24]	; (80079c4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80079aa:	4b06      	ldr	r3, [pc, #24]	; (80079c4 <LL_RCC_SetAPB1Prescaler+0x24>)
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	4313      	orrs	r3, r2
 80079b6:	608b      	str	r3, [r1, #8]
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr
 80079c4:	40023800 	.word	0x40023800

080079c8 <LL_RCC_SetAPB2Prescaler>:
{
 80079c8:	b480      	push	{r7}
 80079ca:	b083      	sub	sp, #12
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80079d0:	4906      	ldr	r1, [pc, #24]	; (80079ec <LL_RCC_SetAPB2Prescaler+0x24>)
 80079d2:	4b06      	ldr	r3, [pc, #24]	; (80079ec <LL_RCC_SetAPB2Prescaler+0x24>)
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4313      	orrs	r3, r2
 80079de:	608b      	str	r3, [r1, #8]
}
 80079e0:	bf00      	nop
 80079e2:	370c      	adds	r7, #12
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	40023800 	.word	0x40023800

080079f0 <LL_RCC_SetRTCClockSource>:
{
 80079f0:	b480      	push	{r7}
 80079f2:	b083      	sub	sp, #12
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80079f8:	4906      	ldr	r1, [pc, #24]	; (8007a14 <LL_RCC_SetRTCClockSource+0x24>)
 80079fa:	4b06      	ldr	r3, [pc, #24]	; (8007a14 <LL_RCC_SetRTCClockSource+0x24>)
 80079fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	4313      	orrs	r3, r2
 8007a06:	670b      	str	r3, [r1, #112]	; 0x70
}
 8007a08:	bf00      	nop
 8007a0a:	370c      	adds	r7, #12
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr
 8007a14:	40023800 	.word	0x40023800

08007a18 <LL_RCC_EnableRTC>:
{
 8007a18:	b480      	push	{r7}
 8007a1a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8007a1c:	4a05      	ldr	r2, [pc, #20]	; (8007a34 <LL_RCC_EnableRTC+0x1c>)
 8007a1e:	4b05      	ldr	r3, [pc, #20]	; (8007a34 <LL_RCC_EnableRTC+0x1c>)
 8007a20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a26:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007a28:	bf00      	nop
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	40023800 	.word	0x40023800

08007a38 <LL_RCC_ForceBackupDomainReset>:
{
 8007a38:	b480      	push	{r7}
 8007a3a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007a3c:	4a05      	ldr	r2, [pc, #20]	; (8007a54 <LL_RCC_ForceBackupDomainReset+0x1c>)
 8007a3e:	4b05      	ldr	r3, [pc, #20]	; (8007a54 <LL_RCC_ForceBackupDomainReset+0x1c>)
 8007a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a46:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007a48:	bf00      	nop
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr
 8007a52:	bf00      	nop
 8007a54:	40023800 	.word	0x40023800

08007a58 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007a58:	b480      	push	{r7}
 8007a5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007a5c:	4a05      	ldr	r2, [pc, #20]	; (8007a74 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 8007a5e:	4b05      	ldr	r3, [pc, #20]	; (8007a74 <LL_RCC_ReleaseBackupDomainReset+0x1c>)
 8007a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a66:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007a68:	bf00      	nop
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	40023800 	.word	0x40023800

08007a78 <LL_RCC_PLL_Enable>:
{
 8007a78:	b480      	push	{r7}
 8007a7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8007a7c:	4a05      	ldr	r2, [pc, #20]	; (8007a94 <LL_RCC_PLL_Enable+0x1c>)
 8007a7e:	4b05      	ldr	r3, [pc, #20]	; (8007a94 <LL_RCC_PLL_Enable+0x1c>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007a86:	6013      	str	r3, [r2, #0]
}
 8007a88:	bf00      	nop
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a90:	4770      	bx	lr
 8007a92:	bf00      	nop
 8007a94:	40023800 	.word	0x40023800

08007a98 <LL_RCC_PLL_IsReady>:
{
 8007a98:	b480      	push	{r7}
 8007a9a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8007a9c:	4b07      	ldr	r3, [pc, #28]	; (8007abc <LL_RCC_PLL_IsReady+0x24>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aa4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007aa8:	bf0c      	ite	eq
 8007aaa:	2301      	moveq	r3, #1
 8007aac:	2300      	movne	r3, #0
 8007aae:	b2db      	uxtb	r3, r3
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	40023800 	.word	0x40023800

08007ac0 <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b085      	sub	sp, #20
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	60f8      	str	r0, [r7, #12]
 8007ac8:	60b9      	str	r1, [r7, #8]
 8007aca:	607a      	str	r2, [r7, #4]
 8007acc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8007ace:	480d      	ldr	r0, [pc, #52]	; (8007b04 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8007ad0:	4b0c      	ldr	r3, [pc, #48]	; (8007b04 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8007ad2:	685a      	ldr	r2, [r3, #4]
 8007ad4:	4b0c      	ldr	r3, [pc, #48]	; (8007b08 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 8007ad6:	4013      	ands	r3, r2
 8007ad8:	68f9      	ldr	r1, [r7, #12]
 8007ada:	68ba      	ldr	r2, [r7, #8]
 8007adc:	4311      	orrs	r1, r2
 8007ade:	687a      	ldr	r2, [r7, #4]
 8007ae0:	0192      	lsls	r2, r2, #6
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	6043      	str	r3, [r0, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8007ae8:	4906      	ldr	r1, [pc, #24]	; (8007b04 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8007aea:	4b06      	ldr	r3, [pc, #24]	; (8007b04 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	4313      	orrs	r3, r2
 8007af6:	604b      	str	r3, [r1, #4]
}
 8007af8:	bf00      	nop
 8007afa:	3714      	adds	r7, #20
 8007afc:	46bd      	mov	sp, r7
 8007afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b02:	4770      	bx	lr
 8007b04:	40023800 	.word	0x40023800
 8007b08:	ffbf8000 	.word	0xffbf8000

08007b0c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b085      	sub	sp, #20
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8007b14:	4908      	ldr	r1, [pc, #32]	; (8007b38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007b16:	4b08      	ldr	r3, [pc, #32]	; (8007b38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007b18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8007b20:	4b05      	ldr	r3, [pc, #20]	; (8007b38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8007b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4013      	ands	r3, r2
 8007b28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
}
 8007b2c:	bf00      	nop
 8007b2e:	3714      	adds	r7, #20
 8007b30:	46bd      	mov	sp, r7
 8007b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b36:	4770      	bx	lr
 8007b38:	40023800 	.word	0x40023800

08007b3c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8007b44:	4908      	ldr	r1, [pc, #32]	; (8007b68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007b46:	4b08      	ldr	r3, [pc, #32]	; (8007b68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007b48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8007b50:	4b05      	ldr	r3, [pc, #20]	; (8007b68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007b52:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	4013      	ands	r3, r2
 8007b58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
}
 8007b5c:	bf00      	nop
 8007b5e:	3714      	adds	r7, #20
 8007b60:	46bd      	mov	sp, r7
 8007b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b66:	4770      	bx	lr
 8007b68:	40023800 	.word	0x40023800

08007b6c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b083      	sub	sp, #12
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8007b74:	4906      	ldr	r1, [pc, #24]	; (8007b90 <LL_FLASH_SetLatency+0x24>)
 8007b76:	4b06      	ldr	r3, [pc, #24]	; (8007b90 <LL_FLASH_SetLatency+0x24>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f023 020f 	bic.w	r2, r3, #15
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4313      	orrs	r3, r2
 8007b82:	600b      	str	r3, [r1, #0]
}
 8007b84:	bf00      	nop
 8007b86:	370c      	adds	r7, #12
 8007b88:	46bd      	mov	sp, r7
 8007b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8e:	4770      	bx	lr
 8007b90:	40023c00 	.word	0x40023c00

08007b94 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8007b94:	b480      	push	{r7}
 8007b96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8007b98:	4b04      	ldr	r3, [pc, #16]	; (8007bac <LL_FLASH_GetLatency+0x18>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 030f 	and.w	r3, r3, #15
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	40023c00 	.word	0x40023c00

08007bb0 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8007bb8:	4906      	ldr	r1, [pc, #24]	; (8007bd4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8007bba:	4b06      	ldr	r3, [pc, #24]	; (8007bd4 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	600b      	str	r3, [r1, #0]
}
 8007bc8:	bf00      	nop
 8007bca:	370c      	adds	r7, #12
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd2:	4770      	bx	lr
 8007bd4:	40007000 	.word	0x40007000

08007bd8 <LL_PWR_EnableBkUpAccess>:
  * @brief  Enable access to the backup domain
  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8007bdc:	4a05      	ldr	r2, [pc, #20]	; (8007bf4 <LL_PWR_EnableBkUpAccess+0x1c>)
 8007bde:	4b05      	ldr	r3, [pc, #20]	; (8007bf4 <LL_PWR_EnableBkUpAccess+0x1c>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007be6:	6013      	str	r3, [r2, #0]
}
 8007be8:	bf00      	nop
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	40007000 	.word	0x40007000

08007bf8 <main>:

void SystemClock_Config(void);
void MX_FREERTOS_Init(void);

int main(void)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	af00      	add	r7, sp, #0
	HAL_Init();
 8007bfc:	f7fa fa28 	bl	8002050 <HAL_Init>
	SystemClock_Config();
 8007c00:	f000 f824 	bl	8007c4c <SystemClock_Config>

	RTC_Init();
 8007c04:	f000 f954 	bl	8007eb0 <RTC_Init>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8007c08:	2004      	movs	r0, #4
 8007c0a:	f7ff ff7f 	bl	8007b0c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8007c0e:	2080      	movs	r0, #128	; 0x80
 8007c10:	f7ff ff7c 	bl	8007b0c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8007c14:	2001      	movs	r0, #1
 8007c16:	f7ff ff79 	bl	8007b0c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8007c1a:	2002      	movs	r0, #2
 8007c1c:	f7ff ff76 	bl	8007b0c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8007c20:	2008      	movs	r0, #8
 8007c22:	f7ff ff73 	bl	8007b0c <LL_AHB1_GRP1_EnableClock>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8007c26:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007c2a:	f7ff ff87 	bl	8007b3c <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8007c2e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8007c32:	f7ff ff83 	bl	8007b3c <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 8007c36:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8007c3a:	f7ff ff7f 	bl	8007b3c <LL_APB1_GRP1_EnableClock>
//  MX_USART1_UART_Init();
//  MX_USART2_UART_Init();
//  MX_USART3_UART_Init();
//  MX_FATFS_Init();

	osKernelInitialize();
 8007c3e:	f7fb fe4b 	bl	80038d8 <osKernelInitialize>
	MX_FREERTOS_Init();
 8007c42:	f7ff fdf9 	bl	8007838 <MX_FREERTOS_Init>
	osKernelStart();
 8007c46:	f7fb fe7b 	bl	8003940 <osKernelStart>

	while (1) {}
 8007c4a:	e7fe      	b.n	8007c4a <main+0x52>

08007c4c <SystemClock_Config>:
}


void SystemClock_Config(void)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8007c50:	2005      	movs	r0, #5
 8007c52:	f7ff ff8b 	bl	8007b6c <LL_FLASH_SetLatency>

	if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_5)
 8007c56:	f7ff ff9d 	bl	8007b94 <LL_FLASH_GetLatency>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b05      	cmp	r3, #5
 8007c5e:	d001      	beq.n	8007c64 <SystemClock_Config+0x18>
	{
	Error_Handler();
 8007c60:	f000 f866 	bl	8007d30 <Error_Handler>
	}
	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8007c64:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007c68:	f7ff ffa2 	bl	8007bb0 <LL_PWR_SetRegulVoltageScaling>
	LL_RCC_HSI_SetCalibTrimming(16);
 8007c6c:	2010      	movs	r0, #16
 8007c6e:	f7ff fe29 	bl	80078c4 <LL_RCC_HSI_SetCalibTrimming>
	LL_RCC_HSI_Enable();
 8007c72:	f7ff fe05 	bl	8007880 <LL_RCC_HSI_Enable>

	/* Wait till HSI is ready */
	while(LL_RCC_HSI_IsReady() != 1) {}
 8007c76:	bf00      	nop
 8007c78:	f7ff fe12 	bl	80078a0 <LL_RCC_HSI_IsReady>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d1fa      	bne.n	8007c78 <SystemClock_Config+0x2c>
	LL_RCC_LSI_Enable();
 8007c82:	f7ff fe35 	bl	80078f0 <LL_RCC_LSI_Enable>

	/* Wait till LSI is ready */
	while(LL_RCC_LSI_IsReady() != 1) {}
 8007c86:	bf00      	nop
 8007c88:	f7ff fe42 	bl	8007910 <LL_RCC_LSI_IsReady>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d1fa      	bne.n	8007c88 <SystemClock_Config+0x3c>
	LL_PWR_EnableBkUpAccess();
 8007c92:	f7ff ffa1 	bl	8007bd8 <LL_PWR_EnableBkUpAccess>
	LL_RCC_ForceBackupDomainReset();
 8007c96:	f7ff fecf 	bl	8007a38 <LL_RCC_ForceBackupDomainReset>
	LL_RCC_ReleaseBackupDomainReset();
 8007c9a:	f7ff fedd 	bl	8007a58 <LL_RCC_ReleaseBackupDomainReset>
	LL_RCC_SetRTCClockSource(LL_RCC_RTC_CLKSOURCE_LSI);
 8007c9e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8007ca2:	f7ff fea5 	bl	80079f0 <LL_RCC_SetRTCClockSource>
	LL_RCC_EnableRTC();
 8007ca6:	f7ff feb7 	bl	8007a18 <LL_RCC_EnableRTC>
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 168, LL_RCC_PLLP_DIV_2);
 8007caa:	2300      	movs	r3, #0
 8007cac:	22a8      	movs	r2, #168	; 0xa8
 8007cae:	2108      	movs	r1, #8
 8007cb0:	2000      	movs	r0, #0
 8007cb2:	f7ff ff05 	bl	8007ac0 <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLL_Enable();
 8007cb6:	f7ff fedf 	bl	8007a78 <LL_RCC_PLL_Enable>

	/* Wait till PLL is ready */
	while(LL_RCC_PLL_IsReady() != 1) {}
 8007cba:	bf00      	nop
 8007cbc:	f7ff feec 	bl	8007a98 <LL_RCC_PLL_IsReady>
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d1fa      	bne.n	8007cbc <SystemClock_Config+0x70>
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8007cc6:	2000      	movs	r0, #0
 8007cc8:	f7ff fe56 	bl	8007978 <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8007ccc:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8007cd0:	f7ff fe66 	bl	80079a0 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8007cd4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007cd8:	f7ff fe76 	bl	80079c8 <LL_RCC_SetAPB2Prescaler>
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8007cdc:	2002      	movs	r0, #2
 8007cde:	f7ff fe29 	bl	8007934 <LL_RCC_SetSysClkSource>

	/* Wait till System clock is ready */
	while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {}
 8007ce2:	bf00      	nop
 8007ce4:	f7ff fe3a 	bl	800795c <LL_RCC_GetSysClkSource>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b08      	cmp	r3, #8
 8007cec:	d1fa      	bne.n	8007ce4 <SystemClock_Config+0x98>
	LL_SetSystemCoreClock(168000000);
 8007cee:	4806      	ldr	r0, [pc, #24]	; (8007d08 <SystemClock_Config+0xbc>)
 8007cf0:	f7fb fdda 	bl	80038a8 <LL_SetSystemCoreClock>

	/* Update the time base */
	if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8007cf4:	2000      	movs	r0, #0
 8007cf6:	f000 fa47 	bl	8008188 <HAL_InitTick>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d001      	beq.n	8007d04 <SystemClock_Config+0xb8>
	{
		Error_Handler();
 8007d00:	f000 f816 	bl	8007d30 <Error_Handler>
	};
}
 8007d04:	bf00      	nop
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	0a037a00 	.word	0x0a037a00

08007d0c <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b082      	sub	sp, #8
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a04      	ldr	r2, [pc, #16]	; (8007d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d101      	bne.n	8007d22 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8007d1e:	f7fa f9b9 	bl	8002094 <HAL_IncTick>
	}
}
 8007d22:	bf00      	nop
 8007d24:	3708      	adds	r7, #8
 8007d26:	46bd      	mov	sp, r7
 8007d28:	bd80      	pop	{r7, pc}
 8007d2a:	bf00      	nop
 8007d2c:	40010000 	.word	0x40010000

08007d30 <Error_Handler>:

void Error_Handler(void)
{
 8007d30:	b480      	push	{r7}
 8007d32:	af00      	add	r7, sp, #0
}
 8007d34:	bf00      	nop
 8007d36:	46bd      	mov	sp, r7
 8007d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3c:	4770      	bx	lr
	...

08007d40 <LL_RCC_EnableRTC>:
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8007d44:	4a05      	ldr	r2, [pc, #20]	; (8007d5c <LL_RCC_EnableRTC+0x1c>)
 8007d46:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <LL_RCC_EnableRTC+0x1c>)
 8007d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d4e:	6713      	str	r3, [r2, #112]	; 0x70
}
 8007d50:	bf00      	nop
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40023800 	.word	0x40023800

08007d60 <LL_RTC_DisableInitMode>:
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007d6e:	60da      	str	r2, [r3, #12]
}
 8007d70:	bf00      	nop
 8007d72:	370c      	adds	r7, #12
 8007d74:	46bd      	mov	sp, r7
 8007d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d7a:	4770      	bx	lr

08007d7c <LL_RTC_SetAsynchPrescaler>:
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b083      	sub	sp, #12
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	041b      	lsls	r3, r3, #16
 8007d92:	431a      	orrs	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	611a      	str	r2, [r3, #16]
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <LL_RTC_SetSynchPrescaler>:
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
 8007dac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007db6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007dba:	683a      	ldr	r2, [r7, #0]
 8007dbc:	431a      	orrs	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	611a      	str	r2, [r3, #16]
}
 8007dc2:	bf00      	nop
 8007dc4:	370c      	adds	r7, #12
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <LL_RTC_EnableWriteProtection>:
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b083      	sub	sp, #12
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	22ff      	movs	r2, #255	; 0xff
 8007dda:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007ddc:	bf00      	nop
 8007dde:	370c      	adds	r7, #12
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <LL_RTC_DisableWriteProtection>:
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	22ca      	movs	r2, #202	; 0xca
 8007df4:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2253      	movs	r2, #83	; 0x53
 8007dfa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8007dfc:	bf00      	nop
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <LL_RTC_TIME_GetHour>:
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU))) >> RTC_TR_HU_Pos);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	0c1b      	lsrs	r3, r3, #16
 8007e16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	370c      	adds	r7, #12
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <LL_RTC_TIME_GetMinute>:
{
 8007e26:	b480      	push	{r7}
 8007e28:	b083      	sub	sp, #12
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU))>> RTC_TR_MNU_Pos);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	0a1b      	lsrs	r3, r3, #8
 8007e34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <LL_RTC_DATE_GetWeekDay>:
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	0b5b      	lsrs	r3, r3, #13
 8007e52:	f003 0307 	and.w	r3, r3, #7
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	370c      	adds	r7, #12
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr

08007e62 <LL_RTC_BAK_SetRegister>:
{
 8007e62:	b490      	push	{r4, r7}
 8007e64:	b084      	sub	sp, #16
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	60f8      	str	r0, [r7, #12]
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	607a      	str	r2, [r7, #4]
  tmp = (uint32_t)(&(RTCx->BKP0R));
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	3350      	adds	r3, #80	; 0x50
 8007e72:	461c      	mov	r4, r3
  tmp += (BackupRegister * 4U);
 8007e74:	68bb      	ldr	r3, [r7, #8]
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	441c      	add	r4, r3
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007e7a:	4622      	mov	r2, r4
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6013      	str	r3, [r2, #0]
}
 8007e80:	bf00      	nop
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bc90      	pop	{r4, r7}
 8007e88:	4770      	bx	lr

08007e8a <LL_RTC_BAK_GetRegister>:
{
 8007e8a:	b490      	push	{r4, r7}
 8007e8c:	b082      	sub	sp, #8
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	6039      	str	r1, [r7, #0]
  tmp = (uint32_t)(&(RTCx->BKP0R));
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3350      	adds	r3, #80	; 0x50
 8007e98:	461c      	mov	r4, r3
  tmp += (BackupRegister * 4U);
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	009b      	lsls	r3, r3, #2
 8007e9e:	441c      	add	r4, r3
  return (*(__IO uint32_t *)tmp);
 8007ea0:	4623      	mov	r3, r4
 8007ea2:	681b      	ldr	r3, [r3, #0]
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3708      	adds	r7, #8
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	bc90      	pop	{r4, r7}
 8007eac:	4770      	bx	lr
	...

08007eb0 <RTC_Init>:
#include "rtc.h"

void RTC_Init(void)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af00      	add	r7, sp, #0
	LL_RTC_InitTypeDef RTC_InitStruct = {0};
 8007eb6:	f107 030c 	add.w	r3, r7, #12
 8007eba:	2200      	movs	r2, #0
 8007ebc:	601a      	str	r2, [r3, #0]
 8007ebe:	605a      	str	r2, [r3, #4]
 8007ec0:	609a      	str	r2, [r3, #8]
	LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 8007ec2:	1d3b      	adds	r3, r7, #4
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	601a      	str	r2, [r3, #0]
 8007ec8:	605a      	str	r2, [r3, #4]
	LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8007eca:	2300      	movs	r3, #0
 8007ecc:	603b      	str	r3, [r7, #0]

	LL_RCC_EnableRTC();
 8007ece:	f7ff ff37 	bl	8007d40 <LL_RCC_EnableRTC>

	RTC_InitStruct.HourFormat = LL_RTC_HOURFORMAT_24HOUR;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	60fb      	str	r3, [r7, #12]
	RTC_InitStruct.AsynchPrescaler = 127;
 8007ed6:	237f      	movs	r3, #127	; 0x7f
 8007ed8:	613b      	str	r3, [r7, #16]
	RTC_InitStruct.SynchPrescaler = 255;
 8007eda:	23ff      	movs	r3, #255	; 0xff
 8007edc:	617b      	str	r3, [r7, #20]
	LL_RTC_Init(RTC, &RTC_InitStruct);
 8007ede:	f107 030c 	add.w	r3, r7, #12
 8007ee2:	4619      	mov	r1, r3
 8007ee4:	481a      	ldr	r0, [pc, #104]	; (8007f50 <RTC_Init+0xa0>)
 8007ee6:	f7fb f835 	bl	8002f54 <LL_RTC_Init>
	LL_RTC_SetAsynchPrescaler(RTC, 127);
 8007eea:	217f      	movs	r1, #127	; 0x7f
 8007eec:	4818      	ldr	r0, [pc, #96]	; (8007f50 <RTC_Init+0xa0>)
 8007eee:	f7ff ff45 	bl	8007d7c <LL_RTC_SetAsynchPrescaler>
	LL_RTC_SetSynchPrescaler(RTC, 255);
 8007ef2:	21ff      	movs	r1, #255	; 0xff
 8007ef4:	4816      	ldr	r0, [pc, #88]	; (8007f50 <RTC_Init+0xa0>)
 8007ef6:	f7ff ff55 	bl	8007da4 <LL_RTC_SetSynchPrescaler>

	if(LL_RTC_BAK_GetRegister(RTC, LL_RTC_BKP_DR0) != 0x32F2)
 8007efa:	2100      	movs	r1, #0
 8007efc:	4814      	ldr	r0, [pc, #80]	; (8007f50 <RTC_Init+0xa0>)
 8007efe:	f7ff ffc4 	bl	8007e8a <LL_RTC_BAK_GetRegister>
 8007f02:	4602      	mov	r2, r0
 8007f04:	f243 23f2 	movw	r3, #13042	; 0x32f2
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d01d      	beq.n	8007f48 <RTC_Init+0x98>
	{
		RTC_TimeStruct.Hours = 0;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	723b      	strb	r3, [r7, #8]
		RTC_TimeStruct.Minutes = 0;
 8007f10:	2300      	movs	r3, #0
 8007f12:	727b      	strb	r3, [r7, #9]
		RTC_TimeStruct.Seconds = 0;
 8007f14:	2300      	movs	r3, #0
 8007f16:	72bb      	strb	r3, [r7, #10]
		LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_TimeStruct);
 8007f18:	1d3b      	adds	r3, r7, #4
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	2101      	movs	r1, #1
 8007f1e:	480c      	ldr	r0, [pc, #48]	; (8007f50 <RTC_Init+0xa0>)
 8007f20:	f7fb f848 	bl	8002fb4 <LL_RTC_TIME_Init>
		RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY;
 8007f24:	2301      	movs	r3, #1
 8007f26:	703b      	strb	r3, [r7, #0]
		RTC_DateStruct.Month = LL_RTC_MONTH_JANUARY;
 8007f28:	2301      	movs	r3, #1
 8007f2a:	707b      	strb	r3, [r7, #1]
		RTC_DateStruct.Year = 0;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	70fb      	strb	r3, [r7, #3]
		LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BCD, &RTC_DateStruct);
 8007f30:	463b      	mov	r3, r7
 8007f32:	461a      	mov	r2, r3
 8007f34:	2101      	movs	r1, #1
 8007f36:	4806      	ldr	r0, [pc, #24]	; (8007f50 <RTC_Init+0xa0>)
 8007f38:	f7fb f8e4 	bl	8003104 <LL_RTC_DATE_Init>
		LL_RTC_BAK_SetRegister(RTC,LL_RTC_BKP_DR0,0x32F2);
 8007f3c:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8007f40:	2100      	movs	r1, #0
 8007f42:	4803      	ldr	r0, [pc, #12]	; (8007f50 <RTC_Init+0xa0>)
 8007f44:	f7ff ff8d 	bl	8007e62 <LL_RTC_BAK_SetRegister>
	}

}
 8007f48:	bf00      	nop
 8007f4a:	3718      	adds	r7, #24
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	40002800 	.word	0x40002800

08007f54 <RTC_GetTime>:

void RTC_GetTime(struct tm* time)
{
 8007f54:	b590      	push	{r4, r7, lr}
 8007f56:	b083      	sub	sp, #12
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
	time->tm_hour = __LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetHour(RTC));
 8007f5c:	4839      	ldr	r0, [pc, #228]	; (8008044 <RTC_GetTime+0xf0>)
 8007f5e:	f7ff ff53 	bl	8007e08 <LL_RTC_TIME_GetHour>
 8007f62:	4603      	mov	r3, r0
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	111b      	asrs	r3, r3, #4
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	f003 030f 	and.w	r3, r3, #15
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	461a      	mov	r2, r3
 8007f72:	0092      	lsls	r2, r2, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	005b      	lsls	r3, r3, #1
 8007f78:	b2dc      	uxtb	r4, r3
 8007f7a:	4832      	ldr	r0, [pc, #200]	; (8008044 <RTC_GetTime+0xf0>)
 8007f7c:	f7ff ff44 	bl	8007e08 <LL_RTC_TIME_GetHour>
 8007f80:	4603      	mov	r3, r0
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	f003 030f 	and.w	r3, r3, #15
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	4423      	add	r3, r4
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	461a      	mov	r2, r3
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	609a      	str	r2, [r3, #8]
	time->tm_min = 	__LL_RTC_CONVERT_BCD2BIN(LL_RTC_TIME_GetMinute(RTC));
 8007f94:	482b      	ldr	r0, [pc, #172]	; (8008044 <RTC_GetTime+0xf0>)
 8007f96:	f7ff ff46 	bl	8007e26 <LL_RTC_TIME_GetMinute>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	111b      	asrs	r3, r3, #4
 8007fa0:	b2db      	uxtb	r3, r3
 8007fa2:	f003 030f 	and.w	r3, r3, #15
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	461a      	mov	r2, r3
 8007faa:	0092      	lsls	r2, r2, #2
 8007fac:	4413      	add	r3, r2
 8007fae:	005b      	lsls	r3, r3, #1
 8007fb0:	b2dc      	uxtb	r4, r3
 8007fb2:	4824      	ldr	r0, [pc, #144]	; (8008044 <RTC_GetTime+0xf0>)
 8007fb4:	f7ff ff37 	bl	8007e26 <LL_RTC_TIME_GetMinute>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	f003 030f 	and.w	r3, r3, #15
 8007fc0:	b2db      	uxtb	r3, r3
 8007fc2:	4423      	add	r3, r4
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	461a      	mov	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	605a      	str	r2, [r3, #4]

	// RTC HAS DIF WEEK DAY MASKS
	//tm  0 - sunday 6 - saturday
	//rtc 1 - monday 7 - sunday
	switch(LL_RTC_DATE_GetWeekDay(RTC))
 8007fcc:	481d      	ldr	r0, [pc, #116]	; (8008044 <RTC_GetTime+0xf0>)
 8007fce:	f7ff ff39 	bl	8007e44 <LL_RTC_DATE_GetWeekDay>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	3b01      	subs	r3, #1
 8007fd6:	2b06      	cmp	r3, #6
 8007fd8:	d82c      	bhi.n	8008034 <RTC_GetTime+0xe0>
 8007fda:	a201      	add	r2, pc, #4	; (adr r2, 8007fe0 <RTC_GetTime+0x8c>)
 8007fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe0:	08007ffd 	.word	0x08007ffd
 8007fe4:	08008005 	.word	0x08008005
 8007fe8:	0800800d 	.word	0x0800800d
 8007fec:	08008015 	.word	0x08008015
 8007ff0:	0800801d 	.word	0x0800801d
 8007ff4:	08008025 	.word	0x08008025
 8007ff8:	0800802d 	.word	0x0800802d
	{
	case LL_RTC_WEEKDAY_MONDAY: 	time->tm_wday = 1; break;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2201      	movs	r2, #1
 8008000:	619a      	str	r2, [r3, #24]
 8008002:	e01b      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_TUESDAY: 	time->tm_wday = 2; break;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2202      	movs	r2, #2
 8008008:	619a      	str	r2, [r3, #24]
 800800a:	e017      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_WEDNESDAY: 	time->tm_wday = 3; break;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2203      	movs	r2, #3
 8008010:	619a      	str	r2, [r3, #24]
 8008012:	e013      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_THURSDAY: 	time->tm_wday = 4; break;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2204      	movs	r2, #4
 8008018:	619a      	str	r2, [r3, #24]
 800801a:	e00f      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_FRIDAY: 	time->tm_wday = 5; break;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2205      	movs	r2, #5
 8008020:	619a      	str	r2, [r3, #24]
 8008022:	e00b      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_SATURDAY: 	time->tm_wday = 6; break;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2206      	movs	r2, #6
 8008028:	619a      	str	r2, [r3, #24]
 800802a:	e007      	b.n	800803c <RTC_GetTime+0xe8>
	case LL_RTC_WEEKDAY_SUNDAY: 	time->tm_wday = 0; break;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	619a      	str	r2, [r3, #24]
 8008032:	e003      	b.n	800803c <RTC_GetTime+0xe8>
	default: time->tm_wday = 0; break;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2200      	movs	r2, #0
 8008038:	619a      	str	r2, [r3, #24]
 800803a:	bf00      	nop
	}
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	bd90      	pop	{r4, r7, pc}
 8008044:	40002800 	.word	0x40002800

08008048 <RTC_SetTime>:

void RTC_SetTime(struct tm* time)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b086      	sub	sp, #24
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
	LL_RTC_DisableWriteProtection(RTC);
 8008050:	4836      	ldr	r0, [pc, #216]	; (800812c <RTC_SetTime+0xe4>)
 8008052:	f7ff fec9 	bl	8007de8 <LL_RTC_DisableWriteProtection>
	LL_RTC_EnterInitMode(RTC);
 8008056:	4835      	ldr	r0, [pc, #212]	; (800812c <RTC_SetTime+0xe4>)
 8008058:	f7fb f8fa 	bl	8003250 <LL_RTC_EnterInitMode>

	LL_RTC_TimeTypeDef RTC_TimeStruct = {0};
 800805c:	f107 0310 	add.w	r3, r7, #16
 8008060:	2200      	movs	r2, #0
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	605a      	str	r2, [r3, #4]
	LL_RTC_DateTypeDef RTC_DateStruct = {0};
 8008066:	2300      	movs	r3, #0
 8008068:	60fb      	str	r3, [r7, #12]

	RTC_TimeStruct.Hours = time->tm_hour;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	689b      	ldr	r3, [r3, #8]
 800806e:	b2db      	uxtb	r3, r3
 8008070:	753b      	strb	r3, [r7, #20]
	RTC_TimeStruct.Minutes = time->tm_min;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	b2db      	uxtb	r3, r3
 8008078:	757b      	strb	r3, [r7, #21]
	RTC_TimeStruct.Seconds = time->tm_sec;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	b2db      	uxtb	r3, r3
 8008080:	75bb      	strb	r3, [r7, #22]
	LL_RTC_TIME_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_TimeStruct);
 8008082:	f107 0310 	add.w	r3, r7, #16
 8008086:	461a      	mov	r2, r3
 8008088:	2100      	movs	r1, #0
 800808a:	4828      	ldr	r0, [pc, #160]	; (800812c <RTC_SetTime+0xe4>)
 800808c:	f7fa ff92 	bl	8002fb4 <LL_RTC_TIME_Init>

	switch(time->tm_wday)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	699b      	ldr	r3, [r3, #24]
 8008094:	2b06      	cmp	r3, #6
 8008096:	d826      	bhi.n	80080e6 <RTC_SetTime+0x9e>
 8008098:	a201      	add	r2, pc, #4	; (adr r2, 80080a0 <RTC_SetTime+0x58>)
 800809a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800809e:	bf00      	nop
 80080a0:	080080bd 	.word	0x080080bd
 80080a4:	080080c3 	.word	0x080080c3
 80080a8:	080080c9 	.word	0x080080c9
 80080ac:	080080cf 	.word	0x080080cf
 80080b0:	080080d5 	.word	0x080080d5
 80080b4:	080080db 	.word	0x080080db
 80080b8:	080080e1 	.word	0x080080e1
	{
	case 0:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SUNDAY;		break;
 80080bc:	2307      	movs	r3, #7
 80080be:	733b      	strb	r3, [r7, #12]
 80080c0:	e014      	b.n	80080ec <RTC_SetTime+0xa4>
	case 1:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_MONDAY; 	break;
 80080c2:	2301      	movs	r3, #1
 80080c4:	733b      	strb	r3, [r7, #12]
 80080c6:	e011      	b.n	80080ec <RTC_SetTime+0xa4>
	case 2:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_TUESDAY; 	break;
 80080c8:	2302      	movs	r3, #2
 80080ca:	733b      	strb	r3, [r7, #12]
 80080cc:	e00e      	b.n	80080ec <RTC_SetTime+0xa4>
	case 3: RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_WEDNESDAY; 	break;
 80080ce:	2303      	movs	r3, #3
 80080d0:	733b      	strb	r3, [r7, #12]
 80080d2:	e00b      	b.n	80080ec <RTC_SetTime+0xa4>
	case 4:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_THURSDAY; 	break;
 80080d4:	2304      	movs	r3, #4
 80080d6:	733b      	strb	r3, [r7, #12]
 80080d8:	e008      	b.n	80080ec <RTC_SetTime+0xa4>
	case 5:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_FRIDAY; 	break;
 80080da:	2305      	movs	r3, #5
 80080dc:	733b      	strb	r3, [r7, #12]
 80080de:	e005      	b.n	80080ec <RTC_SetTime+0xa4>
	case 6:	RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SATURDAY;	break;
 80080e0:	2306      	movs	r3, #6
 80080e2:	733b      	strb	r3, [r7, #12]
 80080e4:	e002      	b.n	80080ec <RTC_SetTime+0xa4>
	default: RTC_DateStruct.WeekDay = LL_RTC_WEEKDAY_SUNDAY; 	break;
 80080e6:	2307      	movs	r3, #7
 80080e8:	733b      	strb	r3, [r7, #12]
 80080ea:	bf00      	nop
	}

	RTC_DateStruct.Day = time->tm_mday;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	73bb      	strb	r3, [r7, #14]
	RTC_DateStruct.Month = time->tm_mon + 1;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	691b      	ldr	r3, [r3, #16]
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	3301      	adds	r3, #1
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	737b      	strb	r3, [r7, #13]
	RTC_DateStruct.Year = time->tm_year;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	695b      	ldr	r3, [r3, #20]
 8008104:	b2db      	uxtb	r3, r3
 8008106:	73fb      	strb	r3, [r7, #15]
	LL_RTC_DATE_Init(RTC, LL_RTC_FORMAT_BIN, &RTC_DateStruct);
 8008108:	f107 030c 	add.w	r3, r7, #12
 800810c:	461a      	mov	r2, r3
 800810e:	2100      	movs	r1, #0
 8008110:	4806      	ldr	r0, [pc, #24]	; (800812c <RTC_SetTime+0xe4>)
 8008112:	f7fa fff7 	bl	8003104 <LL_RTC_DATE_Init>

	LL_RTC_DisableInitMode(RTC);
 8008116:	4805      	ldr	r0, [pc, #20]	; (800812c <RTC_SetTime+0xe4>)
 8008118:	f7ff fe22 	bl	8007d60 <LL_RTC_DisableInitMode>
	LL_RTC_EnableWriteProtection(RTC);
 800811c:	4803      	ldr	r0, [pc, #12]	; (800812c <RTC_SetTime+0xe4>)
 800811e:	f7ff fe56 	bl	8007dce <LL_RTC_EnableWriteProtection>
}
 8008122:	bf00      	nop
 8008124:	3718      	adds	r7, #24
 8008126:	46bd      	mov	sp, r7
 8008128:	bd80      	pop	{r7, pc}
 800812a:	bf00      	nop
 800812c:	40002800 	.word	0x40002800

08008130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008130:	b580      	push	{r7, lr}
 8008132:	b082      	sub	sp, #8
 8008134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008136:	2300      	movs	r3, #0
 8008138:	607b      	str	r3, [r7, #4]
 800813a:	4a12      	ldr	r2, [pc, #72]	; (8008184 <HAL_MspInit+0x54>)
 800813c:	4b11      	ldr	r3, [pc, #68]	; (8008184 <HAL_MspInit+0x54>)
 800813e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008140:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008144:	6453      	str	r3, [r2, #68]	; 0x44
 8008146:	4b0f      	ldr	r3, [pc, #60]	; (8008184 <HAL_MspInit+0x54>)
 8008148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800814a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800814e:	607b      	str	r3, [r7, #4]
 8008150:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008152:	2300      	movs	r3, #0
 8008154:	603b      	str	r3, [r7, #0]
 8008156:	4a0b      	ldr	r2, [pc, #44]	; (8008184 <HAL_MspInit+0x54>)
 8008158:	4b0a      	ldr	r3, [pc, #40]	; (8008184 <HAL_MspInit+0x54>)
 800815a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008160:	6413      	str	r3, [r2, #64]	; 0x40
 8008162:	4b08      	ldr	r3, [pc, #32]	; (8008184 <HAL_MspInit+0x54>)
 8008164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800816a:	603b      	str	r3, [r7, #0]
 800816c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800816e:	2200      	movs	r2, #0
 8008170:	210f      	movs	r1, #15
 8008172:	f06f 0001 	mvn.w	r0, #1
 8008176:	f7fa f857 	bl	8002228 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800817a:	bf00      	nop
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}
 8008182:	bf00      	nop
 8008184:	40023800 	.word	0x40023800

08008188 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b08c      	sub	sp, #48	; 0x30
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8008190:	2300      	movs	r3, #0
 8008192:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8008194:	2300      	movs	r3, #0
 8008196:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8008198:	2200      	movs	r2, #0
 800819a:	6879      	ldr	r1, [r7, #4]
 800819c:	2019      	movs	r0, #25
 800819e:	f7fa f843 	bl	8002228 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 80081a2:	2019      	movs	r0, #25
 80081a4:	f7fa f85c 	bl	8002260 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80081a8:	2300      	movs	r3, #0
 80081aa:	60fb      	str	r3, [r7, #12]
 80081ac:	4a1f      	ldr	r2, [pc, #124]	; (800822c <HAL_InitTick+0xa4>)
 80081ae:	4b1f      	ldr	r3, [pc, #124]	; (800822c <HAL_InitTick+0xa4>)
 80081b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081b2:	f043 0301 	orr.w	r3, r3, #1
 80081b6:	6453      	str	r3, [r2, #68]	; 0x44
 80081b8:	4b1c      	ldr	r3, [pc, #112]	; (800822c <HAL_InitTick+0xa4>)
 80081ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081bc:	f003 0301 	and.w	r3, r3, #1
 80081c0:	60fb      	str	r3, [r7, #12]
 80081c2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80081c4:	f107 0210 	add.w	r2, r7, #16
 80081c8:	f107 0314 	add.w	r3, r7, #20
 80081cc:	4611      	mov	r1, r2
 80081ce:	4618      	mov	r0, r3
 80081d0:	f7fa f874 	bl	80022bc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80081d4:	f7fa f85e 	bl	8002294 <HAL_RCC_GetPCLK2Freq>
 80081d8:	4603      	mov	r3, r0
 80081da:	005b      	lsls	r3, r3, #1
 80081dc:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80081de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081e0:	4a13      	ldr	r2, [pc, #76]	; (8008230 <HAL_InitTick+0xa8>)
 80081e2:	fba2 2303 	umull	r2, r3, r2, r3
 80081e6:	0c9b      	lsrs	r3, r3, #18
 80081e8:	3b01      	subs	r3, #1
 80081ea:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80081ec:	4b11      	ldr	r3, [pc, #68]	; (8008234 <HAL_InitTick+0xac>)
 80081ee:	4a12      	ldr	r2, [pc, #72]	; (8008238 <HAL_InitTick+0xb0>)
 80081f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80081f2:	4b10      	ldr	r3, [pc, #64]	; (8008234 <HAL_InitTick+0xac>)
 80081f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80081f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80081fa:	4a0e      	ldr	r2, [pc, #56]	; (8008234 <HAL_InitTick+0xac>)
 80081fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8008200:	4b0c      	ldr	r3, [pc, #48]	; (8008234 <HAL_InitTick+0xac>)
 8008202:	2200      	movs	r2, #0
 8008204:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008206:	4b0b      	ldr	r3, [pc, #44]	; (8008234 <HAL_InitTick+0xac>)
 8008208:	2200      	movs	r2, #0
 800820a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800820c:	4809      	ldr	r0, [pc, #36]	; (8008234 <HAL_InitTick+0xac>)
 800820e:	f7fa f887 	bl	8002320 <HAL_TIM_Base_Init>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	d104      	bne.n	8008222 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8008218:	4806      	ldr	r0, [pc, #24]	; (8008234 <HAL_InitTick+0xac>)
 800821a:	f7fa f8b6 	bl	800238a <HAL_TIM_Base_Start_IT>
 800821e:	4603      	mov	r3, r0
 8008220:	e000      	b.n	8008224 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8008222:	2301      	movs	r3, #1
}
 8008224:	4618      	mov	r0, r3
 8008226:	3730      	adds	r7, #48	; 0x30
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}
 800822c:	40023800 	.word	0x40023800
 8008230:	431bde83 	.word	0x431bde83
 8008234:	200149b4 	.word	0x200149b4
 8008238:	40010000 	.word	0x40010000

0800823c <NMI_Handler>:
#include "task.h"

extern TIM_HandleTypeDef htim1;

void NMI_Handler(void)
{
 800823c:	b480      	push	{r7}
 800823e:	af00      	add	r7, sp, #0

}
 8008240:	bf00      	nop
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr

0800824a <HardFault_Handler>:

void HardFault_Handler(void)
{
 800824a:	b480      	push	{r7}
 800824c:	af00      	add	r7, sp, #0
	while (1)
 800824e:	e7fe      	b.n	800824e <HardFault_Handler+0x4>

08008250 <MemManage_Handler>:

	}
}

void MemManage_Handler(void)
{
 8008250:	b480      	push	{r7}
 8008252:	af00      	add	r7, sp, #0
	while (1)
 8008254:	e7fe      	b.n	8008254 <MemManage_Handler+0x4>

08008256 <BusFault_Handler>:

	}
}

void BusFault_Handler(void)
{
 8008256:	b480      	push	{r7}
 8008258:	af00      	add	r7, sp, #0
	while (1)
 800825a:	e7fe      	b.n	800825a <BusFault_Handler+0x4>

0800825c <UsageFault_Handler>:

	}
}

void UsageFault_Handler(void)
{
 800825c:	b480      	push	{r7}
 800825e:	af00      	add	r7, sp, #0
	while (1)
 8008260:	e7fe      	b.n	8008260 <UsageFault_Handler+0x4>

08008262 <DebugMon_Handler>:

	}
}

void DebugMon_Handler(void)
{
 8008262:	b480      	push	{r7}
 8008264:	af00      	add	r7, sp, #0

}
 8008266:	bf00      	nop
 8008268:	46bd      	mov	sp, r7
 800826a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826e:	4770      	bx	lr

08008270 <TIM1_UP_TIM10_IRQHandler>:

void TIM1_UP_TIM10_IRQHandler(void)
{
 8008270:	b580      	push	{r7, lr}
 8008272:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim1);
 8008274:	4802      	ldr	r0, [pc, #8]	; (8008280 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8008276:	f7fa f8ac 	bl	80023d2 <HAL_TIM_IRQHandler>
}
 800827a:	bf00      	nop
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop
 8008280:	200149b4 	.word	0x200149b4

08008284 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800828c:	4b11      	ldr	r3, [pc, #68]	; (80082d4 <_sbrk+0x50>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <_sbrk+0x16>
		heap_end = &end;
 8008294:	4b0f      	ldr	r3, [pc, #60]	; (80082d4 <_sbrk+0x50>)
 8008296:	4a10      	ldr	r2, [pc, #64]	; (80082d8 <_sbrk+0x54>)
 8008298:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800829a:	4b0e      	ldr	r3, [pc, #56]	; (80082d4 <_sbrk+0x50>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80082a0:	4b0c      	ldr	r3, [pc, #48]	; (80082d4 <_sbrk+0x50>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4413      	add	r3, r2
 80082a8:	466a      	mov	r2, sp
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d907      	bls.n	80082be <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80082ae:	f000 f855 	bl	800835c <__errno>
 80082b2:	4602      	mov	r2, r0
 80082b4:	230c      	movs	r3, #12
 80082b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80082b8:	f04f 33ff 	mov.w	r3, #4294967295
 80082bc:	e006      	b.n	80082cc <_sbrk+0x48>
	}

	heap_end += incr;
 80082be:	4b05      	ldr	r3, [pc, #20]	; (80082d4 <_sbrk+0x50>)
 80082c0:	681a      	ldr	r2, [r3, #0]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	4413      	add	r3, r2
 80082c6:	4a03      	ldr	r2, [pc, #12]	; (80082d4 <_sbrk+0x50>)
 80082c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80082ca:	68fb      	ldr	r3, [r7, #12]
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3710      	adds	r7, #16
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}
 80082d4:	20008b74 	.word	0x20008b74
 80082d8:	200149f8 	.word	0x200149f8

080082dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80082dc:	b480      	push	{r7}
 80082de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80082e0:	4a08      	ldr	r2, [pc, #32]	; (8008304 <SystemInit+0x28>)
 80082e2:	4b08      	ldr	r3, [pc, #32]	; (8008304 <SystemInit+0x28>)
 80082e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80082ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80082f0:	4b04      	ldr	r3, [pc, #16]	; (8008304 <SystemInit+0x28>)
 80082f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80082f6:	609a      	str	r2, [r3, #8]
#endif
}
 80082f8:	bf00      	nop
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	e000ed00 	.word	0xe000ed00

08008308 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008308:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008340 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800830c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800830e:	e003      	b.n	8008318 <LoopCopyDataInit>

08008310 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008310:	4b0c      	ldr	r3, [pc, #48]	; (8008344 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008312:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008314:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008316:	3104      	adds	r1, #4

08008318 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008318:	480b      	ldr	r0, [pc, #44]	; (8008348 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800831a:	4b0c      	ldr	r3, [pc, #48]	; (800834c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800831c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800831e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008320:	d3f6      	bcc.n	8008310 <CopyDataInit>
  ldr  r2, =_sbss
 8008322:	4a0b      	ldr	r2, [pc, #44]	; (8008350 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008324:	e002      	b.n	800832c <LoopFillZerobss>

08008326 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008326:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008328:	f842 3b04 	str.w	r3, [r2], #4

0800832c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800832c:	4b09      	ldr	r3, [pc, #36]	; (8008354 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800832e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008330:	d3f9      	bcc.n	8008326 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008332:	f7ff ffd3 	bl	80082dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008336:	f000 f817 	bl	8008368 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800833a:	f7ff fc5d 	bl	8007bf8 <main>
  bx  lr    
 800833e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008340:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008344:	0800a440 	.word	0x0800a440
  ldr  r0, =_sdata
 8008348:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800834c:	20000228 	.word	0x20000228
  ldr  r2, =_sbss
 8008350:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 8008354:	200149f8 	.word	0x200149f8

08008358 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008358:	e7fe      	b.n	8008358 <ADC_IRQHandler>
	...

0800835c <__errno>:
 800835c:	4b01      	ldr	r3, [pc, #4]	; (8008364 <__errno+0x8>)
 800835e:	6818      	ldr	r0, [r3, #0]
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop
 8008364:	20000010 	.word	0x20000010

08008368 <__libc_init_array>:
 8008368:	b570      	push	{r4, r5, r6, lr}
 800836a:	4e0d      	ldr	r6, [pc, #52]	; (80083a0 <__libc_init_array+0x38>)
 800836c:	4c0d      	ldr	r4, [pc, #52]	; (80083a4 <__libc_init_array+0x3c>)
 800836e:	1ba4      	subs	r4, r4, r6
 8008370:	10a4      	asrs	r4, r4, #2
 8008372:	2500      	movs	r5, #0
 8008374:	42a5      	cmp	r5, r4
 8008376:	d109      	bne.n	800838c <__libc_init_array+0x24>
 8008378:	4e0b      	ldr	r6, [pc, #44]	; (80083a8 <__libc_init_array+0x40>)
 800837a:	4c0c      	ldr	r4, [pc, #48]	; (80083ac <__libc_init_array+0x44>)
 800837c:	f001 fdc0 	bl	8009f00 <_init>
 8008380:	1ba4      	subs	r4, r4, r6
 8008382:	10a4      	asrs	r4, r4, #2
 8008384:	2500      	movs	r5, #0
 8008386:	42a5      	cmp	r5, r4
 8008388:	d105      	bne.n	8008396 <__libc_init_array+0x2e>
 800838a:	bd70      	pop	{r4, r5, r6, pc}
 800838c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008390:	4798      	blx	r3
 8008392:	3501      	adds	r5, #1
 8008394:	e7ee      	b.n	8008374 <__libc_init_array+0xc>
 8008396:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800839a:	4798      	blx	r3
 800839c:	3501      	adds	r5, #1
 800839e:	e7f2      	b.n	8008386 <__libc_init_array+0x1e>
 80083a0:	0800a438 	.word	0x0800a438
 80083a4:	0800a438 	.word	0x0800a438
 80083a8:	0800a438 	.word	0x0800a438
 80083ac:	0800a43c 	.word	0x0800a43c

080083b0 <localtime_r>:
 80083b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b4:	460c      	mov	r4, r1
 80083b6:	4680      	mov	r8, r0
 80083b8:	f000 fc98 	bl	8008cec <__gettzinfo>
 80083bc:	4621      	mov	r1, r4
 80083be:	4607      	mov	r7, r0
 80083c0:	4640      	mov	r0, r8
 80083c2:	f000 fc97 	bl	8008cf4 <gmtime_r>
 80083c6:	6946      	ldr	r6, [r0, #20]
 80083c8:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 80083cc:	07b3      	lsls	r3, r6, #30
 80083ce:	4604      	mov	r4, r0
 80083d0:	d105      	bne.n	80083de <localtime_r+0x2e>
 80083d2:	2264      	movs	r2, #100	; 0x64
 80083d4:	fb96 f3f2 	sdiv	r3, r6, r2
 80083d8:	fb02 6313 	mls	r3, r2, r3, r6
 80083dc:	b9fb      	cbnz	r3, 800841e <localtime_r+0x6e>
 80083de:	f44f 73c8 	mov.w	r3, #400	; 0x190
 80083e2:	fb96 f5f3 	sdiv	r5, r6, r3
 80083e6:	fb03 6515 	mls	r5, r3, r5, r6
 80083ea:	fab5 f585 	clz	r5, r5
 80083ee:	096d      	lsrs	r5, r5, #5
 80083f0:	4b5f      	ldr	r3, [pc, #380]	; (8008570 <localtime_r+0x1c0>)
 80083f2:	2230      	movs	r2, #48	; 0x30
 80083f4:	fb02 3505 	mla	r5, r2, r5, r3
 80083f8:	f000 faa6 	bl	8008948 <__tz_lock>
 80083fc:	f000 faa6 	bl	800894c <_tzset_unlocked>
 8008400:	4b5c      	ldr	r3, [pc, #368]	; (8008574 <localtime_r+0x1c4>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	b1e3      	cbz	r3, 8008440 <localtime_r+0x90>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	429e      	cmp	r6, r3
 800840a:	d10a      	bne.n	8008422 <localtime_r+0x72>
 800840c:	6839      	ldr	r1, [r7, #0]
 800840e:	f8d8 3000 	ldr.w	r3, [r8]
 8008412:	69fa      	ldr	r2, [r7, #28]
 8008414:	b969      	cbnz	r1, 8008432 <localtime_r+0x82>
 8008416:	4293      	cmp	r3, r2
 8008418:	db0d      	blt.n	8008436 <localtime_r+0x86>
 800841a:	2301      	movs	r3, #1
 800841c:	e010      	b.n	8008440 <localtime_r+0x90>
 800841e:	2501      	movs	r5, #1
 8008420:	e7e6      	b.n	80083f0 <localtime_r+0x40>
 8008422:	4630      	mov	r0, r6
 8008424:	f000 f9e8 	bl	80087f8 <__tzcalc_limits>
 8008428:	2800      	cmp	r0, #0
 800842a:	d1ef      	bne.n	800840c <localtime_r+0x5c>
 800842c:	f04f 33ff 	mov.w	r3, #4294967295
 8008430:	e006      	b.n	8008440 <localtime_r+0x90>
 8008432:	4293      	cmp	r3, r2
 8008434:	db55      	blt.n	80084e2 <localtime_r+0x132>
 8008436:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008438:	4293      	cmp	r3, r2
 800843a:	bfac      	ite	ge
 800843c:	2300      	movge	r3, #0
 800843e:	2301      	movlt	r3, #1
 8008440:	6223      	str	r3, [r4, #32]
 8008442:	6a23      	ldr	r3, [r4, #32]
 8008444:	2b01      	cmp	r3, #1
 8008446:	bf0c      	ite	eq
 8008448:	6bf9      	ldreq	r1, [r7, #60]	; 0x3c
 800844a:	6a39      	ldrne	r1, [r7, #32]
 800844c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8008450:	203c      	movs	r0, #60	; 0x3c
 8008452:	fb91 f6f3 	sdiv	r6, r1, r3
 8008456:	fb03 1316 	mls	r3, r3, r6, r1
 800845a:	6861      	ldr	r1, [r4, #4]
 800845c:	fb93 f2f0 	sdiv	r2, r3, r0
 8008460:	fb00 3012 	mls	r0, r0, r2, r3
 8008464:	6823      	ldr	r3, [r4, #0]
 8008466:	1a89      	subs	r1, r1, r2
 8008468:	68a2      	ldr	r2, [r4, #8]
 800846a:	6061      	str	r1, [r4, #4]
 800846c:	1a1b      	subs	r3, r3, r0
 800846e:	1b92      	subs	r2, r2, r6
 8008470:	2b3b      	cmp	r3, #59	; 0x3b
 8008472:	6023      	str	r3, [r4, #0]
 8008474:	60a2      	str	r2, [r4, #8]
 8008476:	dd36      	ble.n	80084e6 <localtime_r+0x136>
 8008478:	3101      	adds	r1, #1
 800847a:	6061      	str	r1, [r4, #4]
 800847c:	3b3c      	subs	r3, #60	; 0x3c
 800847e:	6023      	str	r3, [r4, #0]
 8008480:	6863      	ldr	r3, [r4, #4]
 8008482:	2b3b      	cmp	r3, #59	; 0x3b
 8008484:	dd35      	ble.n	80084f2 <localtime_r+0x142>
 8008486:	3201      	adds	r2, #1
 8008488:	60a2      	str	r2, [r4, #8]
 800848a:	3b3c      	subs	r3, #60	; 0x3c
 800848c:	6063      	str	r3, [r4, #4]
 800848e:	68a3      	ldr	r3, [r4, #8]
 8008490:	2b17      	cmp	r3, #23
 8008492:	dd34      	ble.n	80084fe <localtime_r+0x14e>
 8008494:	69e2      	ldr	r2, [r4, #28]
 8008496:	3201      	adds	r2, #1
 8008498:	61e2      	str	r2, [r4, #28]
 800849a:	69a2      	ldr	r2, [r4, #24]
 800849c:	3201      	adds	r2, #1
 800849e:	2a06      	cmp	r2, #6
 80084a0:	bfc8      	it	gt
 80084a2:	2200      	movgt	r2, #0
 80084a4:	61a2      	str	r2, [r4, #24]
 80084a6:	68e2      	ldr	r2, [r4, #12]
 80084a8:	3b18      	subs	r3, #24
 80084aa:	3201      	adds	r2, #1
 80084ac:	60a3      	str	r3, [r4, #8]
 80084ae:	6923      	ldr	r3, [r4, #16]
 80084b0:	60e2      	str	r2, [r4, #12]
 80084b2:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 80084b6:	428a      	cmp	r2, r1
 80084b8:	dd0e      	ble.n	80084d8 <localtime_r+0x128>
 80084ba:	3301      	adds	r3, #1
 80084bc:	2b0c      	cmp	r3, #12
 80084be:	bf0c      	ite	eq
 80084c0:	6963      	ldreq	r3, [r4, #20]
 80084c2:	6123      	strne	r3, [r4, #16]
 80084c4:	eba2 0201 	sub.w	r2, r2, r1
 80084c8:	60e2      	str	r2, [r4, #12]
 80084ca:	bf01      	itttt	eq
 80084cc:	3301      	addeq	r3, #1
 80084ce:	2200      	moveq	r2, #0
 80084d0:	6122      	streq	r2, [r4, #16]
 80084d2:	6163      	streq	r3, [r4, #20]
 80084d4:	bf08      	it	eq
 80084d6:	61e2      	streq	r2, [r4, #28]
 80084d8:	f000 fa37 	bl	800894a <__tz_unlock>
 80084dc:	4620      	mov	r0, r4
 80084de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084e2:	2300      	movs	r3, #0
 80084e4:	e7ac      	b.n	8008440 <localtime_r+0x90>
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	daca      	bge.n	8008480 <localtime_r+0xd0>
 80084ea:	3901      	subs	r1, #1
 80084ec:	6061      	str	r1, [r4, #4]
 80084ee:	333c      	adds	r3, #60	; 0x3c
 80084f0:	e7c5      	b.n	800847e <localtime_r+0xce>
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	dacb      	bge.n	800848e <localtime_r+0xde>
 80084f6:	3a01      	subs	r2, #1
 80084f8:	60a2      	str	r2, [r4, #8]
 80084fa:	333c      	adds	r3, #60	; 0x3c
 80084fc:	e7c6      	b.n	800848c <localtime_r+0xdc>
 80084fe:	2b00      	cmp	r3, #0
 8008500:	daea      	bge.n	80084d8 <localtime_r+0x128>
 8008502:	69e2      	ldr	r2, [r4, #28]
 8008504:	3a01      	subs	r2, #1
 8008506:	61e2      	str	r2, [r4, #28]
 8008508:	69a2      	ldr	r2, [r4, #24]
 800850a:	3a01      	subs	r2, #1
 800850c:	bf48      	it	mi
 800850e:	2206      	movmi	r2, #6
 8008510:	61a2      	str	r2, [r4, #24]
 8008512:	68e2      	ldr	r2, [r4, #12]
 8008514:	3318      	adds	r3, #24
 8008516:	3a01      	subs	r2, #1
 8008518:	60e2      	str	r2, [r4, #12]
 800851a:	60a3      	str	r3, [r4, #8]
 800851c:	2a00      	cmp	r2, #0
 800851e:	d1db      	bne.n	80084d8 <localtime_r+0x128>
 8008520:	6923      	ldr	r3, [r4, #16]
 8008522:	3b01      	subs	r3, #1
 8008524:	d405      	bmi.n	8008532 <localtime_r+0x182>
 8008526:	6123      	str	r3, [r4, #16]
 8008528:	6923      	ldr	r3, [r4, #16]
 800852a:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800852e:	60e3      	str	r3, [r4, #12]
 8008530:	e7d2      	b.n	80084d8 <localtime_r+0x128>
 8008532:	230b      	movs	r3, #11
 8008534:	6123      	str	r3, [r4, #16]
 8008536:	6963      	ldr	r3, [r4, #20]
 8008538:	1e5a      	subs	r2, r3, #1
 800853a:	f012 0f03 	tst.w	r2, #3
 800853e:	6162      	str	r2, [r4, #20]
 8008540:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 8008544:	d105      	bne.n	8008552 <localtime_r+0x1a2>
 8008546:	2164      	movs	r1, #100	; 0x64
 8008548:	fb92 f3f1 	sdiv	r3, r2, r1
 800854c:	fb01 2313 	mls	r3, r1, r3, r2
 8008550:	b963      	cbnz	r3, 800856c <localtime_r+0x1bc>
 8008552:	f44f 71c8 	mov.w	r1, #400	; 0x190
 8008556:	fb92 f3f1 	sdiv	r3, r2, r1
 800855a:	fb01 2313 	mls	r3, r1, r3, r2
 800855e:	fab3 f383 	clz	r3, r3
 8008562:	095b      	lsrs	r3, r3, #5
 8008564:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8008568:	61e3      	str	r3, [r4, #28]
 800856a:	e7dd      	b.n	8008528 <localtime_r+0x178>
 800856c:	2301      	movs	r3, #1
 800856e:	e7f9      	b.n	8008564 <localtime_r+0x1b4>
 8008570:	0800a1d8 	.word	0x0800a1d8
 8008574:	20008b94 	.word	0x20008b94

08008578 <memcmp>:
 8008578:	b510      	push	{r4, lr}
 800857a:	3901      	subs	r1, #1
 800857c:	4402      	add	r2, r0
 800857e:	4290      	cmp	r0, r2
 8008580:	d101      	bne.n	8008586 <memcmp+0xe>
 8008582:	2000      	movs	r0, #0
 8008584:	bd10      	pop	{r4, pc}
 8008586:	f810 3b01 	ldrb.w	r3, [r0], #1
 800858a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800858e:	42a3      	cmp	r3, r4
 8008590:	d0f5      	beq.n	800857e <memcmp+0x6>
 8008592:	1b18      	subs	r0, r3, r4
 8008594:	bd10      	pop	{r4, pc}

08008596 <memcpy>:
 8008596:	b510      	push	{r4, lr}
 8008598:	1e43      	subs	r3, r0, #1
 800859a:	440a      	add	r2, r1
 800859c:	4291      	cmp	r1, r2
 800859e:	d100      	bne.n	80085a2 <memcpy+0xc>
 80085a0:	bd10      	pop	{r4, pc}
 80085a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085aa:	e7f7      	b.n	800859c <memcpy+0x6>

080085ac <memset>:
 80085ac:	4402      	add	r2, r0
 80085ae:	4603      	mov	r3, r0
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d100      	bne.n	80085b6 <memset+0xa>
 80085b4:	4770      	bx	lr
 80085b6:	f803 1b01 	strb.w	r1, [r3], #1
 80085ba:	e7f9      	b.n	80085b0 <memset+0x4>

080085bc <siprintf>:
 80085bc:	b40e      	push	{r1, r2, r3}
 80085be:	b500      	push	{lr}
 80085c0:	b09c      	sub	sp, #112	; 0x70
 80085c2:	f44f 7102 	mov.w	r1, #520	; 0x208
 80085c6:	ab1d      	add	r3, sp, #116	; 0x74
 80085c8:	f8ad 1014 	strh.w	r1, [sp, #20]
 80085cc:	9002      	str	r0, [sp, #8]
 80085ce:	9006      	str	r0, [sp, #24]
 80085d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80085d4:	480a      	ldr	r0, [pc, #40]	; (8008600 <siprintf+0x44>)
 80085d6:	9104      	str	r1, [sp, #16]
 80085d8:	9107      	str	r1, [sp, #28]
 80085da:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80085de:	f853 2b04 	ldr.w	r2, [r3], #4
 80085e2:	f8ad 1016 	strh.w	r1, [sp, #22]
 80085e6:	6800      	ldr	r0, [r0, #0]
 80085e8:	9301      	str	r3, [sp, #4]
 80085ea:	a902      	add	r1, sp, #8
 80085ec:	f000 fd50 	bl	8009090 <_svfiprintf_r>
 80085f0:	9b02      	ldr	r3, [sp, #8]
 80085f2:	2200      	movs	r2, #0
 80085f4:	701a      	strb	r2, [r3, #0]
 80085f6:	b01c      	add	sp, #112	; 0x70
 80085f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085fc:	b003      	add	sp, #12
 80085fe:	4770      	bx	lr
 8008600:	20000010 	.word	0x20000010

08008604 <strcat>:
 8008604:	b510      	push	{r4, lr}
 8008606:	4602      	mov	r2, r0
 8008608:	4613      	mov	r3, r2
 800860a:	3201      	adds	r2, #1
 800860c:	781c      	ldrb	r4, [r3, #0]
 800860e:	2c00      	cmp	r4, #0
 8008610:	d1fa      	bne.n	8008608 <strcat+0x4>
 8008612:	3b01      	subs	r3, #1
 8008614:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008618:	f803 2f01 	strb.w	r2, [r3, #1]!
 800861c:	2a00      	cmp	r2, #0
 800861e:	d1f9      	bne.n	8008614 <strcat+0x10>
 8008620:	bd10      	pop	{r4, pc}

08008622 <strchr>:
 8008622:	b2c9      	uxtb	r1, r1
 8008624:	4603      	mov	r3, r0
 8008626:	f810 2b01 	ldrb.w	r2, [r0], #1
 800862a:	b11a      	cbz	r2, 8008634 <strchr+0x12>
 800862c:	4291      	cmp	r1, r2
 800862e:	d1f9      	bne.n	8008624 <strchr+0x2>
 8008630:	4618      	mov	r0, r3
 8008632:	4770      	bx	lr
 8008634:	2900      	cmp	r1, #0
 8008636:	bf0c      	ite	eq
 8008638:	4618      	moveq	r0, r3
 800863a:	2000      	movne	r0, #0
 800863c:	4770      	bx	lr

0800863e <strcpy>:
 800863e:	4603      	mov	r3, r0
 8008640:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008644:	f803 2b01 	strb.w	r2, [r3], #1
 8008648:	2a00      	cmp	r2, #0
 800864a:	d1f9      	bne.n	8008640 <strcpy+0x2>
 800864c:	4770      	bx	lr

0800864e <strncmp>:
 800864e:	b510      	push	{r4, lr}
 8008650:	b16a      	cbz	r2, 800866e <strncmp+0x20>
 8008652:	3901      	subs	r1, #1
 8008654:	1884      	adds	r4, r0, r2
 8008656:	f810 3b01 	ldrb.w	r3, [r0], #1
 800865a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800865e:	4293      	cmp	r3, r2
 8008660:	d103      	bne.n	800866a <strncmp+0x1c>
 8008662:	42a0      	cmp	r0, r4
 8008664:	d001      	beq.n	800866a <strncmp+0x1c>
 8008666:	2b00      	cmp	r3, #0
 8008668:	d1f5      	bne.n	8008656 <strncmp+0x8>
 800866a:	1a98      	subs	r0, r3, r2
 800866c:	bd10      	pop	{r4, pc}
 800866e:	4610      	mov	r0, r2
 8008670:	bd10      	pop	{r4, pc}

08008672 <strstr>:
 8008672:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008674:	7803      	ldrb	r3, [r0, #0]
 8008676:	b133      	cbz	r3, 8008686 <strstr+0x14>
 8008678:	4603      	mov	r3, r0
 800867a:	4618      	mov	r0, r3
 800867c:	1c5e      	adds	r6, r3, #1
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	b933      	cbnz	r3, 8008690 <strstr+0x1e>
 8008682:	4618      	mov	r0, r3
 8008684:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008686:	780b      	ldrb	r3, [r1, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	bf18      	it	ne
 800868c:	2000      	movne	r0, #0
 800868e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008690:	1e4d      	subs	r5, r1, #1
 8008692:	1e44      	subs	r4, r0, #1
 8008694:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8008698:	2a00      	cmp	r2, #0
 800869a:	d0f3      	beq.n	8008684 <strstr+0x12>
 800869c:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 80086a0:	4297      	cmp	r7, r2
 80086a2:	4633      	mov	r3, r6
 80086a4:	d0f6      	beq.n	8008694 <strstr+0x22>
 80086a6:	e7e8      	b.n	800867a <strstr+0x8>

080086a8 <_strtol_l.isra.0>:
 80086a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086ac:	4680      	mov	r8, r0
 80086ae:	4689      	mov	r9, r1
 80086b0:	4692      	mov	sl, r2
 80086b2:	461f      	mov	r7, r3
 80086b4:	468b      	mov	fp, r1
 80086b6:	465d      	mov	r5, fp
 80086b8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80086ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086be:	f000 fbb3 	bl	8008e28 <__locale_ctype_ptr_l>
 80086c2:	4420      	add	r0, r4
 80086c4:	7846      	ldrb	r6, [r0, #1]
 80086c6:	f016 0608 	ands.w	r6, r6, #8
 80086ca:	d10b      	bne.n	80086e4 <_strtol_l.isra.0+0x3c>
 80086cc:	2c2d      	cmp	r4, #45	; 0x2d
 80086ce:	d10b      	bne.n	80086e8 <_strtol_l.isra.0+0x40>
 80086d0:	782c      	ldrb	r4, [r5, #0]
 80086d2:	2601      	movs	r6, #1
 80086d4:	f10b 0502 	add.w	r5, fp, #2
 80086d8:	b167      	cbz	r7, 80086f4 <_strtol_l.isra.0+0x4c>
 80086da:	2f10      	cmp	r7, #16
 80086dc:	d114      	bne.n	8008708 <_strtol_l.isra.0+0x60>
 80086de:	2c30      	cmp	r4, #48	; 0x30
 80086e0:	d00a      	beq.n	80086f8 <_strtol_l.isra.0+0x50>
 80086e2:	e011      	b.n	8008708 <_strtol_l.isra.0+0x60>
 80086e4:	46ab      	mov	fp, r5
 80086e6:	e7e6      	b.n	80086b6 <_strtol_l.isra.0+0xe>
 80086e8:	2c2b      	cmp	r4, #43	; 0x2b
 80086ea:	bf04      	itt	eq
 80086ec:	782c      	ldrbeq	r4, [r5, #0]
 80086ee:	f10b 0502 	addeq.w	r5, fp, #2
 80086f2:	e7f1      	b.n	80086d8 <_strtol_l.isra.0+0x30>
 80086f4:	2c30      	cmp	r4, #48	; 0x30
 80086f6:	d127      	bne.n	8008748 <_strtol_l.isra.0+0xa0>
 80086f8:	782b      	ldrb	r3, [r5, #0]
 80086fa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80086fe:	2b58      	cmp	r3, #88	; 0x58
 8008700:	d14b      	bne.n	800879a <_strtol_l.isra.0+0xf2>
 8008702:	786c      	ldrb	r4, [r5, #1]
 8008704:	2710      	movs	r7, #16
 8008706:	3502      	adds	r5, #2
 8008708:	2e00      	cmp	r6, #0
 800870a:	bf0c      	ite	eq
 800870c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008710:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008714:	2200      	movs	r2, #0
 8008716:	fbb1 fef7 	udiv	lr, r1, r7
 800871a:	4610      	mov	r0, r2
 800871c:	fb07 1c1e 	mls	ip, r7, lr, r1
 8008720:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008724:	2b09      	cmp	r3, #9
 8008726:	d811      	bhi.n	800874c <_strtol_l.isra.0+0xa4>
 8008728:	461c      	mov	r4, r3
 800872a:	42a7      	cmp	r7, r4
 800872c:	dd1d      	ble.n	800876a <_strtol_l.isra.0+0xc2>
 800872e:	1c53      	adds	r3, r2, #1
 8008730:	d007      	beq.n	8008742 <_strtol_l.isra.0+0x9a>
 8008732:	4586      	cmp	lr, r0
 8008734:	d316      	bcc.n	8008764 <_strtol_l.isra.0+0xbc>
 8008736:	d101      	bne.n	800873c <_strtol_l.isra.0+0x94>
 8008738:	45a4      	cmp	ip, r4
 800873a:	db13      	blt.n	8008764 <_strtol_l.isra.0+0xbc>
 800873c:	fb00 4007 	mla	r0, r0, r7, r4
 8008740:	2201      	movs	r2, #1
 8008742:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008746:	e7eb      	b.n	8008720 <_strtol_l.isra.0+0x78>
 8008748:	270a      	movs	r7, #10
 800874a:	e7dd      	b.n	8008708 <_strtol_l.isra.0+0x60>
 800874c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008750:	2b19      	cmp	r3, #25
 8008752:	d801      	bhi.n	8008758 <_strtol_l.isra.0+0xb0>
 8008754:	3c37      	subs	r4, #55	; 0x37
 8008756:	e7e8      	b.n	800872a <_strtol_l.isra.0+0x82>
 8008758:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800875c:	2b19      	cmp	r3, #25
 800875e:	d804      	bhi.n	800876a <_strtol_l.isra.0+0xc2>
 8008760:	3c57      	subs	r4, #87	; 0x57
 8008762:	e7e2      	b.n	800872a <_strtol_l.isra.0+0x82>
 8008764:	f04f 32ff 	mov.w	r2, #4294967295
 8008768:	e7eb      	b.n	8008742 <_strtol_l.isra.0+0x9a>
 800876a:	1c53      	adds	r3, r2, #1
 800876c:	d108      	bne.n	8008780 <_strtol_l.isra.0+0xd8>
 800876e:	2322      	movs	r3, #34	; 0x22
 8008770:	f8c8 3000 	str.w	r3, [r8]
 8008774:	4608      	mov	r0, r1
 8008776:	f1ba 0f00 	cmp.w	sl, #0
 800877a:	d107      	bne.n	800878c <_strtol_l.isra.0+0xe4>
 800877c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008780:	b106      	cbz	r6, 8008784 <_strtol_l.isra.0+0xdc>
 8008782:	4240      	negs	r0, r0
 8008784:	f1ba 0f00 	cmp.w	sl, #0
 8008788:	d00c      	beq.n	80087a4 <_strtol_l.isra.0+0xfc>
 800878a:	b122      	cbz	r2, 8008796 <_strtol_l.isra.0+0xee>
 800878c:	3d01      	subs	r5, #1
 800878e:	f8ca 5000 	str.w	r5, [sl]
 8008792:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008796:	464d      	mov	r5, r9
 8008798:	e7f9      	b.n	800878e <_strtol_l.isra.0+0xe6>
 800879a:	2430      	movs	r4, #48	; 0x30
 800879c:	2f00      	cmp	r7, #0
 800879e:	d1b3      	bne.n	8008708 <_strtol_l.isra.0+0x60>
 80087a0:	2708      	movs	r7, #8
 80087a2:	e7b1      	b.n	8008708 <_strtol_l.isra.0+0x60>
 80087a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087a8 <_strtol_r>:
 80087a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087aa:	4c06      	ldr	r4, [pc, #24]	; (80087c4 <_strtol_r+0x1c>)
 80087ac:	4d06      	ldr	r5, [pc, #24]	; (80087c8 <_strtol_r+0x20>)
 80087ae:	6824      	ldr	r4, [r4, #0]
 80087b0:	6a24      	ldr	r4, [r4, #32]
 80087b2:	2c00      	cmp	r4, #0
 80087b4:	bf08      	it	eq
 80087b6:	462c      	moveq	r4, r5
 80087b8:	9400      	str	r4, [sp, #0]
 80087ba:	f7ff ff75 	bl	80086a8 <_strtol_l.isra.0>
 80087be:	b003      	add	sp, #12
 80087c0:	bd30      	pop	{r4, r5, pc}
 80087c2:	bf00      	nop
 80087c4:	20000010 	.word	0x20000010
 80087c8:	200000bc 	.word	0x200000bc

080087cc <strtol>:
 80087cc:	4b08      	ldr	r3, [pc, #32]	; (80087f0 <strtol+0x24>)
 80087ce:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80087d0:	681c      	ldr	r4, [r3, #0]
 80087d2:	4d08      	ldr	r5, [pc, #32]	; (80087f4 <strtol+0x28>)
 80087d4:	6a23      	ldr	r3, [r4, #32]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	bf08      	it	eq
 80087da:	462b      	moveq	r3, r5
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	4613      	mov	r3, r2
 80087e0:	460a      	mov	r2, r1
 80087e2:	4601      	mov	r1, r0
 80087e4:	4620      	mov	r0, r4
 80087e6:	f7ff ff5f 	bl	80086a8 <_strtol_l.isra.0>
 80087ea:	b003      	add	sp, #12
 80087ec:	bd30      	pop	{r4, r5, pc}
 80087ee:	bf00      	nop
 80087f0:	20000010 	.word	0x20000010
 80087f4:	200000bc 	.word	0x200000bc

080087f8 <__tzcalc_limits>:
 80087f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087fc:	4604      	mov	r4, r0
 80087fe:	f000 fa75 	bl	8008cec <__gettzinfo>
 8008802:	f240 73b1 	movw	r3, #1969	; 0x7b1
 8008806:	429c      	cmp	r4, r3
 8008808:	f340 8098 	ble.w	800893c <__tzcalc_limits+0x144>
 800880c:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 8008810:	18e3      	adds	r3, r4, r3
 8008812:	109b      	asrs	r3, r3, #2
 8008814:	f240 126d 	movw	r2, #365	; 0x16d
 8008818:	f2a4 75b2 	subw	r5, r4, #1970	; 0x7b2
 800881c:	fb02 3505 	mla	r5, r2, r5, r3
 8008820:	f06f 0263 	mvn.w	r2, #99	; 0x63
 8008824:	f2a4 736d 	subw	r3, r4, #1901	; 0x76d
 8008828:	fb93 f3f2 	sdiv	r3, r3, r2
 800882c:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 8008830:	441d      	add	r5, r3
 8008832:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8008836:	18a2      	adds	r2, r4, r2
 8008838:	fb94 f7f3 	sdiv	r7, r4, r3
 800883c:	fb92 f2f3 	sdiv	r2, r2, r3
 8008840:	fb03 4717 	mls	r7, r3, r7, r4
 8008844:	f100 0338 	add.w	r3, r0, #56	; 0x38
 8008848:	4415      	add	r5, r2
 800884a:	fab7 fe87 	clz	lr, r7
 800884e:	2264      	movs	r2, #100	; 0x64
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	f004 0303 	and.w	r3, r4, #3
 8008856:	fb94 f6f2 	sdiv	r6, r4, r2
 800885a:	6044      	str	r4, [r0, #4]
 800885c:	fb02 4616 	mls	r6, r2, r6, r4
 8008860:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8008864:	4601      	mov	r1, r0
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	f06f 4c40 	mvn.w	ip, #3221225472	; 0xc0000000
 800886c:	7a0b      	ldrb	r3, [r1, #8]
 800886e:	2b4a      	cmp	r3, #74	; 0x4a
 8008870:	d123      	bne.n	80088ba <__tzcalc_limits+0xc2>
 8008872:	694c      	ldr	r4, [r1, #20]
 8008874:	9a00      	ldr	r2, [sp, #0]
 8008876:	192b      	adds	r3, r5, r4
 8008878:	b902      	cbnz	r2, 800887c <__tzcalc_limits+0x84>
 800887a:	b906      	cbnz	r6, 800887e <__tzcalc_limits+0x86>
 800887c:	b9df      	cbnz	r7, 80088b6 <__tzcalc_limits+0xbe>
 800887e:	2c3b      	cmp	r4, #59	; 0x3b
 8008880:	bfd4      	ite	le
 8008882:	2400      	movle	r4, #0
 8008884:	2401      	movgt	r4, #1
 8008886:	441c      	add	r4, r3
 8008888:	3c01      	subs	r4, #1
 800888a:	4b2d      	ldr	r3, [pc, #180]	; (8008940 <__tzcalc_limits+0x148>)
 800888c:	698a      	ldr	r2, [r1, #24]
 800888e:	fb03 2404 	mla	r4, r3, r4, r2
 8008892:	6a0b      	ldr	r3, [r1, #32]
 8008894:	441c      	add	r4, r3
 8008896:	f841 4f1c 	str.w	r4, [r1, #28]!
 800889a:	9b01      	ldr	r3, [sp, #4]
 800889c:	428b      	cmp	r3, r1
 800889e:	d1e5      	bne.n	800886c <__tzcalc_limits+0x74>
 80088a0:	69c3      	ldr	r3, [r0, #28]
 80088a2:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80088a4:	4293      	cmp	r3, r2
 80088a6:	bfac      	ite	ge
 80088a8:	2300      	movge	r3, #0
 80088aa:	2301      	movlt	r3, #1
 80088ac:	6003      	str	r3, [r0, #0]
 80088ae:	2001      	movs	r0, #1
 80088b0:	b003      	add	sp, #12
 80088b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b6:	2400      	movs	r4, #0
 80088b8:	e7e5      	b.n	8008886 <__tzcalc_limits+0x8e>
 80088ba:	2b44      	cmp	r3, #68	; 0x44
 80088bc:	d102      	bne.n	80088c4 <__tzcalc_limits+0xcc>
 80088be:	694b      	ldr	r3, [r1, #20]
 80088c0:	18ec      	adds	r4, r5, r3
 80088c2:	e7e2      	b.n	800888a <__tzcalc_limits+0x92>
 80088c4:	9b00      	ldr	r3, [sp, #0]
 80088c6:	bb7b      	cbnz	r3, 8008928 <__tzcalc_limits+0x130>
 80088c8:	2e00      	cmp	r6, #0
 80088ca:	bf0c      	ite	eq
 80088cc:	46f0      	moveq	r8, lr
 80088ce:	f04f 0801 	movne.w	r8, #1
 80088d2:	4b1c      	ldr	r3, [pc, #112]	; (8008944 <__tzcalc_limits+0x14c>)
 80088d4:	68cc      	ldr	r4, [r1, #12]
 80088d6:	2230      	movs	r2, #48	; 0x30
 80088d8:	fb02 3808 	mla	r8, r2, r8, r3
 80088dc:	f1a8 0a04 	sub.w	sl, r8, #4
 80088e0:	462b      	mov	r3, r5
 80088e2:	f04f 0901 	mov.w	r9, #1
 80088e6:	45a1      	cmp	r9, r4
 80088e8:	db20      	blt.n	800892c <__tzcalc_limits+0x134>
 80088ea:	2c01      	cmp	r4, #1
 80088ec:	bfb8      	it	lt
 80088ee:	2401      	movlt	r4, #1
 80088f0:	46a1      	mov	r9, r4
 80088f2:	f103 0b04 	add.w	fp, r3, #4
 80088f6:	2207      	movs	r2, #7
 80088f8:	694c      	ldr	r4, [r1, #20]
 80088fa:	fb9b faf2 	sdiv	sl, fp, r2
 80088fe:	ebca 0aca 	rsb	sl, sl, sl, lsl #3
 8008902:	ebab 0a0a 	sub.w	sl, fp, sl
 8008906:	ebb4 0a0a 	subs.w	sl, r4, sl
 800890a:	690c      	ldr	r4, [r1, #16]
 800890c:	44e1      	add	r9, ip
 800890e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008912:	bf48      	it	mi
 8008914:	4492      	addmi	sl, r2
 8008916:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800891a:	f858 8029 	ldr.w	r8, [r8, r9, lsl #2]
 800891e:	4454      	add	r4, sl
 8008920:	4544      	cmp	r4, r8
 8008922:	da09      	bge.n	8008938 <__tzcalc_limits+0x140>
 8008924:	441c      	add	r4, r3
 8008926:	e7b0      	b.n	800888a <__tzcalc_limits+0x92>
 8008928:	46f0      	mov	r8, lr
 800892a:	e7d2      	b.n	80088d2 <__tzcalc_limits+0xda>
 800892c:	f85a bf04 	ldr.w	fp, [sl, #4]!
 8008930:	f109 0901 	add.w	r9, r9, #1
 8008934:	445b      	add	r3, fp
 8008936:	e7d6      	b.n	80088e6 <__tzcalc_limits+0xee>
 8008938:	3c07      	subs	r4, #7
 800893a:	e7f1      	b.n	8008920 <__tzcalc_limits+0x128>
 800893c:	2000      	movs	r0, #0
 800893e:	e7b7      	b.n	80088b0 <__tzcalc_limits+0xb8>
 8008940:	00015180 	.word	0x00015180
 8008944:	0800a1d8 	.word	0x0800a1d8

08008948 <__tz_lock>:
 8008948:	4770      	bx	lr

0800894a <__tz_unlock>:
 800894a:	4770      	bx	lr

0800894c <_tzset_unlocked>:
 800894c:	4b01      	ldr	r3, [pc, #4]	; (8008954 <_tzset_unlocked+0x8>)
 800894e:	6818      	ldr	r0, [r3, #0]
 8008950:	f000 b802 	b.w	8008958 <_tzset_unlocked_r>
 8008954:	20000010 	.word	0x20000010

08008958 <_tzset_unlocked_r>:
 8008958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800895c:	b08d      	sub	sp, #52	; 0x34
 800895e:	4607      	mov	r7, r0
 8008960:	f000 f9c4 	bl	8008cec <__gettzinfo>
 8008964:	49b1      	ldr	r1, [pc, #708]	; (8008c2c <_tzset_unlocked_r+0x2d4>)
 8008966:	4eb2      	ldr	r6, [pc, #712]	; (8008c30 <_tzset_unlocked_r+0x2d8>)
 8008968:	4605      	mov	r5, r0
 800896a:	4638      	mov	r0, r7
 800896c:	f000 f9b6 	bl	8008cdc <_getenv_r>
 8008970:	4604      	mov	r4, r0
 8008972:	b970      	cbnz	r0, 8008992 <_tzset_unlocked_r+0x3a>
 8008974:	4baf      	ldr	r3, [pc, #700]	; (8008c34 <_tzset_unlocked_r+0x2dc>)
 8008976:	4ab0      	ldr	r2, [pc, #704]	; (8008c38 <_tzset_unlocked_r+0x2e0>)
 8008978:	6018      	str	r0, [r3, #0]
 800897a:	4bb0      	ldr	r3, [pc, #704]	; (8008c3c <_tzset_unlocked_r+0x2e4>)
 800897c:	6018      	str	r0, [r3, #0]
 800897e:	4bb0      	ldr	r3, [pc, #704]	; (8008c40 <_tzset_unlocked_r+0x2e8>)
 8008980:	6830      	ldr	r0, [r6, #0]
 8008982:	601a      	str	r2, [r3, #0]
 8008984:	605a      	str	r2, [r3, #4]
 8008986:	f000 fa61 	bl	8008e4c <free>
 800898a:	6034      	str	r4, [r6, #0]
 800898c:	b00d      	add	sp, #52	; 0x34
 800898e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008992:	6831      	ldr	r1, [r6, #0]
 8008994:	2900      	cmp	r1, #0
 8008996:	d160      	bne.n	8008a5a <_tzset_unlocked_r+0x102>
 8008998:	6830      	ldr	r0, [r6, #0]
 800899a:	f000 fa57 	bl	8008e4c <free>
 800899e:	4620      	mov	r0, r4
 80089a0:	f7f7 fc16 	bl	80001d0 <strlen>
 80089a4:	1c41      	adds	r1, r0, #1
 80089a6:	4638      	mov	r0, r7
 80089a8:	f000 fab8 	bl	8008f1c <_malloc_r>
 80089ac:	6030      	str	r0, [r6, #0]
 80089ae:	2800      	cmp	r0, #0
 80089b0:	d158      	bne.n	8008a64 <_tzset_unlocked_r+0x10c>
 80089b2:	7823      	ldrb	r3, [r4, #0]
 80089b4:	4aa3      	ldr	r2, [pc, #652]	; (8008c44 <_tzset_unlocked_r+0x2ec>)
 80089b6:	49a4      	ldr	r1, [pc, #656]	; (8008c48 <_tzset_unlocked_r+0x2f0>)
 80089b8:	2b3a      	cmp	r3, #58	; 0x3a
 80089ba:	bf08      	it	eq
 80089bc:	3401      	addeq	r4, #1
 80089be:	ae0a      	add	r6, sp, #40	; 0x28
 80089c0:	4633      	mov	r3, r6
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 fdfe 	bl	80095c4 <siscanf>
 80089c8:	2800      	cmp	r0, #0
 80089ca:	dddf      	ble.n	800898c <_tzset_unlocked_r+0x34>
 80089cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ce:	18e7      	adds	r7, r4, r3
 80089d0:	5ce3      	ldrb	r3, [r4, r3]
 80089d2:	2b2d      	cmp	r3, #45	; 0x2d
 80089d4:	d14a      	bne.n	8008a6c <_tzset_unlocked_r+0x114>
 80089d6:	3701      	adds	r7, #1
 80089d8:	f04f 34ff 	mov.w	r4, #4294967295
 80089dc:	f10d 0a20 	add.w	sl, sp, #32
 80089e0:	f10d 0b1e 	add.w	fp, sp, #30
 80089e4:	f04f 0800 	mov.w	r8, #0
 80089e8:	9603      	str	r6, [sp, #12]
 80089ea:	f8cd a008 	str.w	sl, [sp, #8]
 80089ee:	9601      	str	r6, [sp, #4]
 80089f0:	f8cd b000 	str.w	fp, [sp]
 80089f4:	4633      	mov	r3, r6
 80089f6:	aa07      	add	r2, sp, #28
 80089f8:	4994      	ldr	r1, [pc, #592]	; (8008c4c <_tzset_unlocked_r+0x2f4>)
 80089fa:	f8ad 801e 	strh.w	r8, [sp, #30]
 80089fe:	4638      	mov	r0, r7
 8008a00:	f8ad 8020 	strh.w	r8, [sp, #32]
 8008a04:	f000 fdde 	bl	80095c4 <siscanf>
 8008a08:	4540      	cmp	r0, r8
 8008a0a:	ddbf      	ble.n	800898c <_tzset_unlocked_r+0x34>
 8008a0c:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008a10:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008a14:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8008c58 <_tzset_unlocked_r+0x300>
 8008a18:	213c      	movs	r1, #60	; 0x3c
 8008a1a:	fb01 2203 	mla	r2, r1, r3, r2
 8008a1e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008a22:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008a26:	fb01 2303 	mla	r3, r1, r3, r2
 8008a2a:	435c      	muls	r4, r3
 8008a2c:	622c      	str	r4, [r5, #32]
 8008a2e:	4c84      	ldr	r4, [pc, #528]	; (8008c40 <_tzset_unlocked_r+0x2e8>)
 8008a30:	4b84      	ldr	r3, [pc, #528]	; (8008c44 <_tzset_unlocked_r+0x2ec>)
 8008a32:	6023      	str	r3, [r4, #0]
 8008a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a36:	4984      	ldr	r1, [pc, #528]	; (8008c48 <_tzset_unlocked_r+0x2f0>)
 8008a38:	441f      	add	r7, r3
 8008a3a:	464a      	mov	r2, r9
 8008a3c:	4633      	mov	r3, r6
 8008a3e:	4638      	mov	r0, r7
 8008a40:	f000 fdc0 	bl	80095c4 <siscanf>
 8008a44:	4540      	cmp	r0, r8
 8008a46:	dc16      	bgt.n	8008a76 <_tzset_unlocked_r+0x11e>
 8008a48:	6823      	ldr	r3, [r4, #0]
 8008a4a:	6063      	str	r3, [r4, #4]
 8008a4c:	4b79      	ldr	r3, [pc, #484]	; (8008c34 <_tzset_unlocked_r+0x2dc>)
 8008a4e:	6a2a      	ldr	r2, [r5, #32]
 8008a50:	601a      	str	r2, [r3, #0]
 8008a52:	4b7a      	ldr	r3, [pc, #488]	; (8008c3c <_tzset_unlocked_r+0x2e4>)
 8008a54:	f8c3 8000 	str.w	r8, [r3]
 8008a58:	e798      	b.n	800898c <_tzset_unlocked_r+0x34>
 8008a5a:	f7f7 fbc1 	bl	80001e0 <strcmp>
 8008a5e:	2800      	cmp	r0, #0
 8008a60:	d094      	beq.n	800898c <_tzset_unlocked_r+0x34>
 8008a62:	e799      	b.n	8008998 <_tzset_unlocked_r+0x40>
 8008a64:	4621      	mov	r1, r4
 8008a66:	f7ff fdea 	bl	800863e <strcpy>
 8008a6a:	e7a2      	b.n	80089b2 <_tzset_unlocked_r+0x5a>
 8008a6c:	2b2b      	cmp	r3, #43	; 0x2b
 8008a6e:	bf08      	it	eq
 8008a70:	3701      	addeq	r7, #1
 8008a72:	2401      	movs	r4, #1
 8008a74:	e7b2      	b.n	80089dc <_tzset_unlocked_r+0x84>
 8008a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008a78:	f8c4 9004 	str.w	r9, [r4, #4]
 8008a7c:	18fc      	adds	r4, r7, r3
 8008a7e:	5cfb      	ldrb	r3, [r7, r3]
 8008a80:	2b2d      	cmp	r3, #45	; 0x2d
 8008a82:	f040 8092 	bne.w	8008baa <_tzset_unlocked_r+0x252>
 8008a86:	3401      	adds	r4, #1
 8008a88:	f04f 37ff 	mov.w	r7, #4294967295
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008a92:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008a96:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008a9a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a9c:	9603      	str	r6, [sp, #12]
 8008a9e:	f8cd a008 	str.w	sl, [sp, #8]
 8008aa2:	9601      	str	r6, [sp, #4]
 8008aa4:	f8cd b000 	str.w	fp, [sp]
 8008aa8:	4633      	mov	r3, r6
 8008aaa:	aa07      	add	r2, sp, #28
 8008aac:	4967      	ldr	r1, [pc, #412]	; (8008c4c <_tzset_unlocked_r+0x2f4>)
 8008aae:	4620      	mov	r0, r4
 8008ab0:	f000 fd88 	bl	80095c4 <siscanf>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	dc7d      	bgt.n	8008bb4 <_tzset_unlocked_r+0x25c>
 8008ab8:	6a2b      	ldr	r3, [r5, #32]
 8008aba:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 8008abe:	63eb      	str	r3, [r5, #60]	; 0x3c
 8008ac0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ac2:	462f      	mov	r7, r5
 8008ac4:	441c      	add	r4, r3
 8008ac6:	f04f 0900 	mov.w	r9, #0
 8008aca:	7823      	ldrb	r3, [r4, #0]
 8008acc:	2b2c      	cmp	r3, #44	; 0x2c
 8008ace:	bf08      	it	eq
 8008ad0:	3401      	addeq	r4, #1
 8008ad2:	f894 8000 	ldrb.w	r8, [r4]
 8008ad6:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 8008ada:	d17b      	bne.n	8008bd4 <_tzset_unlocked_r+0x27c>
 8008adc:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 8008ae0:	9302      	str	r3, [sp, #8]
 8008ae2:	ab09      	add	r3, sp, #36	; 0x24
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	9603      	str	r6, [sp, #12]
 8008ae8:	9601      	str	r6, [sp, #4]
 8008aea:	4633      	mov	r3, r6
 8008aec:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 8008af0:	4957      	ldr	r1, [pc, #348]	; (8008c50 <_tzset_unlocked_r+0x2f8>)
 8008af2:	4620      	mov	r0, r4
 8008af4:	f000 fd66 	bl	80095c4 <siscanf>
 8008af8:	2803      	cmp	r0, #3
 8008afa:	f47f af47 	bne.w	800898c <_tzset_unlocked_r+0x34>
 8008afe:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 8008b02:	1e4b      	subs	r3, r1, #1
 8008b04:	2b0b      	cmp	r3, #11
 8008b06:	f63f af41 	bhi.w	800898c <_tzset_unlocked_r+0x34>
 8008b0a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8008b0e:	1e53      	subs	r3, r2, #1
 8008b10:	2b04      	cmp	r3, #4
 8008b12:	f63f af3b 	bhi.w	800898c <_tzset_unlocked_r+0x34>
 8008b16:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 8008b1a:	2b06      	cmp	r3, #6
 8008b1c:	f63f af36 	bhi.w	800898c <_tzset_unlocked_r+0x34>
 8008b20:	f887 8008 	strb.w	r8, [r7, #8]
 8008b24:	60f9      	str	r1, [r7, #12]
 8008b26:	613a      	str	r2, [r7, #16]
 8008b28:	617b      	str	r3, [r7, #20]
 8008b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2c:	eb04 0803 	add.w	r8, r4, r3
 8008b30:	2302      	movs	r3, #2
 8008b32:	f8ad 301c 	strh.w	r3, [sp, #28]
 8008b36:	2300      	movs	r3, #0
 8008b38:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008b3c:	f8ad 3020 	strh.w	r3, [sp, #32]
 8008b40:	930a      	str	r3, [sp, #40]	; 0x28
 8008b42:	f898 3000 	ldrb.w	r3, [r8]
 8008b46:	2b2f      	cmp	r3, #47	; 0x2f
 8008b48:	d10b      	bne.n	8008b62 <_tzset_unlocked_r+0x20a>
 8008b4a:	9603      	str	r6, [sp, #12]
 8008b4c:	f8cd a008 	str.w	sl, [sp, #8]
 8008b50:	9601      	str	r6, [sp, #4]
 8008b52:	f8cd b000 	str.w	fp, [sp]
 8008b56:	4633      	mov	r3, r6
 8008b58:	aa07      	add	r2, sp, #28
 8008b5a:	493e      	ldr	r1, [pc, #248]	; (8008c54 <_tzset_unlocked_r+0x2fc>)
 8008b5c:	4640      	mov	r0, r8
 8008b5e:	f000 fd31 	bl	80095c4 <siscanf>
 8008b62:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008b66:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008b6a:	213c      	movs	r1, #60	; 0x3c
 8008b6c:	fb01 2203 	mla	r2, r1, r3, r2
 8008b70:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008b74:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008b78:	fb01 2303 	mla	r3, r1, r3, r2
 8008b7c:	61bb      	str	r3, [r7, #24]
 8008b7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008b80:	f109 0901 	add.w	r9, r9, #1
 8008b84:	f1b9 0f02 	cmp.w	r9, #2
 8008b88:	4444      	add	r4, r8
 8008b8a:	f107 071c 	add.w	r7, r7, #28
 8008b8e:	d19c      	bne.n	8008aca <_tzset_unlocked_r+0x172>
 8008b90:	6868      	ldr	r0, [r5, #4]
 8008b92:	f7ff fe31 	bl	80087f8 <__tzcalc_limits>
 8008b96:	4b27      	ldr	r3, [pc, #156]	; (8008c34 <_tzset_unlocked_r+0x2dc>)
 8008b98:	6a2a      	ldr	r2, [r5, #32]
 8008b9a:	601a      	str	r2, [r3, #0]
 8008b9c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8008b9e:	1a9b      	subs	r3, r3, r2
 8008ba0:	4a26      	ldr	r2, [pc, #152]	; (8008c3c <_tzset_unlocked_r+0x2e4>)
 8008ba2:	bf18      	it	ne
 8008ba4:	2301      	movne	r3, #1
 8008ba6:	6013      	str	r3, [r2, #0]
 8008ba8:	e6f0      	b.n	800898c <_tzset_unlocked_r+0x34>
 8008baa:	2b2b      	cmp	r3, #43	; 0x2b
 8008bac:	bf08      	it	eq
 8008bae:	3401      	addeq	r4, #1
 8008bb0:	2701      	movs	r7, #1
 8008bb2:	e76b      	b.n	8008a8c <_tzset_unlocked_r+0x134>
 8008bb4:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8008bb8:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8008bbc:	213c      	movs	r1, #60	; 0x3c
 8008bbe:	fb01 2203 	mla	r2, r1, r3, r2
 8008bc2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8008bc6:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8008bca:	fb01 2303 	mla	r3, r1, r3, r2
 8008bce:	435f      	muls	r7, r3
 8008bd0:	63ef      	str	r7, [r5, #60]	; 0x3c
 8008bd2:	e775      	b.n	8008ac0 <_tzset_unlocked_r+0x168>
 8008bd4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 8008bd8:	bf06      	itte	eq
 8008bda:	3401      	addeq	r4, #1
 8008bdc:	4643      	moveq	r3, r8
 8008bde:	2344      	movne	r3, #68	; 0x44
 8008be0:	220a      	movs	r2, #10
 8008be2:	a90b      	add	r1, sp, #44	; 0x2c
 8008be4:	4620      	mov	r0, r4
 8008be6:	9305      	str	r3, [sp, #20]
 8008be8:	f000 fda8 	bl	800973c <strtoul>
 8008bec:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8008bf0:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 8008bf4:	4544      	cmp	r4, r8
 8008bf6:	9b05      	ldr	r3, [sp, #20]
 8008bf8:	d114      	bne.n	8008c24 <_tzset_unlocked_r+0x2cc>
 8008bfa:	234d      	movs	r3, #77	; 0x4d
 8008bfc:	f1b9 0f00 	cmp.w	r9, #0
 8008c00:	d107      	bne.n	8008c12 <_tzset_unlocked_r+0x2ba>
 8008c02:	722b      	strb	r3, [r5, #8]
 8008c04:	2303      	movs	r3, #3
 8008c06:	60eb      	str	r3, [r5, #12]
 8008c08:	2302      	movs	r3, #2
 8008c0a:	612b      	str	r3, [r5, #16]
 8008c0c:	f8c5 9014 	str.w	r9, [r5, #20]
 8008c10:	e78e      	b.n	8008b30 <_tzset_unlocked_r+0x1d8>
 8008c12:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 8008c16:	230b      	movs	r3, #11
 8008c18:	62ab      	str	r3, [r5, #40]	; 0x28
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	62eb      	str	r3, [r5, #44]	; 0x2c
 8008c1e:	2300      	movs	r3, #0
 8008c20:	632b      	str	r3, [r5, #48]	; 0x30
 8008c22:	e785      	b.n	8008b30 <_tzset_unlocked_r+0x1d8>
 8008c24:	b280      	uxth	r0, r0
 8008c26:	723b      	strb	r3, [r7, #8]
 8008c28:	6178      	str	r0, [r7, #20]
 8008c2a:	e781      	b.n	8008b30 <_tzset_unlocked_r+0x1d8>
 8008c2c:	0800a238 	.word	0x0800a238
 8008c30:	20008b90 	.word	0x20008b90
 8008c34:	20008b98 	.word	0x20008b98
 8008c38:	0800a23b 	.word	0x0800a23b
 8008c3c:	20008b94 	.word	0x20008b94
 8008c40:	20000074 	.word	0x20000074
 8008c44:	20008b83 	.word	0x20008b83
 8008c48:	0800a23f 	.word	0x0800a23f
 8008c4c:	0800a262 	.word	0x0800a262
 8008c50:	0800a24e 	.word	0x0800a24e
 8008c54:	0800a261 	.word	0x0800a261
 8008c58:	20008b78 	.word	0x20008b78

08008c5c <_findenv_r>:
 8008c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c60:	4606      	mov	r6, r0
 8008c62:	468a      	mov	sl, r1
 8008c64:	4617      	mov	r7, r2
 8008c66:	f000 fd8c 	bl	8009782 <__env_lock>
 8008c6a:	4b1b      	ldr	r3, [pc, #108]	; (8008cd8 <_findenv_r+0x7c>)
 8008c6c:	f8d3 8000 	ldr.w	r8, [r3]
 8008c70:	4699      	mov	r9, r3
 8008c72:	f1b8 0f00 	cmp.w	r8, #0
 8008c76:	d007      	beq.n	8008c88 <_findenv_r+0x2c>
 8008c78:	4654      	mov	r4, sl
 8008c7a:	4623      	mov	r3, r4
 8008c7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c80:	b332      	cbz	r2, 8008cd0 <_findenv_r+0x74>
 8008c82:	2a3d      	cmp	r2, #61	; 0x3d
 8008c84:	461c      	mov	r4, r3
 8008c86:	d1f8      	bne.n	8008c7a <_findenv_r+0x1e>
 8008c88:	4630      	mov	r0, r6
 8008c8a:	f000 fd7b 	bl	8009784 <__env_unlock>
 8008c8e:	2000      	movs	r0, #0
 8008c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c94:	f108 0804 	add.w	r8, r8, #4
 8008c98:	f8d8 0000 	ldr.w	r0, [r8]
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d0f3      	beq.n	8008c88 <_findenv_r+0x2c>
 8008ca0:	4622      	mov	r2, r4
 8008ca2:	4651      	mov	r1, sl
 8008ca4:	f7ff fcd3 	bl	800864e <strncmp>
 8008ca8:	2800      	cmp	r0, #0
 8008caa:	d1f3      	bne.n	8008c94 <_findenv_r+0x38>
 8008cac:	f8d8 3000 	ldr.w	r3, [r8]
 8008cb0:	191d      	adds	r5, r3, r4
 8008cb2:	5d1b      	ldrb	r3, [r3, r4]
 8008cb4:	2b3d      	cmp	r3, #61	; 0x3d
 8008cb6:	d1ed      	bne.n	8008c94 <_findenv_r+0x38>
 8008cb8:	f8d9 3000 	ldr.w	r3, [r9]
 8008cbc:	eba8 0303 	sub.w	r3, r8, r3
 8008cc0:	109b      	asrs	r3, r3, #2
 8008cc2:	4630      	mov	r0, r6
 8008cc4:	603b      	str	r3, [r7, #0]
 8008cc6:	f000 fd5d 	bl	8009784 <__env_unlock>
 8008cca:	1c68      	adds	r0, r5, #1
 8008ccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cd0:	eba4 040a 	sub.w	r4, r4, sl
 8008cd4:	e7e0      	b.n	8008c98 <_findenv_r+0x3c>
 8008cd6:	bf00      	nop
 8008cd8:	20000008 	.word	0x20000008

08008cdc <_getenv_r>:
 8008cdc:	b507      	push	{r0, r1, r2, lr}
 8008cde:	aa01      	add	r2, sp, #4
 8008ce0:	f7ff ffbc 	bl	8008c5c <_findenv_r>
 8008ce4:	b003      	add	sp, #12
 8008ce6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08008cec <__gettzinfo>:
 8008cec:	4800      	ldr	r0, [pc, #0]	; (8008cf0 <__gettzinfo+0x4>)
 8008cee:	4770      	bx	lr
 8008cf0:	2000007c 	.word	0x2000007c

08008cf4 <gmtime_r>:
 8008cf4:	6802      	ldr	r2, [r0, #0]
 8008cf6:	4848      	ldr	r0, [pc, #288]	; (8008e18 <gmtime_r+0x124>)
 8008cf8:	fb92 f3f0 	sdiv	r3, r2, r0
 8008cfc:	fb00 2013 	mls	r0, r0, r3, r2
 8008d00:	2800      	cmp	r0, #0
 8008d02:	bfb8      	it	lt
 8008d04:	f500 30a8 	addlt.w	r0, r0, #86016	; 0x15000
 8008d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d0a:	bfb8      	it	lt
 8008d0c:	f500 70c0 	addlt.w	r0, r0, #384	; 0x180
 8008d10:	f44f 6461 	mov.w	r4, #3600	; 0xe10
 8008d14:	f503 232f 	add.w	r3, r3, #716800	; 0xaf000
 8008d18:	fb90 f2f4 	sdiv	r2, r0, r4
 8008d1c:	fb04 0012 	mls	r0, r4, r2, r0
 8008d20:	f04f 043c 	mov.w	r4, #60	; 0x3c
 8008d24:	bfac      	ite	ge
 8008d26:	f603 236c 	addwge	r3, r3, #2668	; 0xa6c
 8008d2a:	f603 236b 	addwlt	r3, r3, #2667	; 0xa6b
 8008d2e:	608a      	str	r2, [r1, #8]
 8008d30:	fb90 f2f4 	sdiv	r2, r0, r4
 8008d34:	fb04 0012 	mls	r0, r4, r2, r0
 8008d38:	604a      	str	r2, [r1, #4]
 8008d3a:	6008      	str	r0, [r1, #0]
 8008d3c:	2207      	movs	r2, #7
 8008d3e:	1cd8      	adds	r0, r3, #3
 8008d40:	fb90 f2f2 	sdiv	r2, r0, r2
 8008d44:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8008d48:	1a82      	subs	r2, r0, r2
 8008d4a:	618a      	str	r2, [r1, #24]
 8008d4c:	4a33      	ldr	r2, [pc, #204]	; (8008e1c <gmtime_r+0x128>)
 8008d4e:	4c34      	ldr	r4, [pc, #208]	; (8008e20 <gmtime_r+0x12c>)
 8008d50:	fb93 f4f4 	sdiv	r4, r3, r4
 8008d54:	fb02 3304 	mla	r3, r2, r4, r3
 8008d58:	f648 60ac 	movw	r0, #36524	; 0x8eac
 8008d5c:	fbb3 f0f0 	udiv	r0, r3, r0
 8008d60:	4418      	add	r0, r3
 8008d62:	f240 57b4 	movw	r7, #1460	; 0x5b4
 8008d66:	fbb3 f2f7 	udiv	r2, r3, r7
 8008d6a:	1a80      	subs	r0, r0, r2
 8008d6c:	4a2d      	ldr	r2, [pc, #180]	; (8008e24 <gmtime_r+0x130>)
 8008d6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008d72:	1a82      	subs	r2, r0, r2
 8008d74:	f648 6094 	movw	r0, #36500	; 0x8e94
 8008d78:	fbb2 f0f0 	udiv	r0, r2, r0
 8008d7c:	4403      	add	r3, r0
 8008d7e:	f240 166d 	movw	r6, #365	; 0x16d
 8008d82:	fbb2 f5f6 	udiv	r5, r2, r6
 8008d86:	fbb2 f2f7 	udiv	r2, r2, r7
 8008d8a:	1a9a      	subs	r2, r3, r2
 8008d8c:	fb06 2315 	mls	r3, r6, r5, r2
 8008d90:	2099      	movs	r0, #153	; 0x99
 8008d92:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8008d96:	1c5e      	adds	r6, r3, #1
 8008d98:	3202      	adds	r2, #2
 8008d9a:	fbb2 f2f0 	udiv	r2, r2, r0
 8008d9e:	2a0a      	cmp	r2, #10
 8008da0:	fb00 f002 	mul.w	r0, r0, r2
 8008da4:	f100 0002 	add.w	r0, r0, #2
 8008da8:	f04f 0705 	mov.w	r7, #5
 8008dac:	fbb0 f0f7 	udiv	r0, r0, r7
 8008db0:	eba6 0000 	sub.w	r0, r6, r0
 8008db4:	bf34      	ite	cc
 8008db6:	2602      	movcc	r6, #2
 8008db8:	f06f 0609 	mvncs.w	r6, #9
 8008dbc:	4416      	add	r6, r2
 8008dbe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8008dc2:	fb02 5404 	mla	r4, r2, r4, r5
 8008dc6:	2e01      	cmp	r6, #1
 8008dc8:	bf98      	it	ls
 8008dca:	3401      	addls	r4, #1
 8008dcc:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 8008dd0:	d30b      	bcc.n	8008dea <gmtime_r+0xf6>
 8008dd2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 8008dd6:	61cb      	str	r3, [r1, #28]
 8008dd8:	f2a4 746c 	subw	r4, r4, #1900	; 0x76c
 8008ddc:	2300      	movs	r3, #0
 8008dde:	60c8      	str	r0, [r1, #12]
 8008de0:	614c      	str	r4, [r1, #20]
 8008de2:	610e      	str	r6, [r1, #16]
 8008de4:	620b      	str	r3, [r1, #32]
 8008de6:	4608      	mov	r0, r1
 8008de8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dea:	07aa      	lsls	r2, r5, #30
 8008dec:	d105      	bne.n	8008dfa <gmtime_r+0x106>
 8008dee:	2764      	movs	r7, #100	; 0x64
 8008df0:	fbb5 f2f7 	udiv	r2, r5, r7
 8008df4:	fb07 5212 	mls	r2, r7, r2, r5
 8008df8:	b95a      	cbnz	r2, 8008e12 <gmtime_r+0x11e>
 8008dfa:	f44f 77c8 	mov.w	r7, #400	; 0x190
 8008dfe:	fbb5 f2f7 	udiv	r2, r5, r7
 8008e02:	fb07 5212 	mls	r2, r7, r2, r5
 8008e06:	fab2 f282 	clz	r2, r2
 8008e0a:	0952      	lsrs	r2, r2, #5
 8008e0c:	333b      	adds	r3, #59	; 0x3b
 8008e0e:	4413      	add	r3, r2
 8008e10:	e7e1      	b.n	8008dd6 <gmtime_r+0xe2>
 8008e12:	2201      	movs	r2, #1
 8008e14:	e7fa      	b.n	8008e0c <gmtime_r+0x118>
 8008e16:	bf00      	nop
 8008e18:	00015180 	.word	0x00015180
 8008e1c:	fffdc54f 	.word	0xfffdc54f
 8008e20:	00023ab1 	.word	0x00023ab1
 8008e24:	00023ab0 	.word	0x00023ab0

08008e28 <__locale_ctype_ptr_l>:
 8008e28:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008e2c:	4770      	bx	lr
	...

08008e30 <__locale_ctype_ptr>:
 8008e30:	4b04      	ldr	r3, [pc, #16]	; (8008e44 <__locale_ctype_ptr+0x14>)
 8008e32:	4a05      	ldr	r2, [pc, #20]	; (8008e48 <__locale_ctype_ptr+0x18>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	6a1b      	ldr	r3, [r3, #32]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	bf08      	it	eq
 8008e3c:	4613      	moveq	r3, r2
 8008e3e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8008e42:	4770      	bx	lr
 8008e44:	20000010 	.word	0x20000010
 8008e48:	200000bc 	.word	0x200000bc

08008e4c <free>:
 8008e4c:	4b02      	ldr	r3, [pc, #8]	; (8008e58 <free+0xc>)
 8008e4e:	4601      	mov	r1, r0
 8008e50:	6818      	ldr	r0, [r3, #0]
 8008e52:	f000 b815 	b.w	8008e80 <_free_r>
 8008e56:	bf00      	nop
 8008e58:	20000010 	.word	0x20000010

08008e5c <__ascii_mbtowc>:
 8008e5c:	b082      	sub	sp, #8
 8008e5e:	b901      	cbnz	r1, 8008e62 <__ascii_mbtowc+0x6>
 8008e60:	a901      	add	r1, sp, #4
 8008e62:	b142      	cbz	r2, 8008e76 <__ascii_mbtowc+0x1a>
 8008e64:	b14b      	cbz	r3, 8008e7a <__ascii_mbtowc+0x1e>
 8008e66:	7813      	ldrb	r3, [r2, #0]
 8008e68:	600b      	str	r3, [r1, #0]
 8008e6a:	7812      	ldrb	r2, [r2, #0]
 8008e6c:	1c10      	adds	r0, r2, #0
 8008e6e:	bf18      	it	ne
 8008e70:	2001      	movne	r0, #1
 8008e72:	b002      	add	sp, #8
 8008e74:	4770      	bx	lr
 8008e76:	4610      	mov	r0, r2
 8008e78:	e7fb      	b.n	8008e72 <__ascii_mbtowc+0x16>
 8008e7a:	f06f 0001 	mvn.w	r0, #1
 8008e7e:	e7f8      	b.n	8008e72 <__ascii_mbtowc+0x16>

08008e80 <_free_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4605      	mov	r5, r0
 8008e84:	2900      	cmp	r1, #0
 8008e86:	d045      	beq.n	8008f14 <_free_r+0x94>
 8008e88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e8c:	1f0c      	subs	r4, r1, #4
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	bfb8      	it	lt
 8008e92:	18e4      	addlt	r4, r4, r3
 8008e94:	f000 fc91 	bl	80097ba <__malloc_lock>
 8008e98:	4a1f      	ldr	r2, [pc, #124]	; (8008f18 <_free_r+0x98>)
 8008e9a:	6813      	ldr	r3, [r2, #0]
 8008e9c:	4610      	mov	r0, r2
 8008e9e:	b933      	cbnz	r3, 8008eae <_free_r+0x2e>
 8008ea0:	6063      	str	r3, [r4, #4]
 8008ea2:	6014      	str	r4, [r2, #0]
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008eaa:	f000 bc87 	b.w	80097bc <__malloc_unlock>
 8008eae:	42a3      	cmp	r3, r4
 8008eb0:	d90c      	bls.n	8008ecc <_free_r+0x4c>
 8008eb2:	6821      	ldr	r1, [r4, #0]
 8008eb4:	1862      	adds	r2, r4, r1
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	bf04      	itt	eq
 8008eba:	681a      	ldreq	r2, [r3, #0]
 8008ebc:	685b      	ldreq	r3, [r3, #4]
 8008ebe:	6063      	str	r3, [r4, #4]
 8008ec0:	bf04      	itt	eq
 8008ec2:	1852      	addeq	r2, r2, r1
 8008ec4:	6022      	streq	r2, [r4, #0]
 8008ec6:	6004      	str	r4, [r0, #0]
 8008ec8:	e7ec      	b.n	8008ea4 <_free_r+0x24>
 8008eca:	4613      	mov	r3, r2
 8008ecc:	685a      	ldr	r2, [r3, #4]
 8008ece:	b10a      	cbz	r2, 8008ed4 <_free_r+0x54>
 8008ed0:	42a2      	cmp	r2, r4
 8008ed2:	d9fa      	bls.n	8008eca <_free_r+0x4a>
 8008ed4:	6819      	ldr	r1, [r3, #0]
 8008ed6:	1858      	adds	r0, r3, r1
 8008ed8:	42a0      	cmp	r0, r4
 8008eda:	d10b      	bne.n	8008ef4 <_free_r+0x74>
 8008edc:	6820      	ldr	r0, [r4, #0]
 8008ede:	4401      	add	r1, r0
 8008ee0:	1858      	adds	r0, r3, r1
 8008ee2:	4282      	cmp	r2, r0
 8008ee4:	6019      	str	r1, [r3, #0]
 8008ee6:	d1dd      	bne.n	8008ea4 <_free_r+0x24>
 8008ee8:	6810      	ldr	r0, [r2, #0]
 8008eea:	6852      	ldr	r2, [r2, #4]
 8008eec:	605a      	str	r2, [r3, #4]
 8008eee:	4401      	add	r1, r0
 8008ef0:	6019      	str	r1, [r3, #0]
 8008ef2:	e7d7      	b.n	8008ea4 <_free_r+0x24>
 8008ef4:	d902      	bls.n	8008efc <_free_r+0x7c>
 8008ef6:	230c      	movs	r3, #12
 8008ef8:	602b      	str	r3, [r5, #0]
 8008efa:	e7d3      	b.n	8008ea4 <_free_r+0x24>
 8008efc:	6820      	ldr	r0, [r4, #0]
 8008efe:	1821      	adds	r1, r4, r0
 8008f00:	428a      	cmp	r2, r1
 8008f02:	bf04      	itt	eq
 8008f04:	6811      	ldreq	r1, [r2, #0]
 8008f06:	6852      	ldreq	r2, [r2, #4]
 8008f08:	6062      	str	r2, [r4, #4]
 8008f0a:	bf04      	itt	eq
 8008f0c:	1809      	addeq	r1, r1, r0
 8008f0e:	6021      	streq	r1, [r4, #0]
 8008f10:	605c      	str	r4, [r3, #4]
 8008f12:	e7c7      	b.n	8008ea4 <_free_r+0x24>
 8008f14:	bd38      	pop	{r3, r4, r5, pc}
 8008f16:	bf00      	nop
 8008f18:	20008b9c 	.word	0x20008b9c

08008f1c <_malloc_r>:
 8008f1c:	b570      	push	{r4, r5, r6, lr}
 8008f1e:	1ccd      	adds	r5, r1, #3
 8008f20:	f025 0503 	bic.w	r5, r5, #3
 8008f24:	3508      	adds	r5, #8
 8008f26:	2d0c      	cmp	r5, #12
 8008f28:	bf38      	it	cc
 8008f2a:	250c      	movcc	r5, #12
 8008f2c:	2d00      	cmp	r5, #0
 8008f2e:	4606      	mov	r6, r0
 8008f30:	db01      	blt.n	8008f36 <_malloc_r+0x1a>
 8008f32:	42a9      	cmp	r1, r5
 8008f34:	d903      	bls.n	8008f3e <_malloc_r+0x22>
 8008f36:	230c      	movs	r3, #12
 8008f38:	6033      	str	r3, [r6, #0]
 8008f3a:	2000      	movs	r0, #0
 8008f3c:	bd70      	pop	{r4, r5, r6, pc}
 8008f3e:	f000 fc3c 	bl	80097ba <__malloc_lock>
 8008f42:	4a23      	ldr	r2, [pc, #140]	; (8008fd0 <_malloc_r+0xb4>)
 8008f44:	6814      	ldr	r4, [r2, #0]
 8008f46:	4621      	mov	r1, r4
 8008f48:	b991      	cbnz	r1, 8008f70 <_malloc_r+0x54>
 8008f4a:	4c22      	ldr	r4, [pc, #136]	; (8008fd4 <_malloc_r+0xb8>)
 8008f4c:	6823      	ldr	r3, [r4, #0]
 8008f4e:	b91b      	cbnz	r3, 8008f58 <_malloc_r+0x3c>
 8008f50:	4630      	mov	r0, r6
 8008f52:	f000 fb27 	bl	80095a4 <_sbrk_r>
 8008f56:	6020      	str	r0, [r4, #0]
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f000 fb22 	bl	80095a4 <_sbrk_r>
 8008f60:	1c43      	adds	r3, r0, #1
 8008f62:	d126      	bne.n	8008fb2 <_malloc_r+0x96>
 8008f64:	230c      	movs	r3, #12
 8008f66:	6033      	str	r3, [r6, #0]
 8008f68:	4630      	mov	r0, r6
 8008f6a:	f000 fc27 	bl	80097bc <__malloc_unlock>
 8008f6e:	e7e4      	b.n	8008f3a <_malloc_r+0x1e>
 8008f70:	680b      	ldr	r3, [r1, #0]
 8008f72:	1b5b      	subs	r3, r3, r5
 8008f74:	d41a      	bmi.n	8008fac <_malloc_r+0x90>
 8008f76:	2b0b      	cmp	r3, #11
 8008f78:	d90f      	bls.n	8008f9a <_malloc_r+0x7e>
 8008f7a:	600b      	str	r3, [r1, #0]
 8008f7c:	50cd      	str	r5, [r1, r3]
 8008f7e:	18cc      	adds	r4, r1, r3
 8008f80:	4630      	mov	r0, r6
 8008f82:	f000 fc1b 	bl	80097bc <__malloc_unlock>
 8008f86:	f104 000b 	add.w	r0, r4, #11
 8008f8a:	1d23      	adds	r3, r4, #4
 8008f8c:	f020 0007 	bic.w	r0, r0, #7
 8008f90:	1ac3      	subs	r3, r0, r3
 8008f92:	d01b      	beq.n	8008fcc <_malloc_r+0xb0>
 8008f94:	425a      	negs	r2, r3
 8008f96:	50e2      	str	r2, [r4, r3]
 8008f98:	bd70      	pop	{r4, r5, r6, pc}
 8008f9a:	428c      	cmp	r4, r1
 8008f9c:	bf0d      	iteet	eq
 8008f9e:	6863      	ldreq	r3, [r4, #4]
 8008fa0:	684b      	ldrne	r3, [r1, #4]
 8008fa2:	6063      	strne	r3, [r4, #4]
 8008fa4:	6013      	streq	r3, [r2, #0]
 8008fa6:	bf18      	it	ne
 8008fa8:	460c      	movne	r4, r1
 8008faa:	e7e9      	b.n	8008f80 <_malloc_r+0x64>
 8008fac:	460c      	mov	r4, r1
 8008fae:	6849      	ldr	r1, [r1, #4]
 8008fb0:	e7ca      	b.n	8008f48 <_malloc_r+0x2c>
 8008fb2:	1cc4      	adds	r4, r0, #3
 8008fb4:	f024 0403 	bic.w	r4, r4, #3
 8008fb8:	42a0      	cmp	r0, r4
 8008fba:	d005      	beq.n	8008fc8 <_malloc_r+0xac>
 8008fbc:	1a21      	subs	r1, r4, r0
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	f000 faf0 	bl	80095a4 <_sbrk_r>
 8008fc4:	3001      	adds	r0, #1
 8008fc6:	d0cd      	beq.n	8008f64 <_malloc_r+0x48>
 8008fc8:	6025      	str	r5, [r4, #0]
 8008fca:	e7d9      	b.n	8008f80 <_malloc_r+0x64>
 8008fcc:	bd70      	pop	{r4, r5, r6, pc}
 8008fce:	bf00      	nop
 8008fd0:	20008b9c 	.word	0x20008b9c
 8008fd4:	20008ba0 	.word	0x20008ba0

08008fd8 <__ssputs_r>:
 8008fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fdc:	688e      	ldr	r6, [r1, #8]
 8008fde:	429e      	cmp	r6, r3
 8008fe0:	4682      	mov	sl, r0
 8008fe2:	460c      	mov	r4, r1
 8008fe4:	4691      	mov	r9, r2
 8008fe6:	4698      	mov	r8, r3
 8008fe8:	d835      	bhi.n	8009056 <__ssputs_r+0x7e>
 8008fea:	898a      	ldrh	r2, [r1, #12]
 8008fec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008ff0:	d031      	beq.n	8009056 <__ssputs_r+0x7e>
 8008ff2:	6825      	ldr	r5, [r4, #0]
 8008ff4:	6909      	ldr	r1, [r1, #16]
 8008ff6:	1a6f      	subs	r7, r5, r1
 8008ff8:	6965      	ldr	r5, [r4, #20]
 8008ffa:	2302      	movs	r3, #2
 8008ffc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009000:	fb95 f5f3 	sdiv	r5, r5, r3
 8009004:	f108 0301 	add.w	r3, r8, #1
 8009008:	443b      	add	r3, r7
 800900a:	429d      	cmp	r5, r3
 800900c:	bf38      	it	cc
 800900e:	461d      	movcc	r5, r3
 8009010:	0553      	lsls	r3, r2, #21
 8009012:	d531      	bpl.n	8009078 <__ssputs_r+0xa0>
 8009014:	4629      	mov	r1, r5
 8009016:	f7ff ff81 	bl	8008f1c <_malloc_r>
 800901a:	4606      	mov	r6, r0
 800901c:	b950      	cbnz	r0, 8009034 <__ssputs_r+0x5c>
 800901e:	230c      	movs	r3, #12
 8009020:	f8ca 3000 	str.w	r3, [sl]
 8009024:	89a3      	ldrh	r3, [r4, #12]
 8009026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800902a:	81a3      	strh	r3, [r4, #12]
 800902c:	f04f 30ff 	mov.w	r0, #4294967295
 8009030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009034:	463a      	mov	r2, r7
 8009036:	6921      	ldr	r1, [r4, #16]
 8009038:	f7ff faad 	bl	8008596 <memcpy>
 800903c:	89a3      	ldrh	r3, [r4, #12]
 800903e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009042:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009046:	81a3      	strh	r3, [r4, #12]
 8009048:	6126      	str	r6, [r4, #16]
 800904a:	6165      	str	r5, [r4, #20]
 800904c:	443e      	add	r6, r7
 800904e:	1bed      	subs	r5, r5, r7
 8009050:	6026      	str	r6, [r4, #0]
 8009052:	60a5      	str	r5, [r4, #8]
 8009054:	4646      	mov	r6, r8
 8009056:	4546      	cmp	r6, r8
 8009058:	bf28      	it	cs
 800905a:	4646      	movcs	r6, r8
 800905c:	4632      	mov	r2, r6
 800905e:	4649      	mov	r1, r9
 8009060:	6820      	ldr	r0, [r4, #0]
 8009062:	f000 fb90 	bl	8009786 <memmove>
 8009066:	68a3      	ldr	r3, [r4, #8]
 8009068:	1b9b      	subs	r3, r3, r6
 800906a:	60a3      	str	r3, [r4, #8]
 800906c:	6823      	ldr	r3, [r4, #0]
 800906e:	441e      	add	r6, r3
 8009070:	6026      	str	r6, [r4, #0]
 8009072:	2000      	movs	r0, #0
 8009074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009078:	462a      	mov	r2, r5
 800907a:	f000 fba0 	bl	80097be <_realloc_r>
 800907e:	4606      	mov	r6, r0
 8009080:	2800      	cmp	r0, #0
 8009082:	d1e1      	bne.n	8009048 <__ssputs_r+0x70>
 8009084:	6921      	ldr	r1, [r4, #16]
 8009086:	4650      	mov	r0, sl
 8009088:	f7ff fefa 	bl	8008e80 <_free_r>
 800908c:	e7c7      	b.n	800901e <__ssputs_r+0x46>
	...

08009090 <_svfiprintf_r>:
 8009090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009094:	b09d      	sub	sp, #116	; 0x74
 8009096:	4680      	mov	r8, r0
 8009098:	9303      	str	r3, [sp, #12]
 800909a:	898b      	ldrh	r3, [r1, #12]
 800909c:	061c      	lsls	r4, r3, #24
 800909e:	460d      	mov	r5, r1
 80090a0:	4616      	mov	r6, r2
 80090a2:	d50f      	bpl.n	80090c4 <_svfiprintf_r+0x34>
 80090a4:	690b      	ldr	r3, [r1, #16]
 80090a6:	b96b      	cbnz	r3, 80090c4 <_svfiprintf_r+0x34>
 80090a8:	2140      	movs	r1, #64	; 0x40
 80090aa:	f7ff ff37 	bl	8008f1c <_malloc_r>
 80090ae:	6028      	str	r0, [r5, #0]
 80090b0:	6128      	str	r0, [r5, #16]
 80090b2:	b928      	cbnz	r0, 80090c0 <_svfiprintf_r+0x30>
 80090b4:	230c      	movs	r3, #12
 80090b6:	f8c8 3000 	str.w	r3, [r8]
 80090ba:	f04f 30ff 	mov.w	r0, #4294967295
 80090be:	e0c5      	b.n	800924c <_svfiprintf_r+0x1bc>
 80090c0:	2340      	movs	r3, #64	; 0x40
 80090c2:	616b      	str	r3, [r5, #20]
 80090c4:	2300      	movs	r3, #0
 80090c6:	9309      	str	r3, [sp, #36]	; 0x24
 80090c8:	2320      	movs	r3, #32
 80090ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80090ce:	2330      	movs	r3, #48	; 0x30
 80090d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80090d4:	f04f 0b01 	mov.w	fp, #1
 80090d8:	4637      	mov	r7, r6
 80090da:	463c      	mov	r4, r7
 80090dc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d13c      	bne.n	800915e <_svfiprintf_r+0xce>
 80090e4:	ebb7 0a06 	subs.w	sl, r7, r6
 80090e8:	d00b      	beq.n	8009102 <_svfiprintf_r+0x72>
 80090ea:	4653      	mov	r3, sl
 80090ec:	4632      	mov	r2, r6
 80090ee:	4629      	mov	r1, r5
 80090f0:	4640      	mov	r0, r8
 80090f2:	f7ff ff71 	bl	8008fd8 <__ssputs_r>
 80090f6:	3001      	adds	r0, #1
 80090f8:	f000 80a3 	beq.w	8009242 <_svfiprintf_r+0x1b2>
 80090fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090fe:	4453      	add	r3, sl
 8009100:	9309      	str	r3, [sp, #36]	; 0x24
 8009102:	783b      	ldrb	r3, [r7, #0]
 8009104:	2b00      	cmp	r3, #0
 8009106:	f000 809c 	beq.w	8009242 <_svfiprintf_r+0x1b2>
 800910a:	2300      	movs	r3, #0
 800910c:	f04f 32ff 	mov.w	r2, #4294967295
 8009110:	9304      	str	r3, [sp, #16]
 8009112:	9307      	str	r3, [sp, #28]
 8009114:	9205      	str	r2, [sp, #20]
 8009116:	9306      	str	r3, [sp, #24]
 8009118:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800911c:	931a      	str	r3, [sp, #104]	; 0x68
 800911e:	2205      	movs	r2, #5
 8009120:	7821      	ldrb	r1, [r4, #0]
 8009122:	4850      	ldr	r0, [pc, #320]	; (8009264 <_svfiprintf_r+0x1d4>)
 8009124:	f7f7 f86c 	bl	8000200 <memchr>
 8009128:	1c67      	adds	r7, r4, #1
 800912a:	9b04      	ldr	r3, [sp, #16]
 800912c:	b9d8      	cbnz	r0, 8009166 <_svfiprintf_r+0xd6>
 800912e:	06d9      	lsls	r1, r3, #27
 8009130:	bf44      	itt	mi
 8009132:	2220      	movmi	r2, #32
 8009134:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009138:	071a      	lsls	r2, r3, #28
 800913a:	bf44      	itt	mi
 800913c:	222b      	movmi	r2, #43	; 0x2b
 800913e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009142:	7822      	ldrb	r2, [r4, #0]
 8009144:	2a2a      	cmp	r2, #42	; 0x2a
 8009146:	d016      	beq.n	8009176 <_svfiprintf_r+0xe6>
 8009148:	9a07      	ldr	r2, [sp, #28]
 800914a:	2100      	movs	r1, #0
 800914c:	200a      	movs	r0, #10
 800914e:	4627      	mov	r7, r4
 8009150:	3401      	adds	r4, #1
 8009152:	783b      	ldrb	r3, [r7, #0]
 8009154:	3b30      	subs	r3, #48	; 0x30
 8009156:	2b09      	cmp	r3, #9
 8009158:	d951      	bls.n	80091fe <_svfiprintf_r+0x16e>
 800915a:	b1c9      	cbz	r1, 8009190 <_svfiprintf_r+0x100>
 800915c:	e011      	b.n	8009182 <_svfiprintf_r+0xf2>
 800915e:	2b25      	cmp	r3, #37	; 0x25
 8009160:	d0c0      	beq.n	80090e4 <_svfiprintf_r+0x54>
 8009162:	4627      	mov	r7, r4
 8009164:	e7b9      	b.n	80090da <_svfiprintf_r+0x4a>
 8009166:	4a3f      	ldr	r2, [pc, #252]	; (8009264 <_svfiprintf_r+0x1d4>)
 8009168:	1a80      	subs	r0, r0, r2
 800916a:	fa0b f000 	lsl.w	r0, fp, r0
 800916e:	4318      	orrs	r0, r3
 8009170:	9004      	str	r0, [sp, #16]
 8009172:	463c      	mov	r4, r7
 8009174:	e7d3      	b.n	800911e <_svfiprintf_r+0x8e>
 8009176:	9a03      	ldr	r2, [sp, #12]
 8009178:	1d11      	adds	r1, r2, #4
 800917a:	6812      	ldr	r2, [r2, #0]
 800917c:	9103      	str	r1, [sp, #12]
 800917e:	2a00      	cmp	r2, #0
 8009180:	db01      	blt.n	8009186 <_svfiprintf_r+0xf6>
 8009182:	9207      	str	r2, [sp, #28]
 8009184:	e004      	b.n	8009190 <_svfiprintf_r+0x100>
 8009186:	4252      	negs	r2, r2
 8009188:	f043 0302 	orr.w	r3, r3, #2
 800918c:	9207      	str	r2, [sp, #28]
 800918e:	9304      	str	r3, [sp, #16]
 8009190:	783b      	ldrb	r3, [r7, #0]
 8009192:	2b2e      	cmp	r3, #46	; 0x2e
 8009194:	d10e      	bne.n	80091b4 <_svfiprintf_r+0x124>
 8009196:	787b      	ldrb	r3, [r7, #1]
 8009198:	2b2a      	cmp	r3, #42	; 0x2a
 800919a:	f107 0101 	add.w	r1, r7, #1
 800919e:	d132      	bne.n	8009206 <_svfiprintf_r+0x176>
 80091a0:	9b03      	ldr	r3, [sp, #12]
 80091a2:	1d1a      	adds	r2, r3, #4
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	9203      	str	r2, [sp, #12]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	bfb8      	it	lt
 80091ac:	f04f 33ff 	movlt.w	r3, #4294967295
 80091b0:	3702      	adds	r7, #2
 80091b2:	9305      	str	r3, [sp, #20]
 80091b4:	4c2c      	ldr	r4, [pc, #176]	; (8009268 <_svfiprintf_r+0x1d8>)
 80091b6:	7839      	ldrb	r1, [r7, #0]
 80091b8:	2203      	movs	r2, #3
 80091ba:	4620      	mov	r0, r4
 80091bc:	f7f7 f820 	bl	8000200 <memchr>
 80091c0:	b138      	cbz	r0, 80091d2 <_svfiprintf_r+0x142>
 80091c2:	2340      	movs	r3, #64	; 0x40
 80091c4:	1b00      	subs	r0, r0, r4
 80091c6:	fa03 f000 	lsl.w	r0, r3, r0
 80091ca:	9b04      	ldr	r3, [sp, #16]
 80091cc:	4303      	orrs	r3, r0
 80091ce:	9304      	str	r3, [sp, #16]
 80091d0:	3701      	adds	r7, #1
 80091d2:	7839      	ldrb	r1, [r7, #0]
 80091d4:	4825      	ldr	r0, [pc, #148]	; (800926c <_svfiprintf_r+0x1dc>)
 80091d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091da:	2206      	movs	r2, #6
 80091dc:	1c7e      	adds	r6, r7, #1
 80091de:	f7f7 f80f 	bl	8000200 <memchr>
 80091e2:	2800      	cmp	r0, #0
 80091e4:	d035      	beq.n	8009252 <_svfiprintf_r+0x1c2>
 80091e6:	4b22      	ldr	r3, [pc, #136]	; (8009270 <_svfiprintf_r+0x1e0>)
 80091e8:	b9fb      	cbnz	r3, 800922a <_svfiprintf_r+0x19a>
 80091ea:	9b03      	ldr	r3, [sp, #12]
 80091ec:	3307      	adds	r3, #7
 80091ee:	f023 0307 	bic.w	r3, r3, #7
 80091f2:	3308      	adds	r3, #8
 80091f4:	9303      	str	r3, [sp, #12]
 80091f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091f8:	444b      	add	r3, r9
 80091fa:	9309      	str	r3, [sp, #36]	; 0x24
 80091fc:	e76c      	b.n	80090d8 <_svfiprintf_r+0x48>
 80091fe:	fb00 3202 	mla	r2, r0, r2, r3
 8009202:	2101      	movs	r1, #1
 8009204:	e7a3      	b.n	800914e <_svfiprintf_r+0xbe>
 8009206:	2300      	movs	r3, #0
 8009208:	9305      	str	r3, [sp, #20]
 800920a:	4618      	mov	r0, r3
 800920c:	240a      	movs	r4, #10
 800920e:	460f      	mov	r7, r1
 8009210:	3101      	adds	r1, #1
 8009212:	783a      	ldrb	r2, [r7, #0]
 8009214:	3a30      	subs	r2, #48	; 0x30
 8009216:	2a09      	cmp	r2, #9
 8009218:	d903      	bls.n	8009222 <_svfiprintf_r+0x192>
 800921a:	2b00      	cmp	r3, #0
 800921c:	d0ca      	beq.n	80091b4 <_svfiprintf_r+0x124>
 800921e:	9005      	str	r0, [sp, #20]
 8009220:	e7c8      	b.n	80091b4 <_svfiprintf_r+0x124>
 8009222:	fb04 2000 	mla	r0, r4, r0, r2
 8009226:	2301      	movs	r3, #1
 8009228:	e7f1      	b.n	800920e <_svfiprintf_r+0x17e>
 800922a:	ab03      	add	r3, sp, #12
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	462a      	mov	r2, r5
 8009230:	4b10      	ldr	r3, [pc, #64]	; (8009274 <_svfiprintf_r+0x1e4>)
 8009232:	a904      	add	r1, sp, #16
 8009234:	4640      	mov	r0, r8
 8009236:	f3af 8000 	nop.w
 800923a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800923e:	4681      	mov	r9, r0
 8009240:	d1d9      	bne.n	80091f6 <_svfiprintf_r+0x166>
 8009242:	89ab      	ldrh	r3, [r5, #12]
 8009244:	065b      	lsls	r3, r3, #25
 8009246:	f53f af38 	bmi.w	80090ba <_svfiprintf_r+0x2a>
 800924a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800924c:	b01d      	add	sp, #116	; 0x74
 800924e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009252:	ab03      	add	r3, sp, #12
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	462a      	mov	r2, r5
 8009258:	4b06      	ldr	r3, [pc, #24]	; (8009274 <_svfiprintf_r+0x1e4>)
 800925a:	a904      	add	r1, sp, #16
 800925c:	4640      	mov	r0, r8
 800925e:	f000 f881 	bl	8009364 <_printf_i>
 8009262:	e7ea      	b.n	800923a <_svfiprintf_r+0x1aa>
 8009264:	0800a2de 	.word	0x0800a2de
 8009268:	0800a2e4 	.word	0x0800a2e4
 800926c:	0800a2e8 	.word	0x0800a2e8
 8009270:	00000000 	.word	0x00000000
 8009274:	08008fd9 	.word	0x08008fd9

08009278 <_printf_common>:
 8009278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800927c:	4691      	mov	r9, r2
 800927e:	461f      	mov	r7, r3
 8009280:	688a      	ldr	r2, [r1, #8]
 8009282:	690b      	ldr	r3, [r1, #16]
 8009284:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009288:	4293      	cmp	r3, r2
 800928a:	bfb8      	it	lt
 800928c:	4613      	movlt	r3, r2
 800928e:	f8c9 3000 	str.w	r3, [r9]
 8009292:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009296:	4606      	mov	r6, r0
 8009298:	460c      	mov	r4, r1
 800929a:	b112      	cbz	r2, 80092a2 <_printf_common+0x2a>
 800929c:	3301      	adds	r3, #1
 800929e:	f8c9 3000 	str.w	r3, [r9]
 80092a2:	6823      	ldr	r3, [r4, #0]
 80092a4:	0699      	lsls	r1, r3, #26
 80092a6:	bf42      	ittt	mi
 80092a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80092ac:	3302      	addmi	r3, #2
 80092ae:	f8c9 3000 	strmi.w	r3, [r9]
 80092b2:	6825      	ldr	r5, [r4, #0]
 80092b4:	f015 0506 	ands.w	r5, r5, #6
 80092b8:	d107      	bne.n	80092ca <_printf_common+0x52>
 80092ba:	f104 0a19 	add.w	sl, r4, #25
 80092be:	68e3      	ldr	r3, [r4, #12]
 80092c0:	f8d9 2000 	ldr.w	r2, [r9]
 80092c4:	1a9b      	subs	r3, r3, r2
 80092c6:	429d      	cmp	r5, r3
 80092c8:	db29      	blt.n	800931e <_printf_common+0xa6>
 80092ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80092ce:	6822      	ldr	r2, [r4, #0]
 80092d0:	3300      	adds	r3, #0
 80092d2:	bf18      	it	ne
 80092d4:	2301      	movne	r3, #1
 80092d6:	0692      	lsls	r2, r2, #26
 80092d8:	d42e      	bmi.n	8009338 <_printf_common+0xc0>
 80092da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80092de:	4639      	mov	r1, r7
 80092e0:	4630      	mov	r0, r6
 80092e2:	47c0      	blx	r8
 80092e4:	3001      	adds	r0, #1
 80092e6:	d021      	beq.n	800932c <_printf_common+0xb4>
 80092e8:	6823      	ldr	r3, [r4, #0]
 80092ea:	68e5      	ldr	r5, [r4, #12]
 80092ec:	f8d9 2000 	ldr.w	r2, [r9]
 80092f0:	f003 0306 	and.w	r3, r3, #6
 80092f4:	2b04      	cmp	r3, #4
 80092f6:	bf08      	it	eq
 80092f8:	1aad      	subeq	r5, r5, r2
 80092fa:	68a3      	ldr	r3, [r4, #8]
 80092fc:	6922      	ldr	r2, [r4, #16]
 80092fe:	bf0c      	ite	eq
 8009300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009304:	2500      	movne	r5, #0
 8009306:	4293      	cmp	r3, r2
 8009308:	bfc4      	itt	gt
 800930a:	1a9b      	subgt	r3, r3, r2
 800930c:	18ed      	addgt	r5, r5, r3
 800930e:	f04f 0900 	mov.w	r9, #0
 8009312:	341a      	adds	r4, #26
 8009314:	454d      	cmp	r5, r9
 8009316:	d11b      	bne.n	8009350 <_printf_common+0xd8>
 8009318:	2000      	movs	r0, #0
 800931a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800931e:	2301      	movs	r3, #1
 8009320:	4652      	mov	r2, sl
 8009322:	4639      	mov	r1, r7
 8009324:	4630      	mov	r0, r6
 8009326:	47c0      	blx	r8
 8009328:	3001      	adds	r0, #1
 800932a:	d103      	bne.n	8009334 <_printf_common+0xbc>
 800932c:	f04f 30ff 	mov.w	r0, #4294967295
 8009330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009334:	3501      	adds	r5, #1
 8009336:	e7c2      	b.n	80092be <_printf_common+0x46>
 8009338:	18e1      	adds	r1, r4, r3
 800933a:	1c5a      	adds	r2, r3, #1
 800933c:	2030      	movs	r0, #48	; 0x30
 800933e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009342:	4422      	add	r2, r4
 8009344:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009348:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800934c:	3302      	adds	r3, #2
 800934e:	e7c4      	b.n	80092da <_printf_common+0x62>
 8009350:	2301      	movs	r3, #1
 8009352:	4622      	mov	r2, r4
 8009354:	4639      	mov	r1, r7
 8009356:	4630      	mov	r0, r6
 8009358:	47c0      	blx	r8
 800935a:	3001      	adds	r0, #1
 800935c:	d0e6      	beq.n	800932c <_printf_common+0xb4>
 800935e:	f109 0901 	add.w	r9, r9, #1
 8009362:	e7d7      	b.n	8009314 <_printf_common+0x9c>

08009364 <_printf_i>:
 8009364:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009368:	4617      	mov	r7, r2
 800936a:	7e0a      	ldrb	r2, [r1, #24]
 800936c:	b085      	sub	sp, #20
 800936e:	2a6e      	cmp	r2, #110	; 0x6e
 8009370:	4698      	mov	r8, r3
 8009372:	4606      	mov	r6, r0
 8009374:	460c      	mov	r4, r1
 8009376:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009378:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800937c:	f000 80bc 	beq.w	80094f8 <_printf_i+0x194>
 8009380:	d81a      	bhi.n	80093b8 <_printf_i+0x54>
 8009382:	2a63      	cmp	r2, #99	; 0x63
 8009384:	d02e      	beq.n	80093e4 <_printf_i+0x80>
 8009386:	d80a      	bhi.n	800939e <_printf_i+0x3a>
 8009388:	2a00      	cmp	r2, #0
 800938a:	f000 80c8 	beq.w	800951e <_printf_i+0x1ba>
 800938e:	2a58      	cmp	r2, #88	; 0x58
 8009390:	f000 808a 	beq.w	80094a8 <_printf_i+0x144>
 8009394:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009398:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800939c:	e02a      	b.n	80093f4 <_printf_i+0x90>
 800939e:	2a64      	cmp	r2, #100	; 0x64
 80093a0:	d001      	beq.n	80093a6 <_printf_i+0x42>
 80093a2:	2a69      	cmp	r2, #105	; 0x69
 80093a4:	d1f6      	bne.n	8009394 <_printf_i+0x30>
 80093a6:	6821      	ldr	r1, [r4, #0]
 80093a8:	681a      	ldr	r2, [r3, #0]
 80093aa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80093ae:	d023      	beq.n	80093f8 <_printf_i+0x94>
 80093b0:	1d11      	adds	r1, r2, #4
 80093b2:	6019      	str	r1, [r3, #0]
 80093b4:	6813      	ldr	r3, [r2, #0]
 80093b6:	e027      	b.n	8009408 <_printf_i+0xa4>
 80093b8:	2a73      	cmp	r2, #115	; 0x73
 80093ba:	f000 80b4 	beq.w	8009526 <_printf_i+0x1c2>
 80093be:	d808      	bhi.n	80093d2 <_printf_i+0x6e>
 80093c0:	2a6f      	cmp	r2, #111	; 0x6f
 80093c2:	d02a      	beq.n	800941a <_printf_i+0xb6>
 80093c4:	2a70      	cmp	r2, #112	; 0x70
 80093c6:	d1e5      	bne.n	8009394 <_printf_i+0x30>
 80093c8:	680a      	ldr	r2, [r1, #0]
 80093ca:	f042 0220 	orr.w	r2, r2, #32
 80093ce:	600a      	str	r2, [r1, #0]
 80093d0:	e003      	b.n	80093da <_printf_i+0x76>
 80093d2:	2a75      	cmp	r2, #117	; 0x75
 80093d4:	d021      	beq.n	800941a <_printf_i+0xb6>
 80093d6:	2a78      	cmp	r2, #120	; 0x78
 80093d8:	d1dc      	bne.n	8009394 <_printf_i+0x30>
 80093da:	2278      	movs	r2, #120	; 0x78
 80093dc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80093e0:	496e      	ldr	r1, [pc, #440]	; (800959c <_printf_i+0x238>)
 80093e2:	e064      	b.n	80094ae <_printf_i+0x14a>
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80093ea:	1d11      	adds	r1, r2, #4
 80093ec:	6019      	str	r1, [r3, #0]
 80093ee:	6813      	ldr	r3, [r2, #0]
 80093f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80093f4:	2301      	movs	r3, #1
 80093f6:	e0a3      	b.n	8009540 <_printf_i+0x1dc>
 80093f8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80093fc:	f102 0104 	add.w	r1, r2, #4
 8009400:	6019      	str	r1, [r3, #0]
 8009402:	d0d7      	beq.n	80093b4 <_printf_i+0x50>
 8009404:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009408:	2b00      	cmp	r3, #0
 800940a:	da03      	bge.n	8009414 <_printf_i+0xb0>
 800940c:	222d      	movs	r2, #45	; 0x2d
 800940e:	425b      	negs	r3, r3
 8009410:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009414:	4962      	ldr	r1, [pc, #392]	; (80095a0 <_printf_i+0x23c>)
 8009416:	220a      	movs	r2, #10
 8009418:	e017      	b.n	800944a <_printf_i+0xe6>
 800941a:	6820      	ldr	r0, [r4, #0]
 800941c:	6819      	ldr	r1, [r3, #0]
 800941e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009422:	d003      	beq.n	800942c <_printf_i+0xc8>
 8009424:	1d08      	adds	r0, r1, #4
 8009426:	6018      	str	r0, [r3, #0]
 8009428:	680b      	ldr	r3, [r1, #0]
 800942a:	e006      	b.n	800943a <_printf_i+0xd6>
 800942c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009430:	f101 0004 	add.w	r0, r1, #4
 8009434:	6018      	str	r0, [r3, #0]
 8009436:	d0f7      	beq.n	8009428 <_printf_i+0xc4>
 8009438:	880b      	ldrh	r3, [r1, #0]
 800943a:	4959      	ldr	r1, [pc, #356]	; (80095a0 <_printf_i+0x23c>)
 800943c:	2a6f      	cmp	r2, #111	; 0x6f
 800943e:	bf14      	ite	ne
 8009440:	220a      	movne	r2, #10
 8009442:	2208      	moveq	r2, #8
 8009444:	2000      	movs	r0, #0
 8009446:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800944a:	6865      	ldr	r5, [r4, #4]
 800944c:	60a5      	str	r5, [r4, #8]
 800944e:	2d00      	cmp	r5, #0
 8009450:	f2c0 809c 	blt.w	800958c <_printf_i+0x228>
 8009454:	6820      	ldr	r0, [r4, #0]
 8009456:	f020 0004 	bic.w	r0, r0, #4
 800945a:	6020      	str	r0, [r4, #0]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d13f      	bne.n	80094e0 <_printf_i+0x17c>
 8009460:	2d00      	cmp	r5, #0
 8009462:	f040 8095 	bne.w	8009590 <_printf_i+0x22c>
 8009466:	4675      	mov	r5, lr
 8009468:	2a08      	cmp	r2, #8
 800946a:	d10b      	bne.n	8009484 <_printf_i+0x120>
 800946c:	6823      	ldr	r3, [r4, #0]
 800946e:	07da      	lsls	r2, r3, #31
 8009470:	d508      	bpl.n	8009484 <_printf_i+0x120>
 8009472:	6923      	ldr	r3, [r4, #16]
 8009474:	6862      	ldr	r2, [r4, #4]
 8009476:	429a      	cmp	r2, r3
 8009478:	bfde      	ittt	le
 800947a:	2330      	movle	r3, #48	; 0x30
 800947c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009480:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009484:	ebae 0305 	sub.w	r3, lr, r5
 8009488:	6123      	str	r3, [r4, #16]
 800948a:	f8cd 8000 	str.w	r8, [sp]
 800948e:	463b      	mov	r3, r7
 8009490:	aa03      	add	r2, sp, #12
 8009492:	4621      	mov	r1, r4
 8009494:	4630      	mov	r0, r6
 8009496:	f7ff feef 	bl	8009278 <_printf_common>
 800949a:	3001      	adds	r0, #1
 800949c:	d155      	bne.n	800954a <_printf_i+0x1e6>
 800949e:	f04f 30ff 	mov.w	r0, #4294967295
 80094a2:	b005      	add	sp, #20
 80094a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094a8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80094ac:	493c      	ldr	r1, [pc, #240]	; (80095a0 <_printf_i+0x23c>)
 80094ae:	6822      	ldr	r2, [r4, #0]
 80094b0:	6818      	ldr	r0, [r3, #0]
 80094b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80094b6:	f100 0504 	add.w	r5, r0, #4
 80094ba:	601d      	str	r5, [r3, #0]
 80094bc:	d001      	beq.n	80094c2 <_printf_i+0x15e>
 80094be:	6803      	ldr	r3, [r0, #0]
 80094c0:	e002      	b.n	80094c8 <_printf_i+0x164>
 80094c2:	0655      	lsls	r5, r2, #25
 80094c4:	d5fb      	bpl.n	80094be <_printf_i+0x15a>
 80094c6:	8803      	ldrh	r3, [r0, #0]
 80094c8:	07d0      	lsls	r0, r2, #31
 80094ca:	bf44      	itt	mi
 80094cc:	f042 0220 	orrmi.w	r2, r2, #32
 80094d0:	6022      	strmi	r2, [r4, #0]
 80094d2:	b91b      	cbnz	r3, 80094dc <_printf_i+0x178>
 80094d4:	6822      	ldr	r2, [r4, #0]
 80094d6:	f022 0220 	bic.w	r2, r2, #32
 80094da:	6022      	str	r2, [r4, #0]
 80094dc:	2210      	movs	r2, #16
 80094de:	e7b1      	b.n	8009444 <_printf_i+0xe0>
 80094e0:	4675      	mov	r5, lr
 80094e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80094e6:	fb02 3310 	mls	r3, r2, r0, r3
 80094ea:	5ccb      	ldrb	r3, [r1, r3]
 80094ec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80094f0:	4603      	mov	r3, r0
 80094f2:	2800      	cmp	r0, #0
 80094f4:	d1f5      	bne.n	80094e2 <_printf_i+0x17e>
 80094f6:	e7b7      	b.n	8009468 <_printf_i+0x104>
 80094f8:	6808      	ldr	r0, [r1, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	6949      	ldr	r1, [r1, #20]
 80094fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009502:	d004      	beq.n	800950e <_printf_i+0x1aa>
 8009504:	1d10      	adds	r0, r2, #4
 8009506:	6018      	str	r0, [r3, #0]
 8009508:	6813      	ldr	r3, [r2, #0]
 800950a:	6019      	str	r1, [r3, #0]
 800950c:	e007      	b.n	800951e <_printf_i+0x1ba>
 800950e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009512:	f102 0004 	add.w	r0, r2, #4
 8009516:	6018      	str	r0, [r3, #0]
 8009518:	6813      	ldr	r3, [r2, #0]
 800951a:	d0f6      	beq.n	800950a <_printf_i+0x1a6>
 800951c:	8019      	strh	r1, [r3, #0]
 800951e:	2300      	movs	r3, #0
 8009520:	6123      	str	r3, [r4, #16]
 8009522:	4675      	mov	r5, lr
 8009524:	e7b1      	b.n	800948a <_printf_i+0x126>
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	1d11      	adds	r1, r2, #4
 800952a:	6019      	str	r1, [r3, #0]
 800952c:	6815      	ldr	r5, [r2, #0]
 800952e:	6862      	ldr	r2, [r4, #4]
 8009530:	2100      	movs	r1, #0
 8009532:	4628      	mov	r0, r5
 8009534:	f7f6 fe64 	bl	8000200 <memchr>
 8009538:	b108      	cbz	r0, 800953e <_printf_i+0x1da>
 800953a:	1b40      	subs	r0, r0, r5
 800953c:	6060      	str	r0, [r4, #4]
 800953e:	6863      	ldr	r3, [r4, #4]
 8009540:	6123      	str	r3, [r4, #16]
 8009542:	2300      	movs	r3, #0
 8009544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009548:	e79f      	b.n	800948a <_printf_i+0x126>
 800954a:	6923      	ldr	r3, [r4, #16]
 800954c:	462a      	mov	r2, r5
 800954e:	4639      	mov	r1, r7
 8009550:	4630      	mov	r0, r6
 8009552:	47c0      	blx	r8
 8009554:	3001      	adds	r0, #1
 8009556:	d0a2      	beq.n	800949e <_printf_i+0x13a>
 8009558:	6823      	ldr	r3, [r4, #0]
 800955a:	079b      	lsls	r3, r3, #30
 800955c:	d507      	bpl.n	800956e <_printf_i+0x20a>
 800955e:	2500      	movs	r5, #0
 8009560:	f104 0919 	add.w	r9, r4, #25
 8009564:	68e3      	ldr	r3, [r4, #12]
 8009566:	9a03      	ldr	r2, [sp, #12]
 8009568:	1a9b      	subs	r3, r3, r2
 800956a:	429d      	cmp	r5, r3
 800956c:	db05      	blt.n	800957a <_printf_i+0x216>
 800956e:	68e0      	ldr	r0, [r4, #12]
 8009570:	9b03      	ldr	r3, [sp, #12]
 8009572:	4298      	cmp	r0, r3
 8009574:	bfb8      	it	lt
 8009576:	4618      	movlt	r0, r3
 8009578:	e793      	b.n	80094a2 <_printf_i+0x13e>
 800957a:	2301      	movs	r3, #1
 800957c:	464a      	mov	r2, r9
 800957e:	4639      	mov	r1, r7
 8009580:	4630      	mov	r0, r6
 8009582:	47c0      	blx	r8
 8009584:	3001      	adds	r0, #1
 8009586:	d08a      	beq.n	800949e <_printf_i+0x13a>
 8009588:	3501      	adds	r5, #1
 800958a:	e7eb      	b.n	8009564 <_printf_i+0x200>
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1a7      	bne.n	80094e0 <_printf_i+0x17c>
 8009590:	780b      	ldrb	r3, [r1, #0]
 8009592:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009596:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800959a:	e765      	b.n	8009468 <_printf_i+0x104>
 800959c:	0800a300 	.word	0x0800a300
 80095a0:	0800a2ef 	.word	0x0800a2ef

080095a4 <_sbrk_r>:
 80095a4:	b538      	push	{r3, r4, r5, lr}
 80095a6:	4c06      	ldr	r4, [pc, #24]	; (80095c0 <_sbrk_r+0x1c>)
 80095a8:	2300      	movs	r3, #0
 80095aa:	4605      	mov	r5, r0
 80095ac:	4608      	mov	r0, r1
 80095ae:	6023      	str	r3, [r4, #0]
 80095b0:	f7fe fe68 	bl	8008284 <_sbrk>
 80095b4:	1c43      	adds	r3, r0, #1
 80095b6:	d102      	bne.n	80095be <_sbrk_r+0x1a>
 80095b8:	6823      	ldr	r3, [r4, #0]
 80095ba:	b103      	cbz	r3, 80095be <_sbrk_r+0x1a>
 80095bc:	602b      	str	r3, [r5, #0]
 80095be:	bd38      	pop	{r3, r4, r5, pc}
 80095c0:	200149f4 	.word	0x200149f4

080095c4 <siscanf>:
 80095c4:	b40e      	push	{r1, r2, r3}
 80095c6:	b530      	push	{r4, r5, lr}
 80095c8:	b09c      	sub	sp, #112	; 0x70
 80095ca:	ac1f      	add	r4, sp, #124	; 0x7c
 80095cc:	f44f 7201 	mov.w	r2, #516	; 0x204
 80095d0:	f854 5b04 	ldr.w	r5, [r4], #4
 80095d4:	f8ad 2014 	strh.w	r2, [sp, #20]
 80095d8:	9002      	str	r0, [sp, #8]
 80095da:	9006      	str	r0, [sp, #24]
 80095dc:	f7f6 fdf8 	bl	80001d0 <strlen>
 80095e0:	4b0b      	ldr	r3, [pc, #44]	; (8009610 <siscanf+0x4c>)
 80095e2:	9003      	str	r0, [sp, #12]
 80095e4:	9007      	str	r0, [sp, #28]
 80095e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80095e8:	480a      	ldr	r0, [pc, #40]	; (8009614 <siscanf+0x50>)
 80095ea:	9401      	str	r4, [sp, #4]
 80095ec:	2300      	movs	r3, #0
 80095ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80095f0:	9314      	str	r3, [sp, #80]	; 0x50
 80095f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80095f6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80095fa:	462a      	mov	r2, r5
 80095fc:	4623      	mov	r3, r4
 80095fe:	a902      	add	r1, sp, #8
 8009600:	6800      	ldr	r0, [r0, #0]
 8009602:	f000 f95d 	bl	80098c0 <__ssvfiscanf_r>
 8009606:	b01c      	add	sp, #112	; 0x70
 8009608:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800960c:	b003      	add	sp, #12
 800960e:	4770      	bx	lr
 8009610:	08009619 	.word	0x08009619
 8009614:	20000010 	.word	0x20000010

08009618 <__seofread>:
 8009618:	2000      	movs	r0, #0
 800961a:	4770      	bx	lr

0800961c <_strtoul_l.isra.0>:
 800961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009620:	4680      	mov	r8, r0
 8009622:	4689      	mov	r9, r1
 8009624:	4692      	mov	sl, r2
 8009626:	461e      	mov	r6, r3
 8009628:	460f      	mov	r7, r1
 800962a:	463d      	mov	r5, r7
 800962c:	9808      	ldr	r0, [sp, #32]
 800962e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009632:	f7ff fbf9 	bl	8008e28 <__locale_ctype_ptr_l>
 8009636:	4420      	add	r0, r4
 8009638:	7843      	ldrb	r3, [r0, #1]
 800963a:	f013 0308 	ands.w	r3, r3, #8
 800963e:	d10a      	bne.n	8009656 <_strtoul_l.isra.0+0x3a>
 8009640:	2c2d      	cmp	r4, #45	; 0x2d
 8009642:	d10a      	bne.n	800965a <_strtoul_l.isra.0+0x3e>
 8009644:	782c      	ldrb	r4, [r5, #0]
 8009646:	2301      	movs	r3, #1
 8009648:	1cbd      	adds	r5, r7, #2
 800964a:	b15e      	cbz	r6, 8009664 <_strtoul_l.isra.0+0x48>
 800964c:	2e10      	cmp	r6, #16
 800964e:	d113      	bne.n	8009678 <_strtoul_l.isra.0+0x5c>
 8009650:	2c30      	cmp	r4, #48	; 0x30
 8009652:	d009      	beq.n	8009668 <_strtoul_l.isra.0+0x4c>
 8009654:	e010      	b.n	8009678 <_strtoul_l.isra.0+0x5c>
 8009656:	462f      	mov	r7, r5
 8009658:	e7e7      	b.n	800962a <_strtoul_l.isra.0+0xe>
 800965a:	2c2b      	cmp	r4, #43	; 0x2b
 800965c:	bf04      	itt	eq
 800965e:	782c      	ldrbeq	r4, [r5, #0]
 8009660:	1cbd      	addeq	r5, r7, #2
 8009662:	e7f2      	b.n	800964a <_strtoul_l.isra.0+0x2e>
 8009664:	2c30      	cmp	r4, #48	; 0x30
 8009666:	d125      	bne.n	80096b4 <_strtoul_l.isra.0+0x98>
 8009668:	782a      	ldrb	r2, [r5, #0]
 800966a:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800966e:	2a58      	cmp	r2, #88	; 0x58
 8009670:	d14a      	bne.n	8009708 <_strtoul_l.isra.0+0xec>
 8009672:	786c      	ldrb	r4, [r5, #1]
 8009674:	2610      	movs	r6, #16
 8009676:	3502      	adds	r5, #2
 8009678:	f04f 31ff 	mov.w	r1, #4294967295
 800967c:	2700      	movs	r7, #0
 800967e:	fbb1 f1f6 	udiv	r1, r1, r6
 8009682:	fb06 fe01 	mul.w	lr, r6, r1
 8009686:	ea6f 0e0e 	mvn.w	lr, lr
 800968a:	4638      	mov	r0, r7
 800968c:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 8009690:	2a09      	cmp	r2, #9
 8009692:	d811      	bhi.n	80096b8 <_strtoul_l.isra.0+0x9c>
 8009694:	4614      	mov	r4, r2
 8009696:	42a6      	cmp	r6, r4
 8009698:	dd1d      	ble.n	80096d6 <_strtoul_l.isra.0+0xba>
 800969a:	2f00      	cmp	r7, #0
 800969c:	db18      	blt.n	80096d0 <_strtoul_l.isra.0+0xb4>
 800969e:	4281      	cmp	r1, r0
 80096a0:	d316      	bcc.n	80096d0 <_strtoul_l.isra.0+0xb4>
 80096a2:	d101      	bne.n	80096a8 <_strtoul_l.isra.0+0x8c>
 80096a4:	45a6      	cmp	lr, r4
 80096a6:	db13      	blt.n	80096d0 <_strtoul_l.isra.0+0xb4>
 80096a8:	fb00 4006 	mla	r0, r0, r6, r4
 80096ac:	2701      	movs	r7, #1
 80096ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096b2:	e7eb      	b.n	800968c <_strtoul_l.isra.0+0x70>
 80096b4:	260a      	movs	r6, #10
 80096b6:	e7df      	b.n	8009678 <_strtoul_l.isra.0+0x5c>
 80096b8:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 80096bc:	2a19      	cmp	r2, #25
 80096be:	d801      	bhi.n	80096c4 <_strtoul_l.isra.0+0xa8>
 80096c0:	3c37      	subs	r4, #55	; 0x37
 80096c2:	e7e8      	b.n	8009696 <_strtoul_l.isra.0+0x7a>
 80096c4:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 80096c8:	2a19      	cmp	r2, #25
 80096ca:	d804      	bhi.n	80096d6 <_strtoul_l.isra.0+0xba>
 80096cc:	3c57      	subs	r4, #87	; 0x57
 80096ce:	e7e2      	b.n	8009696 <_strtoul_l.isra.0+0x7a>
 80096d0:	f04f 37ff 	mov.w	r7, #4294967295
 80096d4:	e7eb      	b.n	80096ae <_strtoul_l.isra.0+0x92>
 80096d6:	2f00      	cmp	r7, #0
 80096d8:	da09      	bge.n	80096ee <_strtoul_l.isra.0+0xd2>
 80096da:	2322      	movs	r3, #34	; 0x22
 80096dc:	f8c8 3000 	str.w	r3, [r8]
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295
 80096e4:	f1ba 0f00 	cmp.w	sl, #0
 80096e8:	d107      	bne.n	80096fa <_strtoul_l.isra.0+0xde>
 80096ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ee:	b103      	cbz	r3, 80096f2 <_strtoul_l.isra.0+0xd6>
 80096f0:	4240      	negs	r0, r0
 80096f2:	f1ba 0f00 	cmp.w	sl, #0
 80096f6:	d00c      	beq.n	8009712 <_strtoul_l.isra.0+0xf6>
 80096f8:	b127      	cbz	r7, 8009704 <_strtoul_l.isra.0+0xe8>
 80096fa:	3d01      	subs	r5, #1
 80096fc:	f8ca 5000 	str.w	r5, [sl]
 8009700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009704:	464d      	mov	r5, r9
 8009706:	e7f9      	b.n	80096fc <_strtoul_l.isra.0+0xe0>
 8009708:	2430      	movs	r4, #48	; 0x30
 800970a:	2e00      	cmp	r6, #0
 800970c:	d1b4      	bne.n	8009678 <_strtoul_l.isra.0+0x5c>
 800970e:	2608      	movs	r6, #8
 8009710:	e7b2      	b.n	8009678 <_strtoul_l.isra.0+0x5c>
 8009712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08009718 <_strtoul_r>:
 8009718:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800971a:	4c06      	ldr	r4, [pc, #24]	; (8009734 <_strtoul_r+0x1c>)
 800971c:	4d06      	ldr	r5, [pc, #24]	; (8009738 <_strtoul_r+0x20>)
 800971e:	6824      	ldr	r4, [r4, #0]
 8009720:	6a24      	ldr	r4, [r4, #32]
 8009722:	2c00      	cmp	r4, #0
 8009724:	bf08      	it	eq
 8009726:	462c      	moveq	r4, r5
 8009728:	9400      	str	r4, [sp, #0]
 800972a:	f7ff ff77 	bl	800961c <_strtoul_l.isra.0>
 800972e:	b003      	add	sp, #12
 8009730:	bd30      	pop	{r4, r5, pc}
 8009732:	bf00      	nop
 8009734:	20000010 	.word	0x20000010
 8009738:	200000bc 	.word	0x200000bc

0800973c <strtoul>:
 800973c:	4b08      	ldr	r3, [pc, #32]	; (8009760 <strtoul+0x24>)
 800973e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009740:	681c      	ldr	r4, [r3, #0]
 8009742:	4d08      	ldr	r5, [pc, #32]	; (8009764 <strtoul+0x28>)
 8009744:	6a23      	ldr	r3, [r4, #32]
 8009746:	2b00      	cmp	r3, #0
 8009748:	bf08      	it	eq
 800974a:	462b      	moveq	r3, r5
 800974c:	9300      	str	r3, [sp, #0]
 800974e:	4613      	mov	r3, r2
 8009750:	460a      	mov	r2, r1
 8009752:	4601      	mov	r1, r0
 8009754:	4620      	mov	r0, r4
 8009756:	f7ff ff61 	bl	800961c <_strtoul_l.isra.0>
 800975a:	b003      	add	sp, #12
 800975c:	bd30      	pop	{r4, r5, pc}
 800975e:	bf00      	nop
 8009760:	20000010 	.word	0x20000010
 8009764:	200000bc 	.word	0x200000bc

08009768 <__ascii_wctomb>:
 8009768:	b149      	cbz	r1, 800977e <__ascii_wctomb+0x16>
 800976a:	2aff      	cmp	r2, #255	; 0xff
 800976c:	bf85      	ittet	hi
 800976e:	238a      	movhi	r3, #138	; 0x8a
 8009770:	6003      	strhi	r3, [r0, #0]
 8009772:	700a      	strbls	r2, [r1, #0]
 8009774:	f04f 30ff 	movhi.w	r0, #4294967295
 8009778:	bf98      	it	ls
 800977a:	2001      	movls	r0, #1
 800977c:	4770      	bx	lr
 800977e:	4608      	mov	r0, r1
 8009780:	4770      	bx	lr

08009782 <__env_lock>:
 8009782:	4770      	bx	lr

08009784 <__env_unlock>:
 8009784:	4770      	bx	lr

08009786 <memmove>:
 8009786:	4288      	cmp	r0, r1
 8009788:	b510      	push	{r4, lr}
 800978a:	eb01 0302 	add.w	r3, r1, r2
 800978e:	d803      	bhi.n	8009798 <memmove+0x12>
 8009790:	1e42      	subs	r2, r0, #1
 8009792:	4299      	cmp	r1, r3
 8009794:	d10c      	bne.n	80097b0 <memmove+0x2a>
 8009796:	bd10      	pop	{r4, pc}
 8009798:	4298      	cmp	r0, r3
 800979a:	d2f9      	bcs.n	8009790 <memmove+0xa>
 800979c:	1881      	adds	r1, r0, r2
 800979e:	1ad2      	subs	r2, r2, r3
 80097a0:	42d3      	cmn	r3, r2
 80097a2:	d100      	bne.n	80097a6 <memmove+0x20>
 80097a4:	bd10      	pop	{r4, pc}
 80097a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097aa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80097ae:	e7f7      	b.n	80097a0 <memmove+0x1a>
 80097b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097b4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80097b8:	e7eb      	b.n	8009792 <memmove+0xc>

080097ba <__malloc_lock>:
 80097ba:	4770      	bx	lr

080097bc <__malloc_unlock>:
 80097bc:	4770      	bx	lr

080097be <_realloc_r>:
 80097be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097c0:	4607      	mov	r7, r0
 80097c2:	4614      	mov	r4, r2
 80097c4:	460e      	mov	r6, r1
 80097c6:	b921      	cbnz	r1, 80097d2 <_realloc_r+0x14>
 80097c8:	4611      	mov	r1, r2
 80097ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80097ce:	f7ff bba5 	b.w	8008f1c <_malloc_r>
 80097d2:	b922      	cbnz	r2, 80097de <_realloc_r+0x20>
 80097d4:	f7ff fb54 	bl	8008e80 <_free_r>
 80097d8:	4625      	mov	r5, r4
 80097da:	4628      	mov	r0, r5
 80097dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80097de:	f000 fb86 	bl	8009eee <_malloc_usable_size_r>
 80097e2:	4284      	cmp	r4, r0
 80097e4:	d90f      	bls.n	8009806 <_realloc_r+0x48>
 80097e6:	4621      	mov	r1, r4
 80097e8:	4638      	mov	r0, r7
 80097ea:	f7ff fb97 	bl	8008f1c <_malloc_r>
 80097ee:	4605      	mov	r5, r0
 80097f0:	2800      	cmp	r0, #0
 80097f2:	d0f2      	beq.n	80097da <_realloc_r+0x1c>
 80097f4:	4631      	mov	r1, r6
 80097f6:	4622      	mov	r2, r4
 80097f8:	f7fe fecd 	bl	8008596 <memcpy>
 80097fc:	4631      	mov	r1, r6
 80097fe:	4638      	mov	r0, r7
 8009800:	f7ff fb3e 	bl	8008e80 <_free_r>
 8009804:	e7e9      	b.n	80097da <_realloc_r+0x1c>
 8009806:	4635      	mov	r5, r6
 8009808:	e7e7      	b.n	80097da <_realloc_r+0x1c>

0800980a <_sungetc_r>:
 800980a:	b538      	push	{r3, r4, r5, lr}
 800980c:	1c4b      	adds	r3, r1, #1
 800980e:	4614      	mov	r4, r2
 8009810:	d103      	bne.n	800981a <_sungetc_r+0x10>
 8009812:	f04f 35ff 	mov.w	r5, #4294967295
 8009816:	4628      	mov	r0, r5
 8009818:	bd38      	pop	{r3, r4, r5, pc}
 800981a:	8993      	ldrh	r3, [r2, #12]
 800981c:	f023 0320 	bic.w	r3, r3, #32
 8009820:	8193      	strh	r3, [r2, #12]
 8009822:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8009824:	6852      	ldr	r2, [r2, #4]
 8009826:	b2cd      	uxtb	r5, r1
 8009828:	b18b      	cbz	r3, 800984e <_sungetc_r+0x44>
 800982a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800982c:	429a      	cmp	r2, r3
 800982e:	da08      	bge.n	8009842 <_sungetc_r+0x38>
 8009830:	6823      	ldr	r3, [r4, #0]
 8009832:	1e5a      	subs	r2, r3, #1
 8009834:	6022      	str	r2, [r4, #0]
 8009836:	f803 5c01 	strb.w	r5, [r3, #-1]
 800983a:	6863      	ldr	r3, [r4, #4]
 800983c:	3301      	adds	r3, #1
 800983e:	6063      	str	r3, [r4, #4]
 8009840:	e7e9      	b.n	8009816 <_sungetc_r+0xc>
 8009842:	4621      	mov	r1, r4
 8009844:	f000 fb18 	bl	8009e78 <__submore>
 8009848:	2800      	cmp	r0, #0
 800984a:	d0f1      	beq.n	8009830 <_sungetc_r+0x26>
 800984c:	e7e1      	b.n	8009812 <_sungetc_r+0x8>
 800984e:	6921      	ldr	r1, [r4, #16]
 8009850:	6823      	ldr	r3, [r4, #0]
 8009852:	b151      	cbz	r1, 800986a <_sungetc_r+0x60>
 8009854:	4299      	cmp	r1, r3
 8009856:	d208      	bcs.n	800986a <_sungetc_r+0x60>
 8009858:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800985c:	428d      	cmp	r5, r1
 800985e:	d104      	bne.n	800986a <_sungetc_r+0x60>
 8009860:	3b01      	subs	r3, #1
 8009862:	3201      	adds	r2, #1
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	6062      	str	r2, [r4, #4]
 8009868:	e7d5      	b.n	8009816 <_sungetc_r+0xc>
 800986a:	63e3      	str	r3, [r4, #60]	; 0x3c
 800986c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009870:	6363      	str	r3, [r4, #52]	; 0x34
 8009872:	2303      	movs	r3, #3
 8009874:	63a3      	str	r3, [r4, #56]	; 0x38
 8009876:	4623      	mov	r3, r4
 8009878:	6422      	str	r2, [r4, #64]	; 0x40
 800987a:	f803 5f46 	strb.w	r5, [r3, #70]!
 800987e:	6023      	str	r3, [r4, #0]
 8009880:	2301      	movs	r3, #1
 8009882:	e7dc      	b.n	800983e <_sungetc_r+0x34>

08009884 <__ssrefill_r>:
 8009884:	b510      	push	{r4, lr}
 8009886:	460c      	mov	r4, r1
 8009888:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800988a:	b169      	cbz	r1, 80098a8 <__ssrefill_r+0x24>
 800988c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009890:	4299      	cmp	r1, r3
 8009892:	d001      	beq.n	8009898 <__ssrefill_r+0x14>
 8009894:	f7ff faf4 	bl	8008e80 <_free_r>
 8009898:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800989a:	6063      	str	r3, [r4, #4]
 800989c:	2000      	movs	r0, #0
 800989e:	6360      	str	r0, [r4, #52]	; 0x34
 80098a0:	b113      	cbz	r3, 80098a8 <__ssrefill_r+0x24>
 80098a2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80098a4:	6023      	str	r3, [r4, #0]
 80098a6:	bd10      	pop	{r4, pc}
 80098a8:	6923      	ldr	r3, [r4, #16]
 80098aa:	6023      	str	r3, [r4, #0]
 80098ac:	2300      	movs	r3, #0
 80098ae:	6063      	str	r3, [r4, #4]
 80098b0:	89a3      	ldrh	r3, [r4, #12]
 80098b2:	f043 0320 	orr.w	r3, r3, #32
 80098b6:	81a3      	strh	r3, [r4, #12]
 80098b8:	f04f 30ff 	mov.w	r0, #4294967295
 80098bc:	bd10      	pop	{r4, pc}
	...

080098c0 <__ssvfiscanf_r>:
 80098c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c4:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 80098c8:	f10d 080c 	add.w	r8, sp, #12
 80098cc:	9301      	str	r3, [sp, #4]
 80098ce:	2300      	movs	r3, #0
 80098d0:	9346      	str	r3, [sp, #280]	; 0x118
 80098d2:	9347      	str	r3, [sp, #284]	; 0x11c
 80098d4:	4ba0      	ldr	r3, [pc, #640]	; (8009b58 <__ssvfiscanf_r+0x298>)
 80098d6:	93a2      	str	r3, [sp, #648]	; 0x288
 80098d8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 8009b60 <__ssvfiscanf_r+0x2a0>
 80098dc:	4b9f      	ldr	r3, [pc, #636]	; (8009b5c <__ssvfiscanf_r+0x29c>)
 80098de:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 80098e2:	4606      	mov	r6, r0
 80098e4:	460c      	mov	r4, r1
 80098e6:	93a3      	str	r3, [sp, #652]	; 0x28c
 80098e8:	4692      	mov	sl, r2
 80098ea:	270a      	movs	r7, #10
 80098ec:	f89a 3000 	ldrb.w	r3, [sl]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f000 812f 	beq.w	8009b54 <__ssvfiscanf_r+0x294>
 80098f6:	f7ff fa9b 	bl	8008e30 <__locale_ctype_ptr>
 80098fa:	f89a b000 	ldrb.w	fp, [sl]
 80098fe:	4458      	add	r0, fp
 8009900:	7843      	ldrb	r3, [r0, #1]
 8009902:	f013 0308 	ands.w	r3, r3, #8
 8009906:	d143      	bne.n	8009990 <__ssvfiscanf_r+0xd0>
 8009908:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800990c:	f10a 0501 	add.w	r5, sl, #1
 8009910:	f040 8099 	bne.w	8009a46 <__ssvfiscanf_r+0x186>
 8009914:	9345      	str	r3, [sp, #276]	; 0x114
 8009916:	9343      	str	r3, [sp, #268]	; 0x10c
 8009918:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800991c:	2b2a      	cmp	r3, #42	; 0x2a
 800991e:	d103      	bne.n	8009928 <__ssvfiscanf_r+0x68>
 8009920:	2310      	movs	r3, #16
 8009922:	9343      	str	r3, [sp, #268]	; 0x10c
 8009924:	f10a 0502 	add.w	r5, sl, #2
 8009928:	7829      	ldrb	r1, [r5, #0]
 800992a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800992e:	2a09      	cmp	r2, #9
 8009930:	46aa      	mov	sl, r5
 8009932:	f105 0501 	add.w	r5, r5, #1
 8009936:	d941      	bls.n	80099bc <__ssvfiscanf_r+0xfc>
 8009938:	2203      	movs	r2, #3
 800993a:	4889      	ldr	r0, [pc, #548]	; (8009b60 <__ssvfiscanf_r+0x2a0>)
 800993c:	f7f6 fc60 	bl	8000200 <memchr>
 8009940:	b138      	cbz	r0, 8009952 <__ssvfiscanf_r+0x92>
 8009942:	eba0 0309 	sub.w	r3, r0, r9
 8009946:	2001      	movs	r0, #1
 8009948:	4098      	lsls	r0, r3
 800994a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800994c:	4318      	orrs	r0, r3
 800994e:	9043      	str	r0, [sp, #268]	; 0x10c
 8009950:	46aa      	mov	sl, r5
 8009952:	f89a 3000 	ldrb.w	r3, [sl]
 8009956:	2b67      	cmp	r3, #103	; 0x67
 8009958:	f10a 0501 	add.w	r5, sl, #1
 800995c:	d84a      	bhi.n	80099f4 <__ssvfiscanf_r+0x134>
 800995e:	2b65      	cmp	r3, #101	; 0x65
 8009960:	f080 80b7 	bcs.w	8009ad2 <__ssvfiscanf_r+0x212>
 8009964:	2b47      	cmp	r3, #71	; 0x47
 8009966:	d82f      	bhi.n	80099c8 <__ssvfiscanf_r+0x108>
 8009968:	2b45      	cmp	r3, #69	; 0x45
 800996a:	f080 80b2 	bcs.w	8009ad2 <__ssvfiscanf_r+0x212>
 800996e:	2b00      	cmp	r3, #0
 8009970:	f000 8082 	beq.w	8009a78 <__ssvfiscanf_r+0x1b8>
 8009974:	2b25      	cmp	r3, #37	; 0x25
 8009976:	d066      	beq.n	8009a46 <__ssvfiscanf_r+0x186>
 8009978:	2303      	movs	r3, #3
 800997a:	9349      	str	r3, [sp, #292]	; 0x124
 800997c:	9744      	str	r7, [sp, #272]	; 0x110
 800997e:	e045      	b.n	8009a0c <__ssvfiscanf_r+0x14c>
 8009980:	9947      	ldr	r1, [sp, #284]	; 0x11c
 8009982:	3101      	adds	r1, #1
 8009984:	9147      	str	r1, [sp, #284]	; 0x11c
 8009986:	6861      	ldr	r1, [r4, #4]
 8009988:	3301      	adds	r3, #1
 800998a:	3901      	subs	r1, #1
 800998c:	6061      	str	r1, [r4, #4]
 800998e:	6023      	str	r3, [r4, #0]
 8009990:	6863      	ldr	r3, [r4, #4]
 8009992:	2b00      	cmp	r3, #0
 8009994:	dd0b      	ble.n	80099ae <__ssvfiscanf_r+0xee>
 8009996:	f7ff fa4b 	bl	8008e30 <__locale_ctype_ptr>
 800999a:	6823      	ldr	r3, [r4, #0]
 800999c:	7819      	ldrb	r1, [r3, #0]
 800999e:	4408      	add	r0, r1
 80099a0:	7841      	ldrb	r1, [r0, #1]
 80099a2:	070d      	lsls	r5, r1, #28
 80099a4:	d4ec      	bmi.n	8009980 <__ssvfiscanf_r+0xc0>
 80099a6:	f10a 0501 	add.w	r5, sl, #1
 80099aa:	46aa      	mov	sl, r5
 80099ac:	e79e      	b.n	80098ec <__ssvfiscanf_r+0x2c>
 80099ae:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80099b0:	4621      	mov	r1, r4
 80099b2:	4630      	mov	r0, r6
 80099b4:	4798      	blx	r3
 80099b6:	2800      	cmp	r0, #0
 80099b8:	d0ed      	beq.n	8009996 <__ssvfiscanf_r+0xd6>
 80099ba:	e7f4      	b.n	80099a6 <__ssvfiscanf_r+0xe6>
 80099bc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80099be:	fb07 1303 	mla	r3, r7, r3, r1
 80099c2:	3b30      	subs	r3, #48	; 0x30
 80099c4:	9345      	str	r3, [sp, #276]	; 0x114
 80099c6:	e7af      	b.n	8009928 <__ssvfiscanf_r+0x68>
 80099c8:	2b5b      	cmp	r3, #91	; 0x5b
 80099ca:	d061      	beq.n	8009a90 <__ssvfiscanf_r+0x1d0>
 80099cc:	d80c      	bhi.n	80099e8 <__ssvfiscanf_r+0x128>
 80099ce:	2b58      	cmp	r3, #88	; 0x58
 80099d0:	d1d2      	bne.n	8009978 <__ssvfiscanf_r+0xb8>
 80099d2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 80099d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80099d8:	9243      	str	r2, [sp, #268]	; 0x10c
 80099da:	2210      	movs	r2, #16
 80099dc:	9244      	str	r2, [sp, #272]	; 0x110
 80099de:	2b6f      	cmp	r3, #111	; 0x6f
 80099e0:	bfb4      	ite	lt
 80099e2:	2303      	movlt	r3, #3
 80099e4:	2304      	movge	r3, #4
 80099e6:	e010      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 80099e8:	2b63      	cmp	r3, #99	; 0x63
 80099ea:	d05c      	beq.n	8009aa6 <__ssvfiscanf_r+0x1e6>
 80099ec:	2b64      	cmp	r3, #100	; 0x64
 80099ee:	d1c3      	bne.n	8009978 <__ssvfiscanf_r+0xb8>
 80099f0:	9744      	str	r7, [sp, #272]	; 0x110
 80099f2:	e7f4      	b.n	80099de <__ssvfiscanf_r+0x11e>
 80099f4:	2b70      	cmp	r3, #112	; 0x70
 80099f6:	d042      	beq.n	8009a7e <__ssvfiscanf_r+0x1be>
 80099f8:	d81d      	bhi.n	8009a36 <__ssvfiscanf_r+0x176>
 80099fa:	2b6e      	cmp	r3, #110	; 0x6e
 80099fc:	d059      	beq.n	8009ab2 <__ssvfiscanf_r+0x1f2>
 80099fe:	d843      	bhi.n	8009a88 <__ssvfiscanf_r+0x1c8>
 8009a00:	2b69      	cmp	r3, #105	; 0x69
 8009a02:	d1b9      	bne.n	8009978 <__ssvfiscanf_r+0xb8>
 8009a04:	2300      	movs	r3, #0
 8009a06:	9344      	str	r3, [sp, #272]	; 0x110
 8009a08:	2303      	movs	r3, #3
 8009a0a:	9349      	str	r3, [sp, #292]	; 0x124
 8009a0c:	6863      	ldr	r3, [r4, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	dd61      	ble.n	8009ad6 <__ssvfiscanf_r+0x216>
 8009a12:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009a14:	0659      	lsls	r1, r3, #25
 8009a16:	d56f      	bpl.n	8009af8 <__ssvfiscanf_r+0x238>
 8009a18:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8009a1a:	2b02      	cmp	r3, #2
 8009a1c:	dc7c      	bgt.n	8009b18 <__ssvfiscanf_r+0x258>
 8009a1e:	ab01      	add	r3, sp, #4
 8009a20:	4622      	mov	r2, r4
 8009a22:	a943      	add	r1, sp, #268	; 0x10c
 8009a24:	4630      	mov	r0, r6
 8009a26:	f000 f89f 	bl	8009b68 <_scanf_chars>
 8009a2a:	2801      	cmp	r0, #1
 8009a2c:	f000 8092 	beq.w	8009b54 <__ssvfiscanf_r+0x294>
 8009a30:	2802      	cmp	r0, #2
 8009a32:	d1ba      	bne.n	80099aa <__ssvfiscanf_r+0xea>
 8009a34:	e01d      	b.n	8009a72 <__ssvfiscanf_r+0x1b2>
 8009a36:	2b75      	cmp	r3, #117	; 0x75
 8009a38:	d0da      	beq.n	80099f0 <__ssvfiscanf_r+0x130>
 8009a3a:	2b78      	cmp	r3, #120	; 0x78
 8009a3c:	d0c9      	beq.n	80099d2 <__ssvfiscanf_r+0x112>
 8009a3e:	2b73      	cmp	r3, #115	; 0x73
 8009a40:	d19a      	bne.n	8009978 <__ssvfiscanf_r+0xb8>
 8009a42:	2302      	movs	r3, #2
 8009a44:	e7e1      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 8009a46:	6863      	ldr	r3, [r4, #4]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	dd0c      	ble.n	8009a66 <__ssvfiscanf_r+0x1a6>
 8009a4c:	6823      	ldr	r3, [r4, #0]
 8009a4e:	781a      	ldrb	r2, [r3, #0]
 8009a50:	4593      	cmp	fp, r2
 8009a52:	d17f      	bne.n	8009b54 <__ssvfiscanf_r+0x294>
 8009a54:	3301      	adds	r3, #1
 8009a56:	6862      	ldr	r2, [r4, #4]
 8009a58:	6023      	str	r3, [r4, #0]
 8009a5a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009a5c:	3a01      	subs	r2, #1
 8009a5e:	3301      	adds	r3, #1
 8009a60:	6062      	str	r2, [r4, #4]
 8009a62:	9347      	str	r3, [sp, #284]	; 0x11c
 8009a64:	e7a1      	b.n	80099aa <__ssvfiscanf_r+0xea>
 8009a66:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4630      	mov	r0, r6
 8009a6c:	4798      	blx	r3
 8009a6e:	2800      	cmp	r0, #0
 8009a70:	d0ec      	beq.n	8009a4c <__ssvfiscanf_r+0x18c>
 8009a72:	9846      	ldr	r0, [sp, #280]	; 0x118
 8009a74:	2800      	cmp	r0, #0
 8009a76:	d163      	bne.n	8009b40 <__ssvfiscanf_r+0x280>
 8009a78:	f04f 30ff 	mov.w	r0, #4294967295
 8009a7c:	e066      	b.n	8009b4c <__ssvfiscanf_r+0x28c>
 8009a7e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8009a80:	f042 0220 	orr.w	r2, r2, #32
 8009a84:	9243      	str	r2, [sp, #268]	; 0x10c
 8009a86:	e7a4      	b.n	80099d2 <__ssvfiscanf_r+0x112>
 8009a88:	2308      	movs	r3, #8
 8009a8a:	9344      	str	r3, [sp, #272]	; 0x110
 8009a8c:	2304      	movs	r3, #4
 8009a8e:	e7bc      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 8009a90:	4629      	mov	r1, r5
 8009a92:	4640      	mov	r0, r8
 8009a94:	f000 f9c0 	bl	8009e18 <__sccl>
 8009a98:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009a9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a9e:	9343      	str	r3, [sp, #268]	; 0x10c
 8009aa0:	4605      	mov	r5, r0
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e7b1      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 8009aa6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009aac:	9343      	str	r3, [sp, #268]	; 0x10c
 8009aae:	2300      	movs	r3, #0
 8009ab0:	e7ab      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 8009ab2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 8009ab4:	06d0      	lsls	r0, r2, #27
 8009ab6:	f53f af78 	bmi.w	80099aa <__ssvfiscanf_r+0xea>
 8009aba:	f012 0f01 	tst.w	r2, #1
 8009abe:	9a01      	ldr	r2, [sp, #4]
 8009ac0:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009ac2:	f102 0104 	add.w	r1, r2, #4
 8009ac6:	9101      	str	r1, [sp, #4]
 8009ac8:	6812      	ldr	r2, [r2, #0]
 8009aca:	bf14      	ite	ne
 8009acc:	8013      	strhne	r3, [r2, #0]
 8009ace:	6013      	streq	r3, [r2, #0]
 8009ad0:	e76b      	b.n	80099aa <__ssvfiscanf_r+0xea>
 8009ad2:	2305      	movs	r3, #5
 8009ad4:	e799      	b.n	8009a0a <__ssvfiscanf_r+0x14a>
 8009ad6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009ad8:	4621      	mov	r1, r4
 8009ada:	4630      	mov	r0, r6
 8009adc:	4798      	blx	r3
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	d097      	beq.n	8009a12 <__ssvfiscanf_r+0x152>
 8009ae2:	e7c6      	b.n	8009a72 <__ssvfiscanf_r+0x1b2>
 8009ae4:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 8009ae6:	3201      	adds	r2, #1
 8009ae8:	9247      	str	r2, [sp, #284]	; 0x11c
 8009aea:	6862      	ldr	r2, [r4, #4]
 8009aec:	3a01      	subs	r2, #1
 8009aee:	2a00      	cmp	r2, #0
 8009af0:	6062      	str	r2, [r4, #4]
 8009af2:	dd0a      	ble.n	8009b0a <__ssvfiscanf_r+0x24a>
 8009af4:	3301      	adds	r3, #1
 8009af6:	6023      	str	r3, [r4, #0]
 8009af8:	f7ff f99a 	bl	8008e30 <__locale_ctype_ptr>
 8009afc:	6823      	ldr	r3, [r4, #0]
 8009afe:	781a      	ldrb	r2, [r3, #0]
 8009b00:	4410      	add	r0, r2
 8009b02:	7842      	ldrb	r2, [r0, #1]
 8009b04:	0712      	lsls	r2, r2, #28
 8009b06:	d4ed      	bmi.n	8009ae4 <__ssvfiscanf_r+0x224>
 8009b08:	e786      	b.n	8009a18 <__ssvfiscanf_r+0x158>
 8009b0a:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4630      	mov	r0, r6
 8009b10:	4798      	blx	r3
 8009b12:	2800      	cmp	r0, #0
 8009b14:	d0f0      	beq.n	8009af8 <__ssvfiscanf_r+0x238>
 8009b16:	e7ac      	b.n	8009a72 <__ssvfiscanf_r+0x1b2>
 8009b18:	2b04      	cmp	r3, #4
 8009b1a:	dc06      	bgt.n	8009b2a <__ssvfiscanf_r+0x26a>
 8009b1c:	ab01      	add	r3, sp, #4
 8009b1e:	4622      	mov	r2, r4
 8009b20:	a943      	add	r1, sp, #268	; 0x10c
 8009b22:	4630      	mov	r0, r6
 8009b24:	f000 f884 	bl	8009c30 <_scanf_i>
 8009b28:	e77f      	b.n	8009a2a <__ssvfiscanf_r+0x16a>
 8009b2a:	4b0e      	ldr	r3, [pc, #56]	; (8009b64 <__ssvfiscanf_r+0x2a4>)
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	f43f af3c 	beq.w	80099aa <__ssvfiscanf_r+0xea>
 8009b32:	ab01      	add	r3, sp, #4
 8009b34:	4622      	mov	r2, r4
 8009b36:	a943      	add	r1, sp, #268	; 0x10c
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f3af 8000 	nop.w
 8009b3e:	e774      	b.n	8009a2a <__ssvfiscanf_r+0x16a>
 8009b40:	89a3      	ldrh	r3, [r4, #12]
 8009b42:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009b46:	bf18      	it	ne
 8009b48:	f04f 30ff 	movne.w	r0, #4294967295
 8009b4c:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8009b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b54:	9846      	ldr	r0, [sp, #280]	; 0x118
 8009b56:	e7f9      	b.n	8009b4c <__ssvfiscanf_r+0x28c>
 8009b58:	0800980b 	.word	0x0800980b
 8009b5c:	08009885 	.word	0x08009885
 8009b60:	0800a2e4 	.word	0x0800a2e4
 8009b64:	00000000 	.word	0x00000000

08009b68 <_scanf_chars>:
 8009b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b6c:	4615      	mov	r5, r2
 8009b6e:	688a      	ldr	r2, [r1, #8]
 8009b70:	4680      	mov	r8, r0
 8009b72:	460c      	mov	r4, r1
 8009b74:	b932      	cbnz	r2, 8009b84 <_scanf_chars+0x1c>
 8009b76:	698a      	ldr	r2, [r1, #24]
 8009b78:	2a00      	cmp	r2, #0
 8009b7a:	bf0c      	ite	eq
 8009b7c:	2201      	moveq	r2, #1
 8009b7e:	f04f 32ff 	movne.w	r2, #4294967295
 8009b82:	608a      	str	r2, [r1, #8]
 8009b84:	6822      	ldr	r2, [r4, #0]
 8009b86:	06d1      	lsls	r1, r2, #27
 8009b88:	bf5f      	itttt	pl
 8009b8a:	681a      	ldrpl	r2, [r3, #0]
 8009b8c:	1d11      	addpl	r1, r2, #4
 8009b8e:	6019      	strpl	r1, [r3, #0]
 8009b90:	6817      	ldrpl	r7, [r2, #0]
 8009b92:	2600      	movs	r6, #0
 8009b94:	69a3      	ldr	r3, [r4, #24]
 8009b96:	b1db      	cbz	r3, 8009bd0 <_scanf_chars+0x68>
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d107      	bne.n	8009bac <_scanf_chars+0x44>
 8009b9c:	682b      	ldr	r3, [r5, #0]
 8009b9e:	6962      	ldr	r2, [r4, #20]
 8009ba0:	781b      	ldrb	r3, [r3, #0]
 8009ba2:	5cd3      	ldrb	r3, [r2, r3]
 8009ba4:	b9a3      	cbnz	r3, 8009bd0 <_scanf_chars+0x68>
 8009ba6:	2e00      	cmp	r6, #0
 8009ba8:	d132      	bne.n	8009c10 <_scanf_chars+0xa8>
 8009baa:	e006      	b.n	8009bba <_scanf_chars+0x52>
 8009bac:	2b02      	cmp	r3, #2
 8009bae:	d007      	beq.n	8009bc0 <_scanf_chars+0x58>
 8009bb0:	2e00      	cmp	r6, #0
 8009bb2:	d12d      	bne.n	8009c10 <_scanf_chars+0xa8>
 8009bb4:	69a3      	ldr	r3, [r4, #24]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d12a      	bne.n	8009c10 <_scanf_chars+0xa8>
 8009bba:	2001      	movs	r0, #1
 8009bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc0:	f7ff f936 	bl	8008e30 <__locale_ctype_ptr>
 8009bc4:	682b      	ldr	r3, [r5, #0]
 8009bc6:	781b      	ldrb	r3, [r3, #0]
 8009bc8:	4418      	add	r0, r3
 8009bca:	7843      	ldrb	r3, [r0, #1]
 8009bcc:	071b      	lsls	r3, r3, #28
 8009bce:	d4ef      	bmi.n	8009bb0 <_scanf_chars+0x48>
 8009bd0:	6823      	ldr	r3, [r4, #0]
 8009bd2:	06da      	lsls	r2, r3, #27
 8009bd4:	bf5e      	ittt	pl
 8009bd6:	682b      	ldrpl	r3, [r5, #0]
 8009bd8:	781b      	ldrbpl	r3, [r3, #0]
 8009bda:	703b      	strbpl	r3, [r7, #0]
 8009bdc:	682a      	ldr	r2, [r5, #0]
 8009bde:	686b      	ldr	r3, [r5, #4]
 8009be0:	f102 0201 	add.w	r2, r2, #1
 8009be4:	602a      	str	r2, [r5, #0]
 8009be6:	68a2      	ldr	r2, [r4, #8]
 8009be8:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bec:	f102 32ff 	add.w	r2, r2, #4294967295
 8009bf0:	606b      	str	r3, [r5, #4]
 8009bf2:	f106 0601 	add.w	r6, r6, #1
 8009bf6:	bf58      	it	pl
 8009bf8:	3701      	addpl	r7, #1
 8009bfa:	60a2      	str	r2, [r4, #8]
 8009bfc:	b142      	cbz	r2, 8009c10 <_scanf_chars+0xa8>
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	dcc8      	bgt.n	8009b94 <_scanf_chars+0x2c>
 8009c02:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c06:	4629      	mov	r1, r5
 8009c08:	4640      	mov	r0, r8
 8009c0a:	4798      	blx	r3
 8009c0c:	2800      	cmp	r0, #0
 8009c0e:	d0c1      	beq.n	8009b94 <_scanf_chars+0x2c>
 8009c10:	6823      	ldr	r3, [r4, #0]
 8009c12:	f013 0310 	ands.w	r3, r3, #16
 8009c16:	d105      	bne.n	8009c24 <_scanf_chars+0xbc>
 8009c18:	68e2      	ldr	r2, [r4, #12]
 8009c1a:	3201      	adds	r2, #1
 8009c1c:	60e2      	str	r2, [r4, #12]
 8009c1e:	69a2      	ldr	r2, [r4, #24]
 8009c20:	b102      	cbz	r2, 8009c24 <_scanf_chars+0xbc>
 8009c22:	703b      	strb	r3, [r7, #0]
 8009c24:	6923      	ldr	r3, [r4, #16]
 8009c26:	441e      	add	r6, r3
 8009c28:	6126      	str	r6, [r4, #16]
 8009c2a:	2000      	movs	r0, #0
 8009c2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009c30 <_scanf_i>:
 8009c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c34:	469a      	mov	sl, r3
 8009c36:	4b74      	ldr	r3, [pc, #464]	; (8009e08 <_scanf_i+0x1d8>)
 8009c38:	460c      	mov	r4, r1
 8009c3a:	4683      	mov	fp, r0
 8009c3c:	4616      	mov	r6, r2
 8009c3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009c42:	b087      	sub	sp, #28
 8009c44:	ab03      	add	r3, sp, #12
 8009c46:	68a7      	ldr	r7, [r4, #8]
 8009c48:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009c4c:	4b6f      	ldr	r3, [pc, #444]	; (8009e0c <_scanf_i+0x1dc>)
 8009c4e:	69a1      	ldr	r1, [r4, #24]
 8009c50:	4a6f      	ldr	r2, [pc, #444]	; (8009e10 <_scanf_i+0x1e0>)
 8009c52:	2903      	cmp	r1, #3
 8009c54:	bf18      	it	ne
 8009c56:	461a      	movne	r2, r3
 8009c58:	1e7b      	subs	r3, r7, #1
 8009c5a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 8009c5e:	bf84      	itt	hi
 8009c60:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009c64:	60a3      	strhi	r3, [r4, #8]
 8009c66:	6823      	ldr	r3, [r4, #0]
 8009c68:	9200      	str	r2, [sp, #0]
 8009c6a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009c6e:	bf88      	it	hi
 8009c70:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009c74:	f104 091c 	add.w	r9, r4, #28
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	bf8c      	ite	hi
 8009c7c:	197f      	addhi	r7, r7, r5
 8009c7e:	2700      	movls	r7, #0
 8009c80:	464b      	mov	r3, r9
 8009c82:	f04f 0800 	mov.w	r8, #0
 8009c86:	9301      	str	r3, [sp, #4]
 8009c88:	6831      	ldr	r1, [r6, #0]
 8009c8a:	ab03      	add	r3, sp, #12
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009c92:	7809      	ldrb	r1, [r1, #0]
 8009c94:	f7f6 fab4 	bl	8000200 <memchr>
 8009c98:	9b01      	ldr	r3, [sp, #4]
 8009c9a:	b328      	cbz	r0, 8009ce8 <_scanf_i+0xb8>
 8009c9c:	f1b8 0f01 	cmp.w	r8, #1
 8009ca0:	d156      	bne.n	8009d50 <_scanf_i+0x120>
 8009ca2:	6862      	ldr	r2, [r4, #4]
 8009ca4:	b92a      	cbnz	r2, 8009cb2 <_scanf_i+0x82>
 8009ca6:	2208      	movs	r2, #8
 8009ca8:	6062      	str	r2, [r4, #4]
 8009caa:	6822      	ldr	r2, [r4, #0]
 8009cac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cb0:	6022      	str	r2, [r4, #0]
 8009cb2:	6822      	ldr	r2, [r4, #0]
 8009cb4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009cb8:	6022      	str	r2, [r4, #0]
 8009cba:	68a2      	ldr	r2, [r4, #8]
 8009cbc:	1e51      	subs	r1, r2, #1
 8009cbe:	60a1      	str	r1, [r4, #8]
 8009cc0:	b192      	cbz	r2, 8009ce8 <_scanf_i+0xb8>
 8009cc2:	6832      	ldr	r2, [r6, #0]
 8009cc4:	1c51      	adds	r1, r2, #1
 8009cc6:	6031      	str	r1, [r6, #0]
 8009cc8:	7812      	ldrb	r2, [r2, #0]
 8009cca:	701a      	strb	r2, [r3, #0]
 8009ccc:	1c5d      	adds	r5, r3, #1
 8009cce:	6873      	ldr	r3, [r6, #4]
 8009cd0:	3b01      	subs	r3, #1
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	6073      	str	r3, [r6, #4]
 8009cd6:	dc06      	bgt.n	8009ce6 <_scanf_i+0xb6>
 8009cd8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009cdc:	4631      	mov	r1, r6
 8009cde:	4658      	mov	r0, fp
 8009ce0:	4798      	blx	r3
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d176      	bne.n	8009dd4 <_scanf_i+0x1a4>
 8009ce6:	462b      	mov	r3, r5
 8009ce8:	f108 0801 	add.w	r8, r8, #1
 8009cec:	f1b8 0f03 	cmp.w	r8, #3
 8009cf0:	d1c9      	bne.n	8009c86 <_scanf_i+0x56>
 8009cf2:	6862      	ldr	r2, [r4, #4]
 8009cf4:	b90a      	cbnz	r2, 8009cfa <_scanf_i+0xca>
 8009cf6:	220a      	movs	r2, #10
 8009cf8:	6062      	str	r2, [r4, #4]
 8009cfa:	6862      	ldr	r2, [r4, #4]
 8009cfc:	4945      	ldr	r1, [pc, #276]	; (8009e14 <_scanf_i+0x1e4>)
 8009cfe:	6960      	ldr	r0, [r4, #20]
 8009d00:	9301      	str	r3, [sp, #4]
 8009d02:	1a89      	subs	r1, r1, r2
 8009d04:	f000 f888 	bl	8009e18 <__sccl>
 8009d08:	9b01      	ldr	r3, [sp, #4]
 8009d0a:	f04f 0800 	mov.w	r8, #0
 8009d0e:	461d      	mov	r5, r3
 8009d10:	68a3      	ldr	r3, [r4, #8]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d038      	beq.n	8009d88 <_scanf_i+0x158>
 8009d16:	6831      	ldr	r1, [r6, #0]
 8009d18:	6960      	ldr	r0, [r4, #20]
 8009d1a:	780a      	ldrb	r2, [r1, #0]
 8009d1c:	5c80      	ldrb	r0, [r0, r2]
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	d032      	beq.n	8009d88 <_scanf_i+0x158>
 8009d22:	2a30      	cmp	r2, #48	; 0x30
 8009d24:	6822      	ldr	r2, [r4, #0]
 8009d26:	d121      	bne.n	8009d6c <_scanf_i+0x13c>
 8009d28:	0510      	lsls	r0, r2, #20
 8009d2a:	d51f      	bpl.n	8009d6c <_scanf_i+0x13c>
 8009d2c:	f108 0801 	add.w	r8, r8, #1
 8009d30:	b117      	cbz	r7, 8009d38 <_scanf_i+0x108>
 8009d32:	3301      	adds	r3, #1
 8009d34:	3f01      	subs	r7, #1
 8009d36:	60a3      	str	r3, [r4, #8]
 8009d38:	6873      	ldr	r3, [r6, #4]
 8009d3a:	3b01      	subs	r3, #1
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	6073      	str	r3, [r6, #4]
 8009d40:	dd1b      	ble.n	8009d7a <_scanf_i+0x14a>
 8009d42:	6833      	ldr	r3, [r6, #0]
 8009d44:	3301      	adds	r3, #1
 8009d46:	6033      	str	r3, [r6, #0]
 8009d48:	68a3      	ldr	r3, [r4, #8]
 8009d4a:	3b01      	subs	r3, #1
 8009d4c:	60a3      	str	r3, [r4, #8]
 8009d4e:	e7df      	b.n	8009d10 <_scanf_i+0xe0>
 8009d50:	f1b8 0f02 	cmp.w	r8, #2
 8009d54:	d1b1      	bne.n	8009cba <_scanf_i+0x8a>
 8009d56:	6822      	ldr	r2, [r4, #0]
 8009d58:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009d5c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009d60:	d1c2      	bne.n	8009ce8 <_scanf_i+0xb8>
 8009d62:	2110      	movs	r1, #16
 8009d64:	6061      	str	r1, [r4, #4]
 8009d66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d6a:	e7a5      	b.n	8009cb8 <_scanf_i+0x88>
 8009d6c:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009d70:	6022      	str	r2, [r4, #0]
 8009d72:	780b      	ldrb	r3, [r1, #0]
 8009d74:	702b      	strb	r3, [r5, #0]
 8009d76:	3501      	adds	r5, #1
 8009d78:	e7de      	b.n	8009d38 <_scanf_i+0x108>
 8009d7a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009d7e:	4631      	mov	r1, r6
 8009d80:	4658      	mov	r0, fp
 8009d82:	4798      	blx	r3
 8009d84:	2800      	cmp	r0, #0
 8009d86:	d0df      	beq.n	8009d48 <_scanf_i+0x118>
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	05d9      	lsls	r1, r3, #23
 8009d8c:	d50c      	bpl.n	8009da8 <_scanf_i+0x178>
 8009d8e:	454d      	cmp	r5, r9
 8009d90:	d908      	bls.n	8009da4 <_scanf_i+0x174>
 8009d92:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009d96:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009d9a:	4632      	mov	r2, r6
 8009d9c:	4658      	mov	r0, fp
 8009d9e:	4798      	blx	r3
 8009da0:	1e6f      	subs	r7, r5, #1
 8009da2:	463d      	mov	r5, r7
 8009da4:	454d      	cmp	r5, r9
 8009da6:	d02c      	beq.n	8009e02 <_scanf_i+0x1d2>
 8009da8:	6822      	ldr	r2, [r4, #0]
 8009daa:	f012 0210 	ands.w	r2, r2, #16
 8009dae:	d11e      	bne.n	8009dee <_scanf_i+0x1be>
 8009db0:	702a      	strb	r2, [r5, #0]
 8009db2:	6863      	ldr	r3, [r4, #4]
 8009db4:	9e00      	ldr	r6, [sp, #0]
 8009db6:	4649      	mov	r1, r9
 8009db8:	4658      	mov	r0, fp
 8009dba:	47b0      	blx	r6
 8009dbc:	6822      	ldr	r2, [r4, #0]
 8009dbe:	f8da 3000 	ldr.w	r3, [sl]
 8009dc2:	f012 0f20 	tst.w	r2, #32
 8009dc6:	d008      	beq.n	8009dda <_scanf_i+0x1aa>
 8009dc8:	1d1a      	adds	r2, r3, #4
 8009dca:	f8ca 2000 	str.w	r2, [sl]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6018      	str	r0, [r3, #0]
 8009dd2:	e009      	b.n	8009de8 <_scanf_i+0x1b8>
 8009dd4:	f04f 0800 	mov.w	r8, #0
 8009dd8:	e7d6      	b.n	8009d88 <_scanf_i+0x158>
 8009dda:	07d2      	lsls	r2, r2, #31
 8009ddc:	d5f4      	bpl.n	8009dc8 <_scanf_i+0x198>
 8009dde:	1d1a      	adds	r2, r3, #4
 8009de0:	f8ca 2000 	str.w	r2, [sl]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	8018      	strh	r0, [r3, #0]
 8009de8:	68e3      	ldr	r3, [r4, #12]
 8009dea:	3301      	adds	r3, #1
 8009dec:	60e3      	str	r3, [r4, #12]
 8009dee:	eba5 0509 	sub.w	r5, r5, r9
 8009df2:	44a8      	add	r8, r5
 8009df4:	6925      	ldr	r5, [r4, #16]
 8009df6:	4445      	add	r5, r8
 8009df8:	6125      	str	r5, [r4, #16]
 8009dfa:	2000      	movs	r0, #0
 8009dfc:	b007      	add	sp, #28
 8009dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e02:	2001      	movs	r0, #1
 8009e04:	e7fa      	b.n	8009dfc <_scanf_i+0x1cc>
 8009e06:	bf00      	nop
 8009e08:	0800a180 	.word	0x0800a180
 8009e0c:	08009719 	.word	0x08009719
 8009e10:	080087a9 	.word	0x080087a9
 8009e14:	0800a422 	.word	0x0800a422

08009e18 <__sccl>:
 8009e18:	b570      	push	{r4, r5, r6, lr}
 8009e1a:	780b      	ldrb	r3, [r1, #0]
 8009e1c:	2b5e      	cmp	r3, #94	; 0x5e
 8009e1e:	bf13      	iteet	ne
 8009e20:	1c4a      	addne	r2, r1, #1
 8009e22:	1c8a      	addeq	r2, r1, #2
 8009e24:	784b      	ldrbeq	r3, [r1, #1]
 8009e26:	2100      	movne	r1, #0
 8009e28:	bf08      	it	eq
 8009e2a:	2101      	moveq	r1, #1
 8009e2c:	1e44      	subs	r4, r0, #1
 8009e2e:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 8009e32:	f804 1f01 	strb.w	r1, [r4, #1]!
 8009e36:	42a5      	cmp	r5, r4
 8009e38:	d1fb      	bne.n	8009e32 <__sccl+0x1a>
 8009e3a:	b913      	cbnz	r3, 8009e42 <__sccl+0x2a>
 8009e3c:	3a01      	subs	r2, #1
 8009e3e:	4610      	mov	r0, r2
 8009e40:	bd70      	pop	{r4, r5, r6, pc}
 8009e42:	f081 0401 	eor.w	r4, r1, #1
 8009e46:	54c4      	strb	r4, [r0, r3]
 8009e48:	4611      	mov	r1, r2
 8009e4a:	780d      	ldrb	r5, [r1, #0]
 8009e4c:	2d2d      	cmp	r5, #45	; 0x2d
 8009e4e:	f101 0201 	add.w	r2, r1, #1
 8009e52:	d006      	beq.n	8009e62 <__sccl+0x4a>
 8009e54:	2d5d      	cmp	r5, #93	; 0x5d
 8009e56:	d0f2      	beq.n	8009e3e <__sccl+0x26>
 8009e58:	b90d      	cbnz	r5, 8009e5e <__sccl+0x46>
 8009e5a:	460a      	mov	r2, r1
 8009e5c:	e7ef      	b.n	8009e3e <__sccl+0x26>
 8009e5e:	462b      	mov	r3, r5
 8009e60:	e7f1      	b.n	8009e46 <__sccl+0x2e>
 8009e62:	784e      	ldrb	r6, [r1, #1]
 8009e64:	2e5d      	cmp	r6, #93	; 0x5d
 8009e66:	d0fa      	beq.n	8009e5e <__sccl+0x46>
 8009e68:	42b3      	cmp	r3, r6
 8009e6a:	dcf8      	bgt.n	8009e5e <__sccl+0x46>
 8009e6c:	3102      	adds	r1, #2
 8009e6e:	3301      	adds	r3, #1
 8009e70:	429e      	cmp	r6, r3
 8009e72:	54c4      	strb	r4, [r0, r3]
 8009e74:	dcfb      	bgt.n	8009e6e <__sccl+0x56>
 8009e76:	e7e8      	b.n	8009e4a <__sccl+0x32>

08009e78 <__submore>:
 8009e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e7c:	460c      	mov	r4, r1
 8009e7e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009e80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009e84:	4299      	cmp	r1, r3
 8009e86:	d11e      	bne.n	8009ec6 <__submore+0x4e>
 8009e88:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8009e8c:	f7ff f846 	bl	8008f1c <_malloc_r>
 8009e90:	b918      	cbnz	r0, 8009e9a <__submore+0x22>
 8009e92:	f04f 30ff 	mov.w	r0, #4294967295
 8009e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e9e:	63a3      	str	r3, [r4, #56]	; 0x38
 8009ea0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8009ea4:	6360      	str	r0, [r4, #52]	; 0x34
 8009ea6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8009eaa:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8009eae:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8009eb2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8009eb6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8009eba:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8009ebe:	6020      	str	r0, [r4, #0]
 8009ec0:	2000      	movs	r0, #0
 8009ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec6:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8009ec8:	0077      	lsls	r7, r6, #1
 8009eca:	463a      	mov	r2, r7
 8009ecc:	f7ff fc77 	bl	80097be <_realloc_r>
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	2800      	cmp	r0, #0
 8009ed4:	d0dd      	beq.n	8009e92 <__submore+0x1a>
 8009ed6:	eb00 0806 	add.w	r8, r0, r6
 8009eda:	4601      	mov	r1, r0
 8009edc:	4632      	mov	r2, r6
 8009ede:	4640      	mov	r0, r8
 8009ee0:	f7fe fb59 	bl	8008596 <memcpy>
 8009ee4:	f8c4 8000 	str.w	r8, [r4]
 8009ee8:	6365      	str	r5, [r4, #52]	; 0x34
 8009eea:	63a7      	str	r7, [r4, #56]	; 0x38
 8009eec:	e7e8      	b.n	8009ec0 <__submore+0x48>

08009eee <_malloc_usable_size_r>:
 8009eee:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	f1a0 0004 	sub.w	r0, r0, #4
 8009ef8:	bfbc      	itt	lt
 8009efa:	580b      	ldrlt	r3, [r1, r0]
 8009efc:	18c0      	addlt	r0, r0, r3
 8009efe:	4770      	bx	lr

08009f00 <_init>:
 8009f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f02:	bf00      	nop
 8009f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f06:	bc08      	pop	{r3}
 8009f08:	469e      	mov	lr, r3
 8009f0a:	4770      	bx	lr

08009f0c <_fini>:
 8009f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0e:	bf00      	nop
 8009f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f12:	bc08      	pop	{r3}
 8009f14:	469e      	mov	lr, r3
 8009f16:	4770      	bx	lr
